Loading plugins phase: Elapsed time ==> 0s.140ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\ADMIN\Documents\Sorting-project\MandMs-sorting.cydsn\MandMs-sorting.cyprj -d CY8C4245AXI-483 -s C:\Users\ADMIN\Documents\Sorting-project\MandMs-sorting.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.168ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.087ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  MandMs-sorting.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ADMIN\Documents\Sorting-project\MandMs-sorting.cydsn\MandMs-sorting.cyprj -dcpsoc3 MandMs-sorting.v -verilog
======================================================================

======================================================================
Compiling:  MandMs-sorting.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ADMIN\Documents\Sorting-project\MandMs-sorting.cydsn\MandMs-sorting.cyprj -dcpsoc3 MandMs-sorting.v -verilog
======================================================================

======================================================================
Compiling:  MandMs-sorting.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ADMIN\Documents\Sorting-project\MandMs-sorting.cydsn\MandMs-sorting.cyprj -dcpsoc3 -verilog MandMs-sorting.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Nov 13 06:01:00 2021


======================================================================
Compiling:  MandMs-sorting.v
Program  :   vpp
Options  :    -yv2 -q10 MandMs-sorting.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Nov 13 06:01:00 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'MandMs-sorting.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.

vlogfe:  No errors.


======================================================================
Compiling:  MandMs-sorting.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ADMIN\Documents\Sorting-project\MandMs-sorting.cydsn\MandMs-sorting.cyprj -dcpsoc3 -verilog MandMs-sorting.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Nov 13 06:01:00 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\ADMIN\Documents\Sorting-project\MandMs-sorting.cydsn\codegentemp\MandMs-sorting.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Users\ADMIN\Documents\Sorting-project\MandMs-sorting.cydsn\codegentemp\MandMs-sorting.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  MandMs-sorting.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ADMIN\Documents\Sorting-project\MandMs-sorting.cydsn\MandMs-sorting.cyprj -dcpsoc3 -verilog MandMs-sorting.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Nov 13 06:01:00 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\ADMIN\Documents\Sorting-project\MandMs-sorting.cydsn\codegentemp\MandMs-sorting.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Users\ADMIN\Documents\Sorting-project\MandMs-sorting.cydsn\codegentemp\MandMs-sorting.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_1231
	Net_90
	Net_91
	Net_93
	Net_94
	Net_95
	Net_96
	\BasicCounter_1:MODULE_1:b_31\
	\BasicCounter_1:MODULE_1:b_30\
	\BasicCounter_1:MODULE_1:b_29\
	\BasicCounter_1:MODULE_1:b_28\
	\BasicCounter_1:MODULE_1:b_27\
	\BasicCounter_1:MODULE_1:b_26\
	\BasicCounter_1:MODULE_1:b_25\
	\BasicCounter_1:MODULE_1:b_24\
	\BasicCounter_1:MODULE_1:b_23\
	\BasicCounter_1:MODULE_1:b_22\
	\BasicCounter_1:MODULE_1:b_21\
	\BasicCounter_1:MODULE_1:b_20\
	\BasicCounter_1:MODULE_1:b_19\
	\BasicCounter_1:MODULE_1:b_18\
	\BasicCounter_1:MODULE_1:b_17\
	\BasicCounter_1:MODULE_1:b_16\
	\BasicCounter_1:MODULE_1:b_15\
	\BasicCounter_1:MODULE_1:b_14\
	\BasicCounter_1:MODULE_1:b_13\
	\BasicCounter_1:MODULE_1:b_12\
	\BasicCounter_1:MODULE_1:b_11\
	\BasicCounter_1:MODULE_1:b_10\
	\BasicCounter_1:MODULE_1:b_9\
	\BasicCounter_1:MODULE_1:b_8\
	\BasicCounter_1:MODULE_1:b_7\
	\BasicCounter_1:MODULE_1:b_6\
	\BasicCounter_1:MODULE_1:b_5\
	\BasicCounter_1:MODULE_1:b_4\
	\BasicCounter_1:MODULE_1:b_3\
	\BasicCounter_1:MODULE_1:b_2\
	\BasicCounter_1:MODULE_1:b_1\
	\BasicCounter_1:MODULE_1:b_0\
	\BasicCounter_1:MODULE_1:g2:a0:a_31\
	\BasicCounter_1:MODULE_1:g2:a0:a_30\
	\BasicCounter_1:MODULE_1:g2:a0:a_29\
	\BasicCounter_1:MODULE_1:g2:a0:a_28\
	\BasicCounter_1:MODULE_1:g2:a0:a_27\
	\BasicCounter_1:MODULE_1:g2:a0:a_26\
	\BasicCounter_1:MODULE_1:g2:a0:a_25\
	\BasicCounter_1:MODULE_1:g2:a0:a_24\
	\BasicCounter_1:MODULE_1:g2:a0:b_31\
	\BasicCounter_1:MODULE_1:g2:a0:b_30\
	\BasicCounter_1:MODULE_1:g2:a0:b_29\
	\BasicCounter_1:MODULE_1:g2:a0:b_28\
	\BasicCounter_1:MODULE_1:g2:a0:b_27\
	\BasicCounter_1:MODULE_1:g2:a0:b_26\
	\BasicCounter_1:MODULE_1:g2:a0:b_25\
	\BasicCounter_1:MODULE_1:g2:a0:b_24\
	\BasicCounter_1:MODULE_1:g2:a0:b_23\
	\BasicCounter_1:MODULE_1:g2:a0:b_22\
	\BasicCounter_1:MODULE_1:g2:a0:b_21\
	\BasicCounter_1:MODULE_1:g2:a0:b_20\
	\BasicCounter_1:MODULE_1:g2:a0:b_19\
	\BasicCounter_1:MODULE_1:g2:a0:b_18\
	\BasicCounter_1:MODULE_1:g2:a0:b_17\
	\BasicCounter_1:MODULE_1:g2:a0:b_16\
	\BasicCounter_1:MODULE_1:g2:a0:b_15\
	\BasicCounter_1:MODULE_1:g2:a0:b_14\
	\BasicCounter_1:MODULE_1:g2:a0:b_13\
	\BasicCounter_1:MODULE_1:g2:a0:b_12\
	\BasicCounter_1:MODULE_1:g2:a0:b_11\
	\BasicCounter_1:MODULE_1:g2:a0:b_10\
	\BasicCounter_1:MODULE_1:g2:a0:b_9\
	\BasicCounter_1:MODULE_1:g2:a0:b_8\
	\BasicCounter_1:MODULE_1:g2:a0:b_7\
	\BasicCounter_1:MODULE_1:g2:a0:b_6\
	\BasicCounter_1:MODULE_1:g2:a0:b_5\
	\BasicCounter_1:MODULE_1:g2:a0:b_4\
	\BasicCounter_1:MODULE_1:g2:a0:b_3\
	\BasicCounter_1:MODULE_1:g2:a0:b_2\
	\BasicCounter_1:MODULE_1:g2:a0:b_1\
	\BasicCounter_1:MODULE_1:g2:a0:b_0\
	\BasicCounter_1:MODULE_1:g2:a0:s_31\
	\BasicCounter_1:MODULE_1:g2:a0:s_30\
	\BasicCounter_1:MODULE_1:g2:a0:s_29\
	\BasicCounter_1:MODULE_1:g2:a0:s_28\
	\BasicCounter_1:MODULE_1:g2:a0:s_27\
	\BasicCounter_1:MODULE_1:g2:a0:s_26\
	\BasicCounter_1:MODULE_1:g2:a0:s_25\
	\BasicCounter_1:MODULE_1:g2:a0:s_24\
	\BasicCounter_1:MODULE_1:g2:a0:s_23\
	\BasicCounter_1:MODULE_1:g2:a0:s_22\
	\BasicCounter_1:MODULE_1:g2:a0:s_21\
	\BasicCounter_1:MODULE_1:g2:a0:s_20\
	\BasicCounter_1:MODULE_1:g2:a0:s_19\
	\BasicCounter_1:MODULE_1:g2:a0:s_18\
	\BasicCounter_1:MODULE_1:g2:a0:s_17\
	\BasicCounter_1:MODULE_1:g2:a0:s_16\
	\BasicCounter_1:MODULE_1:g2:a0:s_15\
	\BasicCounter_1:MODULE_1:g2:a0:s_14\
	\BasicCounter_1:MODULE_1:g2:a0:s_13\
	\BasicCounter_1:MODULE_1:g2:a0:s_12\
	\BasicCounter_1:MODULE_1:g2:a0:s_11\
	\BasicCounter_1:MODULE_1:g2:a0:s_10\
	\BasicCounter_1:MODULE_1:g2:a0:s_9\
	\BasicCounter_1:MODULE_1:g2:a0:s_8\
	\BasicCounter_1:MODULE_1:g2:a0:s_7\
	\BasicCounter_1:MODULE_1:g2:a0:s_6\
	\BasicCounter_1:MODULE_1:g2:a0:s_5\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1763
	Net_1764
	Net_1765
	Net_1766
	Net_1767
	\FreqDiv_1:MODULE_2:b_31\
	\FreqDiv_1:MODULE_2:b_30\
	\FreqDiv_1:MODULE_2:b_29\
	\FreqDiv_1:MODULE_2:b_28\
	\FreqDiv_1:MODULE_2:b_27\
	\FreqDiv_1:MODULE_2:b_26\
	\FreqDiv_1:MODULE_2:b_25\
	\FreqDiv_1:MODULE_2:b_24\
	\FreqDiv_1:MODULE_2:b_23\
	\FreqDiv_1:MODULE_2:b_22\
	\FreqDiv_1:MODULE_2:b_21\
	\FreqDiv_1:MODULE_2:b_20\
	\FreqDiv_1:MODULE_2:b_19\
	\FreqDiv_1:MODULE_2:b_18\
	\FreqDiv_1:MODULE_2:b_17\
	\FreqDiv_1:MODULE_2:b_16\
	\FreqDiv_1:MODULE_2:b_15\
	\FreqDiv_1:MODULE_2:b_14\
	\FreqDiv_1:MODULE_2:b_13\
	\FreqDiv_1:MODULE_2:b_12\
	\FreqDiv_1:MODULE_2:b_11\
	\FreqDiv_1:MODULE_2:b_10\
	\FreqDiv_1:MODULE_2:b_9\
	\FreqDiv_1:MODULE_2:b_8\
	\FreqDiv_1:MODULE_2:b_7\
	\FreqDiv_1:MODULE_2:b_6\
	\FreqDiv_1:MODULE_2:b_5\
	\FreqDiv_1:MODULE_2:b_4\
	\FreqDiv_1:MODULE_2:b_3\
	\FreqDiv_1:MODULE_2:b_2\
	\FreqDiv_1:MODULE_2:b_1\
	\FreqDiv_1:MODULE_2:b_0\
	\FreqDiv_1:MODULE_2:g2:a0:a_31\
	\FreqDiv_1:MODULE_2:g2:a0:a_30\
	\FreqDiv_1:MODULE_2:g2:a0:a_29\
	\FreqDiv_1:MODULE_2:g2:a0:a_28\
	\FreqDiv_1:MODULE_2:g2:a0:a_27\
	\FreqDiv_1:MODULE_2:g2:a0:a_26\
	\FreqDiv_1:MODULE_2:g2:a0:a_25\
	\FreqDiv_1:MODULE_2:g2:a0:a_24\
	\FreqDiv_1:MODULE_2:g2:a0:b_31\
	\FreqDiv_1:MODULE_2:g2:a0:b_30\
	\FreqDiv_1:MODULE_2:g2:a0:b_29\
	\FreqDiv_1:MODULE_2:g2:a0:b_28\
	\FreqDiv_1:MODULE_2:g2:a0:b_27\
	\FreqDiv_1:MODULE_2:g2:a0:b_26\
	\FreqDiv_1:MODULE_2:g2:a0:b_25\
	\FreqDiv_1:MODULE_2:g2:a0:b_24\
	\FreqDiv_1:MODULE_2:g2:a0:b_23\
	\FreqDiv_1:MODULE_2:g2:a0:b_22\
	\FreqDiv_1:MODULE_2:g2:a0:b_21\
	\FreqDiv_1:MODULE_2:g2:a0:b_20\
	\FreqDiv_1:MODULE_2:g2:a0:b_19\
	\FreqDiv_1:MODULE_2:g2:a0:b_18\
	\FreqDiv_1:MODULE_2:g2:a0:b_17\
	\FreqDiv_1:MODULE_2:g2:a0:b_16\
	\FreqDiv_1:MODULE_2:g2:a0:b_15\
	\FreqDiv_1:MODULE_2:g2:a0:b_14\
	\FreqDiv_1:MODULE_2:g2:a0:b_13\
	\FreqDiv_1:MODULE_2:g2:a0:b_12\
	\FreqDiv_1:MODULE_2:g2:a0:b_11\
	\FreqDiv_1:MODULE_2:g2:a0:b_10\
	\FreqDiv_1:MODULE_2:g2:a0:b_9\
	\FreqDiv_1:MODULE_2:g2:a0:b_8\
	\FreqDiv_1:MODULE_2:g2:a0:b_7\
	\FreqDiv_1:MODULE_2:g2:a0:b_6\
	\FreqDiv_1:MODULE_2:g2:a0:b_5\
	\FreqDiv_1:MODULE_2:g2:a0:b_4\
	\FreqDiv_1:MODULE_2:g2:a0:b_3\
	\FreqDiv_1:MODULE_2:g2:a0:b_2\
	\FreqDiv_1:MODULE_2:g2:a0:b_1\
	\FreqDiv_1:MODULE_2:g2:a0:b_0\
	\FreqDiv_1:MODULE_2:g2:a0:s_31\
	\FreqDiv_1:MODULE_2:g2:a0:s_30\
	\FreqDiv_1:MODULE_2:g2:a0:s_29\
	\FreqDiv_1:MODULE_2:g2:a0:s_28\
	\FreqDiv_1:MODULE_2:g2:a0:s_27\
	\FreqDiv_1:MODULE_2:g2:a0:s_26\
	\FreqDiv_1:MODULE_2:g2:a0:s_25\
	\FreqDiv_1:MODULE_2:g2:a0:s_24\
	\FreqDiv_1:MODULE_2:g2:a0:s_23\
	\FreqDiv_1:MODULE_2:g2:a0:s_22\
	\FreqDiv_1:MODULE_2:g2:a0:s_21\
	\FreqDiv_1:MODULE_2:g2:a0:s_20\
	\FreqDiv_1:MODULE_2:g2:a0:s_19\
	\FreqDiv_1:MODULE_2:g2:a0:s_18\
	\FreqDiv_1:MODULE_2:g2:a0:s_17\
	\FreqDiv_1:MODULE_2:g2:a0:s_16\
	\FreqDiv_1:MODULE_2:g2:a0:s_15\
	\FreqDiv_1:MODULE_2:g2:a0:s_14\
	\FreqDiv_1:MODULE_2:g2:a0:s_13\
	\FreqDiv_1:MODULE_2:g2:a0:s_12\
	\FreqDiv_1:MODULE_2:g2:a0:s_11\
	\FreqDiv_1:MODULE_2:g2:a0:s_10\
	\FreqDiv_1:MODULE_2:g2:a0:s_9\
	\FreqDiv_1:MODULE_2:g2:a0:s_8\
	\FreqDiv_1:MODULE_2:g2:a0:s_7\
	\FreqDiv_1:MODULE_2:g2:a0:s_6\
	\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\FreqDiv_2:MODULE_3:b_31\
	\FreqDiv_2:MODULE_3:b_30\
	\FreqDiv_2:MODULE_3:b_29\
	\FreqDiv_2:MODULE_3:b_28\
	\FreqDiv_2:MODULE_3:b_27\
	\FreqDiv_2:MODULE_3:b_26\
	\FreqDiv_2:MODULE_3:b_25\
	\FreqDiv_2:MODULE_3:b_24\
	\FreqDiv_2:MODULE_3:b_23\
	\FreqDiv_2:MODULE_3:b_22\
	\FreqDiv_2:MODULE_3:b_21\
	\FreqDiv_2:MODULE_3:b_20\
	\FreqDiv_2:MODULE_3:b_19\
	\FreqDiv_2:MODULE_3:b_18\
	\FreqDiv_2:MODULE_3:b_17\
	\FreqDiv_2:MODULE_3:b_16\
	\FreqDiv_2:MODULE_3:b_15\
	\FreqDiv_2:MODULE_3:b_14\
	\FreqDiv_2:MODULE_3:b_13\
	\FreqDiv_2:MODULE_3:b_12\
	\FreqDiv_2:MODULE_3:b_11\
	\FreqDiv_2:MODULE_3:b_10\
	\FreqDiv_2:MODULE_3:b_9\
	\FreqDiv_2:MODULE_3:b_8\
	\FreqDiv_2:MODULE_3:b_7\
	\FreqDiv_2:MODULE_3:b_6\
	\FreqDiv_2:MODULE_3:b_5\
	\FreqDiv_2:MODULE_3:b_4\
	\FreqDiv_2:MODULE_3:b_3\
	\FreqDiv_2:MODULE_3:b_2\
	\FreqDiv_2:MODULE_3:b_1\
	\FreqDiv_2:MODULE_3:b_0\
	\FreqDiv_2:MODULE_3:g2:a0:a_31\
	\FreqDiv_2:MODULE_3:g2:a0:a_30\
	\FreqDiv_2:MODULE_3:g2:a0:a_29\
	\FreqDiv_2:MODULE_3:g2:a0:a_28\
	\FreqDiv_2:MODULE_3:g2:a0:a_27\
	\FreqDiv_2:MODULE_3:g2:a0:a_26\
	\FreqDiv_2:MODULE_3:g2:a0:a_25\
	\FreqDiv_2:MODULE_3:g2:a0:a_24\
	\FreqDiv_2:MODULE_3:g2:a0:b_31\
	\FreqDiv_2:MODULE_3:g2:a0:b_30\
	\FreqDiv_2:MODULE_3:g2:a0:b_29\
	\FreqDiv_2:MODULE_3:g2:a0:b_28\
	\FreqDiv_2:MODULE_3:g2:a0:b_27\
	\FreqDiv_2:MODULE_3:g2:a0:b_26\
	\FreqDiv_2:MODULE_3:g2:a0:b_25\
	\FreqDiv_2:MODULE_3:g2:a0:b_24\
	\FreqDiv_2:MODULE_3:g2:a0:b_23\
	\FreqDiv_2:MODULE_3:g2:a0:b_22\
	\FreqDiv_2:MODULE_3:g2:a0:b_21\
	\FreqDiv_2:MODULE_3:g2:a0:b_20\
	\FreqDiv_2:MODULE_3:g2:a0:b_19\
	\FreqDiv_2:MODULE_3:g2:a0:b_18\
	\FreqDiv_2:MODULE_3:g2:a0:b_17\
	\FreqDiv_2:MODULE_3:g2:a0:b_16\
	\FreqDiv_2:MODULE_3:g2:a0:b_15\
	\FreqDiv_2:MODULE_3:g2:a0:b_14\
	\FreqDiv_2:MODULE_3:g2:a0:b_13\
	\FreqDiv_2:MODULE_3:g2:a0:b_12\
	\FreqDiv_2:MODULE_3:g2:a0:b_11\
	\FreqDiv_2:MODULE_3:g2:a0:b_10\
	\FreqDiv_2:MODULE_3:g2:a0:b_9\
	\FreqDiv_2:MODULE_3:g2:a0:b_8\
	\FreqDiv_2:MODULE_3:g2:a0:b_7\
	\FreqDiv_2:MODULE_3:g2:a0:b_6\
	\FreqDiv_2:MODULE_3:g2:a0:b_5\
	\FreqDiv_2:MODULE_3:g2:a0:b_4\
	\FreqDiv_2:MODULE_3:g2:a0:b_3\
	\FreqDiv_2:MODULE_3:g2:a0:b_2\
	\FreqDiv_2:MODULE_3:g2:a0:b_1\
	\FreqDiv_2:MODULE_3:g2:a0:b_0\
	\FreqDiv_2:MODULE_3:g2:a0:s_31\
	\FreqDiv_2:MODULE_3:g2:a0:s_30\
	\FreqDiv_2:MODULE_3:g2:a0:s_29\
	\FreqDiv_2:MODULE_3:g2:a0:s_28\
	\FreqDiv_2:MODULE_3:g2:a0:s_27\
	\FreqDiv_2:MODULE_3:g2:a0:s_26\
	\FreqDiv_2:MODULE_3:g2:a0:s_25\
	\FreqDiv_2:MODULE_3:g2:a0:s_24\
	\FreqDiv_2:MODULE_3:g2:a0:s_23\
	\FreqDiv_2:MODULE_3:g2:a0:s_22\
	\FreqDiv_2:MODULE_3:g2:a0:s_21\
	\FreqDiv_2:MODULE_3:g2:a0:s_20\
	\FreqDiv_2:MODULE_3:g2:a0:s_19\
	\FreqDiv_2:MODULE_3:g2:a0:s_18\
	\FreqDiv_2:MODULE_3:g2:a0:s_17\
	\FreqDiv_2:MODULE_3:g2:a0:s_16\
	\FreqDiv_2:MODULE_3:g2:a0:s_15\
	\FreqDiv_2:MODULE_3:g2:a0:s_14\
	\FreqDiv_2:MODULE_3:g2:a0:s_13\
	\FreqDiv_2:MODULE_3:g2:a0:s_12\
	\FreqDiv_2:MODULE_3:g2:a0:s_11\
	\FreqDiv_2:MODULE_3:g2:a0:s_10\
	\FreqDiv_2:MODULE_3:g2:a0:s_9\
	\FreqDiv_2:MODULE_3:g2:a0:s_8\
	\FreqDiv_2:MODULE_3:g2:a0:s_7\
	\FreqDiv_2:MODULE_3:g2:a0:s_6\
	\FreqDiv_2:MODULE_3:g2:a0:s_5\
	\FreqDiv_2:MODULE_3:g2:a0:s_4\
	\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	\I2C:Net_1257\
	\I2C:uncfg_rx_irq\
	\I2C:Net_1099\
	\I2C:Net_1258\
	Net_366
	Net_367
	Net_368
	Net_369
	Net_370
	Net_371
	Net_372
	Net_375
	Net_376
	Net_383
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	Net_465
	Net_466
	Net_467
	Net_468
	Net_469
	Net_470
	Net_471
	Net_474
	Net_475
	Net_482
	Net_1571
	\ADC:Net_3125\
	\ADC:Net_3126\

    Synthesized names
	\BasicCounter_1:add_vi_vv_MODGEN_1_31\
	\BasicCounter_1:add_vi_vv_MODGEN_1_30\
	\BasicCounter_1:add_vi_vv_MODGEN_1_29\
	\BasicCounter_1:add_vi_vv_MODGEN_1_28\
	\BasicCounter_1:add_vi_vv_MODGEN_1_27\
	\BasicCounter_1:add_vi_vv_MODGEN_1_26\
	\BasicCounter_1:add_vi_vv_MODGEN_1_25\
	\BasicCounter_1:add_vi_vv_MODGEN_1_24\
	\BasicCounter_1:add_vi_vv_MODGEN_1_23\
	\BasicCounter_1:add_vi_vv_MODGEN_1_22\
	\BasicCounter_1:add_vi_vv_MODGEN_1_21\
	\BasicCounter_1:add_vi_vv_MODGEN_1_20\
	\BasicCounter_1:add_vi_vv_MODGEN_1_19\
	\BasicCounter_1:add_vi_vv_MODGEN_1_18\
	\BasicCounter_1:add_vi_vv_MODGEN_1_17\
	\BasicCounter_1:add_vi_vv_MODGEN_1_16\
	\BasicCounter_1:add_vi_vv_MODGEN_1_15\
	\BasicCounter_1:add_vi_vv_MODGEN_1_14\
	\BasicCounter_1:add_vi_vv_MODGEN_1_13\
	\BasicCounter_1:add_vi_vv_MODGEN_1_12\
	\BasicCounter_1:add_vi_vv_MODGEN_1_11\
	\BasicCounter_1:add_vi_vv_MODGEN_1_10\
	\BasicCounter_1:add_vi_vv_MODGEN_1_9\
	\BasicCounter_1:add_vi_vv_MODGEN_1_8\
	\BasicCounter_1:add_vi_vv_MODGEN_1_7\
	\BasicCounter_1:add_vi_vv_MODGEN_1_6\
	\BasicCounter_1:add_vi_vv_MODGEN_1_5\
	\FreqDiv_1:add_vi_vv_MODGEN_2_31\
	\FreqDiv_1:add_vi_vv_MODGEN_2_30\
	\FreqDiv_1:add_vi_vv_MODGEN_2_29\
	\FreqDiv_1:add_vi_vv_MODGEN_2_28\
	\FreqDiv_1:add_vi_vv_MODGEN_2_27\
	\FreqDiv_1:add_vi_vv_MODGEN_2_26\
	\FreqDiv_1:add_vi_vv_MODGEN_2_25\
	\FreqDiv_1:add_vi_vv_MODGEN_2_24\
	\FreqDiv_1:add_vi_vv_MODGEN_2_23\
	\FreqDiv_1:add_vi_vv_MODGEN_2_22\
	\FreqDiv_1:add_vi_vv_MODGEN_2_21\
	\FreqDiv_1:add_vi_vv_MODGEN_2_20\
	\FreqDiv_1:add_vi_vv_MODGEN_2_19\
	\FreqDiv_1:add_vi_vv_MODGEN_2_18\
	\FreqDiv_1:add_vi_vv_MODGEN_2_17\
	\FreqDiv_1:add_vi_vv_MODGEN_2_16\
	\FreqDiv_1:add_vi_vv_MODGEN_2_15\
	\FreqDiv_1:add_vi_vv_MODGEN_2_14\
	\FreqDiv_1:add_vi_vv_MODGEN_2_13\
	\FreqDiv_1:add_vi_vv_MODGEN_2_12\
	\FreqDiv_1:add_vi_vv_MODGEN_2_11\
	\FreqDiv_1:add_vi_vv_MODGEN_2_10\
	\FreqDiv_1:add_vi_vv_MODGEN_2_9\
	\FreqDiv_1:add_vi_vv_MODGEN_2_8\
	\FreqDiv_1:add_vi_vv_MODGEN_2_7\
	\FreqDiv_1:add_vi_vv_MODGEN_2_6\
	\FreqDiv_2:add_vi_vv_MODGEN_3_31\
	\FreqDiv_2:add_vi_vv_MODGEN_3_30\
	\FreqDiv_2:add_vi_vv_MODGEN_3_29\
	\FreqDiv_2:add_vi_vv_MODGEN_3_28\
	\FreqDiv_2:add_vi_vv_MODGEN_3_27\
	\FreqDiv_2:add_vi_vv_MODGEN_3_26\
	\FreqDiv_2:add_vi_vv_MODGEN_3_25\
	\FreqDiv_2:add_vi_vv_MODGEN_3_24\
	\FreqDiv_2:add_vi_vv_MODGEN_3_23\
	\FreqDiv_2:add_vi_vv_MODGEN_3_22\
	\FreqDiv_2:add_vi_vv_MODGEN_3_21\
	\FreqDiv_2:add_vi_vv_MODGEN_3_20\
	\FreqDiv_2:add_vi_vv_MODGEN_3_19\
	\FreqDiv_2:add_vi_vv_MODGEN_3_18\
	\FreqDiv_2:add_vi_vv_MODGEN_3_17\
	\FreqDiv_2:add_vi_vv_MODGEN_3_16\
	\FreqDiv_2:add_vi_vv_MODGEN_3_15\
	\FreqDiv_2:add_vi_vv_MODGEN_3_14\
	\FreqDiv_2:add_vi_vv_MODGEN_3_13\
	\FreqDiv_2:add_vi_vv_MODGEN_3_12\
	\FreqDiv_2:add_vi_vv_MODGEN_3_11\
	\FreqDiv_2:add_vi_vv_MODGEN_3_10\
	\FreqDiv_2:add_vi_vv_MODGEN_3_9\
	\FreqDiv_2:add_vi_vv_MODGEN_3_8\
	\FreqDiv_2:add_vi_vv_MODGEN_3_7\
	\FreqDiv_2:add_vi_vv_MODGEN_3_6\
	\FreqDiv_2:add_vi_vv_MODGEN_3_5\
	\FreqDiv_2:add_vi_vv_MODGEN_3_4\

Deleted 361 User equations/components.
Deleted 81 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Step_1_net_0
Aliasing \Control_Reg_1:clk\ to zero
Aliasing \Control_Reg_1:rst\ to zero
Aliasing tmpOE__Step_2_5_net_0 to tmpOE__Step_1_net_0
Aliasing tmpOE__Step_3_4_net_0 to tmpOE__Step_1_net_0
Aliasing tmpOE__Dir_1_net_0 to tmpOE__Step_1_net_0
Aliasing tmpOE__Dir_2_5_net_0 to tmpOE__Step_1_net_0
Aliasing tmpOE__Dir_3_4_net_0 to tmpOE__Step_1_net_0
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_23\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_22\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_21\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_20\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_19\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_18\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_17\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_16\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_15\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_14\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_13\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_12\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_11\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_10\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_9\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_8\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_7\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_6\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_5\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Step_1_net_0
Aliasing \Control_Reg_2:clk\ to zero
Aliasing \Control_Reg_2:rst\ to zero
Aliasing \Status_Reg_1:status_1\ to zero
Aliasing \Status_Reg_1:status_2\ to zero
Aliasing \Status_Reg_1:status_3\ to zero
Aliasing \Status_Reg_1:status_4\ to zero
Aliasing \Status_Reg_1:status_5\ to zero
Aliasing \Status_Reg_1:status_6\ to zero
Aliasing \Status_Reg_1:status_7\ to zero
Aliasing \PWM_Container:Net_75\ to zero
Aliasing \PWM_Container:Net_69\ to tmpOE__Step_1_net_0
Aliasing \PWM_Container:Net_66\ to zero
Aliasing \PWM_Container:Net_82\ to zero
Aliasing \PWM_Container:Net_72\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_23\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_22\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_21\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_20\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_19\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_18\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_17\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_16\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_15\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_14\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_13\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_12\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_11\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_10\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_9\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_8\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_7\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_6\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Step_1_net_0
Aliasing tmpOE__Dir_Container_net_0 to tmpOE__Step_1_net_0
Aliasing tmpOE__Step_Container_net_0 to tmpOE__Step_1_net_0
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_23\ to zero
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_22\ to zero
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_21\ to zero
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_20\ to zero
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_19\ to zero
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_18\ to zero
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_17\ to zero
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_16\ to zero
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_15\ to zero
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_14\ to zero
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_13\ to zero
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_12\ to zero
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_11\ to zero
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_10\ to zero
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_9\ to zero
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_8\ to zero
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_7\ to zero
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_6\ to zero
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_5\ to zero
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_4\ to zero
Aliasing \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Step_1_net_0
Aliasing \I2C:select_s_wire\ to zero
Aliasing \I2C:rx_wire\ to zero
Aliasing \I2C:sclk_s_wire\ to zero
Aliasing \I2C:mosi_s_wire\ to zero
Aliasing \I2C:miso_m_wire\ to zero
Aliasing \I2C:tmpOE__sda_net_0\ to tmpOE__Step_1_net_0
Aliasing \I2C:tmpOE__scl_net_0\ to tmpOE__Step_1_net_0
Aliasing \I2C:cts_wire\ to zero
Aliasing \UART:select_s_wire\ to zero
Aliasing \UART:sclk_s_wire\ to zero
Aliasing \UART:mosi_s_wire\ to zero
Aliasing \UART:miso_m_wire\ to zero
Aliasing \UART:tmpOE__tx_net_0\ to tmpOE__Step_1_net_0
Aliasing \UART:tmpOE__rx_net_0\ to tmpOE__Step_1_net_0
Aliasing \UART:cts_wire\ to zero
Aliasing \PWM_RED:Net_81\ to \PWM_Container:Net_81\
Aliasing \PWM_RED:Net_75\ to zero
Aliasing \PWM_RED:Net_69\ to tmpOE__Step_1_net_0
Aliasing \PWM_RED:Net_66\ to zero
Aliasing \PWM_RED:Net_82\ to zero
Aliasing \PWM_RED:Net_72\ to zero
Aliasing \PWM_GREEN:Net_81\ to \PWM_Container:Net_81\
Aliasing \PWM_GREEN:Net_75\ to zero
Aliasing \PWM_GREEN:Net_69\ to tmpOE__Step_1_net_0
Aliasing \PWM_GREEN:Net_66\ to zero
Aliasing \PWM_GREEN:Net_82\ to zero
Aliasing \PWM_GREEN:Net_72\ to zero
Aliasing \PWM_BLUE:Net_81\ to \PWM_Container:Net_81\
Aliasing \PWM_BLUE:Net_75\ to zero
Aliasing \PWM_BLUE:Net_69\ to tmpOE__Step_1_net_0
Aliasing \PWM_BLUE:Net_66\ to zero
Aliasing \PWM_BLUE:Net_82\ to zero
Aliasing \PWM_BLUE:Net_72\ to zero
Aliasing tmpOE__RED_net_0 to tmpOE__Step_1_net_0
Aliasing tmpOE__GREEN_net_0 to tmpOE__Step_1_net_0
Aliasing tmpOE__BLUE_net_0 to tmpOE__Step_1_net_0
Aliasing tmpOE__SW_net_0 to tmpOE__Step_1_net_0
Aliasing tmpOE__SW_UpDown_net_0 to tmpOE__Step_1_net_0
Aliasing \ADC:Net_3107\ to zero
Aliasing \ADC:Net_3106\ to zero
Aliasing \ADC:Net_3105\ to zero
Aliasing \ADC:Net_3104\ to zero
Aliasing \ADC:Net_3103\ to zero
Aliasing \ADC:Net_3207_1\ to zero
Aliasing \ADC:Net_3207_0\ to zero
Aliasing \ADC:Net_3235\ to zero
Aliasing \FreqDiv_1:not_last_reset\\D\ to tmpOE__Step_1_net_0
Aliasing \FreqDiv_2:not_last_reset\\D\ to tmpOE__Step_1_net_0
Aliasing Net_1464D to zero
Aliasing Net_1463D to zero
Removing Rhs of wire Net_1759[1] = \Control_Reg_2:control_out_2\[289]
Removing Rhs of wire Net_1759[1] = \Control_Reg_2:control_2\[306]
Removing Lhs of wire one[12] = tmpOE__Step_1_net_0[6]
Removing Rhs of wire Net_1758[15] = \Control_Reg_2:control_out_1\[288]
Removing Rhs of wire Net_1758[15] = \Control_Reg_2:control_1\[307]
Removing Lhs of wire \Control_Reg_1:clk\[16] = zero[11]
Removing Lhs of wire \Control_Reg_1:rst\[17] = zero[11]
Removing Rhs of wire Net_78[18] = \Control_Reg_1:control_out_0\[19]
Removing Rhs of wire Net_78[18] = \Control_Reg_1:control_0\[42]
Removing Lhs of wire tmpOE__Step_2_5_net_0[44] = tmpOE__Step_1_net_0[6]
Removing Lhs of wire tmpOE__Step_3_4_net_0[50] = tmpOE__Step_1_net_0[6]
Removing Lhs of wire tmpOE__Dir_1_net_0[56] = tmpOE__Step_1_net_0[6]
Removing Lhs of wire tmpOE__Dir_2_5_net_0[62] = tmpOE__Step_1_net_0[6]
Removing Lhs of wire tmpOE__Dir_3_4_net_0[68] = tmpOE__Step_1_net_0[6]
Removing Rhs of wire Net_75[75] = cy_srff_1[283]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_4\[76] = \BasicCounter_1:MODULE_1:g2:a0:s_4\[239]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_3\[78] = \BasicCounter_1:MODULE_1:g2:a0:s_3\[240]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_2\[80] = \BasicCounter_1:MODULE_1:g2:a0:s_2\[241]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_1\[82] = \BasicCounter_1:MODULE_1:g2:a0:s_1\[242]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_0\[83] = \BasicCounter_1:MODULE_1:g2:a0:s_0\[243]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_23\[124] = zero[11]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_22\[125] = zero[11]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_21\[126] = zero[11]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_20\[127] = zero[11]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_19\[128] = zero[11]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_18\[129] = zero[11]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_17\[130] = zero[11]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_16\[131] = zero[11]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_15\[132] = zero[11]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_14\[133] = zero[11]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_13\[134] = zero[11]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_12\[135] = zero[11]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_11\[136] = zero[11]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_10\[137] = zero[11]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_9\[138] = zero[11]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_8\[139] = zero[11]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_7\[140] = zero[11]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_6\[141] = zero[11]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_5\[142] = zero[11]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_4\[143] = \BasicCounter_1:MODIN1_4\[144]
Removing Lhs of wire \BasicCounter_1:MODIN1_4\[144] = Net_1761_4[74]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_3\[145] = \BasicCounter_1:MODIN1_3\[146]
Removing Lhs of wire \BasicCounter_1:MODIN1_3\[146] = Net_1761_3[77]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_2\[147] = \BasicCounter_1:MODIN1_2\[148]
Removing Lhs of wire \BasicCounter_1:MODIN1_2\[148] = Net_1761_2[79]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_1\[149] = \BasicCounter_1:MODIN1_1\[150]
Removing Lhs of wire \BasicCounter_1:MODIN1_1\[150] = Net_1761_1[81]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_0\[151] = \BasicCounter_1:MODIN1_0\[152]
Removing Lhs of wire \BasicCounter_1:MODIN1_0\[152] = Net_1761_0[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[281] = tmpOE__Step_1_net_0[6]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[282] = tmpOE__Step_1_net_0[6]
Removing Rhs of wire Net_1754[284] = \Control_Reg_2:control_out_0\[287]
Removing Rhs of wire Net_1754[284] = \Control_Reg_2:control_0\[308]
Removing Lhs of wire \Control_Reg_2:clk\[285] = zero[11]
Removing Lhs of wire \Control_Reg_2:rst\[286] = zero[11]
Removing Lhs of wire \Status_Reg_1:status_0\[309] = Net_75[75]
Removing Lhs of wire \Status_Reg_1:status_1\[310] = zero[11]
Removing Lhs of wire \Status_Reg_1:status_2\[311] = zero[11]
Removing Lhs of wire \Status_Reg_1:status_3\[312] = zero[11]
Removing Lhs of wire \Status_Reg_1:status_4\[313] = zero[11]
Removing Lhs of wire \Status_Reg_1:status_5\[314] = zero[11]
Removing Lhs of wire \Status_Reg_1:status_6\[315] = zero[11]
Removing Lhs of wire \Status_Reg_1:status_7\[316] = zero[11]
Removing Lhs of wire \PWM_Container:Net_81\[319] = Net_1440[4]
Removing Lhs of wire \PWM_Container:Net_75\[320] = zero[11]
Removing Lhs of wire \PWM_Container:Net_69\[321] = tmpOE__Step_1_net_0[6]
Removing Lhs of wire \PWM_Container:Net_66\[322] = zero[11]
Removing Lhs of wire \PWM_Container:Net_82\[323] = zero[11]
Removing Lhs of wire \PWM_Container:Net_72\[324] = zero[11]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_2_5\[339] = \FreqDiv_1:MODULE_2:g2:a0:s_5\[499]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_2_4\[340] = \FreqDiv_1:MODULE_2:g2:a0:s_4\[500]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_2_3\[341] = \FreqDiv_1:MODULE_2:g2:a0:s_3\[501]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_2_2\[342] = \FreqDiv_1:MODULE_2:g2:a0:s_2\[502]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_2_1\[343] = \FreqDiv_1:MODULE_2:g2:a0:s_1\[503]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_2_0\[344] = \FreqDiv_1:MODULE_2:g2:a0:s_0\[504]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_23\[385] = zero[11]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_22\[386] = zero[11]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_21\[387] = zero[11]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_20\[388] = zero[11]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_19\[389] = zero[11]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_18\[390] = zero[11]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_17\[391] = zero[11]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_16\[392] = zero[11]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_15\[393] = zero[11]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_14\[394] = zero[11]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_13\[395] = zero[11]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_12\[396] = zero[11]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_11\[397] = zero[11]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_10\[398] = zero[11]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_9\[399] = zero[11]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_8\[400] = zero[11]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_7\[401] = zero[11]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_6\[402] = zero[11]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_5\[403] = \FreqDiv_1:MODIN2_5\[404]
Removing Lhs of wire \FreqDiv_1:MODIN2_5\[404] = \FreqDiv_1:count_5\[333]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_4\[405] = \FreqDiv_1:MODIN2_4\[406]
Removing Lhs of wire \FreqDiv_1:MODIN2_4\[406] = \FreqDiv_1:count_4\[334]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_3\[407] = \FreqDiv_1:MODIN2_3\[408]
Removing Lhs of wire \FreqDiv_1:MODIN2_3\[408] = \FreqDiv_1:count_3\[335]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_2\[409] = \FreqDiv_1:MODIN2_2\[410]
Removing Lhs of wire \FreqDiv_1:MODIN2_2\[410] = \FreqDiv_1:count_2\[336]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_1\[411] = \FreqDiv_1:MODIN2_1\[412]
Removing Lhs of wire \FreqDiv_1:MODIN2_1\[412] = \FreqDiv_1:count_1\[337]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_0\[413] = \FreqDiv_1:MODIN2_0\[414]
Removing Lhs of wire \FreqDiv_1:MODIN2_0\[414] = \FreqDiv_1:count_0\[338]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[542] = tmpOE__Step_1_net_0[6]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[543] = tmpOE__Step_1_net_0[6]
Removing Lhs of wire tmpOE__Dir_Container_net_0[545] = tmpOE__Step_1_net_0[6]
Removing Lhs of wire tmpOE__Step_Container_net_0[551] = tmpOE__Step_1_net_0[6]
Removing Lhs of wire \FreqDiv_2:add_vi_vv_MODGEN_3_3\[561] = \FreqDiv_2:MODULE_3:g2:a0:s_3\[721]
Removing Lhs of wire \FreqDiv_2:add_vi_vv_MODGEN_3_2\[562] = \FreqDiv_2:MODULE_3:g2:a0:s_2\[722]
Removing Lhs of wire \FreqDiv_2:add_vi_vv_MODGEN_3_1\[563] = \FreqDiv_2:MODULE_3:g2:a0:s_1\[723]
Removing Lhs of wire \FreqDiv_2:add_vi_vv_MODGEN_3_0\[564] = \FreqDiv_2:MODULE_3:g2:a0:s_0\[724]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_23\[605] = zero[11]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_22\[606] = zero[11]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_21\[607] = zero[11]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_20\[608] = zero[11]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_19\[609] = zero[11]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_18\[610] = zero[11]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_17\[611] = zero[11]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_16\[612] = zero[11]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_15\[613] = zero[11]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_14\[614] = zero[11]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_13\[615] = zero[11]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_12\[616] = zero[11]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_11\[617] = zero[11]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_10\[618] = zero[11]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_9\[619] = zero[11]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_8\[620] = zero[11]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_7\[621] = zero[11]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_6\[622] = zero[11]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_5\[623] = zero[11]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_4\[624] = zero[11]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_3\[625] = \FreqDiv_2:MODIN3_3\[626]
Removing Lhs of wire \FreqDiv_2:MODIN3_3\[626] = \FreqDiv_2:count_3\[557]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_2\[627] = \FreqDiv_2:MODIN3_2\[628]
Removing Lhs of wire \FreqDiv_2:MODIN3_2\[628] = \FreqDiv_2:count_2\[558]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_1\[629] = \FreqDiv_2:MODIN3_1\[630]
Removing Lhs of wire \FreqDiv_2:MODIN3_1\[630] = \FreqDiv_2:count_1\[559]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_0\[631] = \FreqDiv_2:MODIN3_0\[632]
Removing Lhs of wire \FreqDiv_2:MODIN3_0\[632] = \FreqDiv_2:count_0\[560]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[762] = tmpOE__Step_1_net_0[6]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[763] = tmpOE__Step_1_net_0[6]
Removing Lhs of wire \I2C:select_s_wire\[766] = zero[11]
Removing Lhs of wire \I2C:rx_wire\[767] = zero[11]
Removing Lhs of wire \I2C:Net_1170\[770] = \I2C:Net_847\[765]
Removing Lhs of wire \I2C:sclk_s_wire\[771] = zero[11]
Removing Lhs of wire \I2C:mosi_s_wire\[772] = zero[11]
Removing Lhs of wire \I2C:miso_m_wire\[773] = zero[11]
Removing Lhs of wire \I2C:tmpOE__sda_net_0\[775] = tmpOE__Step_1_net_0[6]
Removing Lhs of wire \I2C:tmpOE__scl_net_0\[781] = tmpOE__Step_1_net_0[6]
Removing Lhs of wire \I2C:cts_wire\[790] = zero[11]
Removing Lhs of wire \UART:select_s_wire\[816] = zero[11]
Removing Rhs of wire \UART:rx_wire\[817] = \UART:Net_1268\[818]
Removing Lhs of wire \UART:Net_1170\[821] = \UART:Net_847\[815]
Removing Lhs of wire \UART:sclk_s_wire\[822] = zero[11]
Removing Lhs of wire \UART:mosi_s_wire\[823] = zero[11]
Removing Lhs of wire \UART:miso_m_wire\[824] = zero[11]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[826] = tmpOE__Step_1_net_0[6]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[835] = tmpOE__Step_1_net_0[6]
Removing Lhs of wire \UART:cts_wire\[839] = zero[11]
Removing Lhs of wire \PWM_RED:Net_81\[875] = Net_1440[4]
Removing Lhs of wire \PWM_RED:Net_75\[876] = zero[11]
Removing Lhs of wire \PWM_RED:Net_69\[877] = tmpOE__Step_1_net_0[6]
Removing Lhs of wire \PWM_RED:Net_66\[878] = zero[11]
Removing Lhs of wire \PWM_RED:Net_82\[879] = zero[11]
Removing Lhs of wire \PWM_RED:Net_72\[880] = zero[11]
Removing Lhs of wire \PWM_GREEN:Net_81\[888] = Net_1440[4]
Removing Lhs of wire \PWM_GREEN:Net_75\[889] = zero[11]
Removing Lhs of wire \PWM_GREEN:Net_69\[890] = tmpOE__Step_1_net_0[6]
Removing Lhs of wire \PWM_GREEN:Net_66\[891] = zero[11]
Removing Lhs of wire \PWM_GREEN:Net_82\[892] = zero[11]
Removing Lhs of wire \PWM_GREEN:Net_72\[893] = zero[11]
Removing Lhs of wire \PWM_BLUE:Net_81\[901] = Net_1440[4]
Removing Lhs of wire \PWM_BLUE:Net_75\[902] = zero[11]
Removing Lhs of wire \PWM_BLUE:Net_69\[903] = tmpOE__Step_1_net_0[6]
Removing Lhs of wire \PWM_BLUE:Net_66\[904] = zero[11]
Removing Lhs of wire \PWM_BLUE:Net_82\[905] = zero[11]
Removing Lhs of wire \PWM_BLUE:Net_72\[906] = zero[11]
Removing Lhs of wire tmpOE__RED_net_0[914] = tmpOE__Step_1_net_0[6]
Removing Lhs of wire tmpOE__GREEN_net_0[920] = tmpOE__Step_1_net_0[6]
Removing Lhs of wire tmpOE__BLUE_net_0[926] = tmpOE__Step_1_net_0[6]
Removing Lhs of wire tmpOE__SW_net_0[932] = tmpOE__Step_1_net_0[6]
Removing Lhs of wire tmpOE__SW_UpDown_net_0[938] = tmpOE__Step_1_net_0[6]
Removing Lhs of wire \ADC:Net_3107\[1015] = zero[11]
Removing Lhs of wire \ADC:Net_3106\[1016] = zero[11]
Removing Lhs of wire \ADC:Net_3105\[1017] = zero[11]
Removing Lhs of wire \ADC:Net_3104\[1018] = zero[11]
Removing Lhs of wire \ADC:Net_3103\[1019] = zero[11]
Removing Lhs of wire \ADC:Net_17\[1061] = \ADC:Net_1845\[946]
Removing Lhs of wire \ADC:Net_3207_1\[1083] = zero[11]
Removing Lhs of wire \ADC:Net_3207_0\[1084] = zero[11]
Removing Lhs of wire \ADC:Net_3235\[1085] = zero[11]
Removing Lhs of wire \FreqDiv_1:not_last_reset\\D\[1161] = tmpOE__Step_1_net_0[6]
Removing Lhs of wire \FreqDiv_2:not_last_reset\\D\[1169] = tmpOE__Step_1_net_0[6]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_0\\D\[1174] = Net_1445[868]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\[1175] = \Debouncer_1:DEBOUNCER[0]:d_sync_0\[867]
Removing Lhs of wire Net_1464D[1177] = zero[11]
Removing Lhs of wire Net_1463D[1178] = zero[11]

------------------------------------------------------
Aliased 0 equations, 199 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Step_1_net_0' (cost = 0):
tmpOE__Step_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_1761_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_0\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:s_0\ <= (not Net_1761_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:s_0\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:s_0\ <= (not \FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_2:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:s_0\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:s_0\ <= (not \FreqDiv_2:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_1761_0 and Net_1761_1));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_1\' (cost = 2):
\BasicCounter_1:MODULE_1:g2:a0:s_1\ <= ((not Net_1761_0 and Net_1761_1)
	OR (not Net_1761_1 and Net_1761_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:s_1\' (cost = 12):
\FreqDiv_1:MODULE_2:g2:a0:s_1\ <= ((not \FreqDiv_1:count_0\ and \FreqDiv_1:count_1\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:s_1\' (cost = 8):
\FreqDiv_2:MODULE_3:g2:a0:s_1\ <= ((not \FreqDiv_2:count_0\ and \FreqDiv_2:count_1\)
	OR (not \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_1761_0 and Net_1761_2 and Net_1761_1));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_2\' (cost = 3):
\BasicCounter_1:MODULE_1:g2:a0:s_2\ <= ((not Net_1761_0 and Net_1761_2)
	OR (not Net_1761_1 and Net_1761_2)
	OR (not Net_1761_2 and Net_1761_0 and Net_1761_1));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:s_2\' (cost = 18):
\FreqDiv_1:MODULE_2:g2:a0:s_2\ <= ((not \FreqDiv_1:count_1\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\FreqDiv_2:count_2\ and \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:s_2\' (cost = 12):
\FreqDiv_2:MODULE_3:g2:a0:s_2\ <= ((not \FreqDiv_2:count_1\ and \FreqDiv_2:count_2\)
	OR (not \FreqDiv_2:count_0\ and \FreqDiv_2:count_2\)
	OR (not \FreqDiv_2:count_2\ and \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\FreqDiv_2:count_3\ and \FreqDiv_2:count_2\ and \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_1761_0 and Net_1761_3 and Net_1761_2 and Net_1761_1));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_3\' (cost = 4):
\BasicCounter_1:MODULE_1:g2:a0:s_3\ <= ((not Net_1761_0 and Net_1761_3)
	OR (not Net_1761_2 and Net_1761_3)
	OR (not Net_1761_1 and Net_1761_3)
	OR (not Net_1761_3 and Net_1761_0 and Net_1761_2 and Net_1761_1));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_1761_0 and Net_1761_4 and Net_1761_3 and Net_1761_2 and Net_1761_1));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:s_3\' (cost = 24):
\FreqDiv_1:MODULE_2:g2:a0:s_3\ <= ((not \FreqDiv_1:count_2\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:s_3\' (cost = 16):
\FreqDiv_2:MODULE_3:g2:a0:s_3\ <= ((not \FreqDiv_2:count_2\ and \FreqDiv_2:count_3\)
	OR (not \FreqDiv_2:count_1\ and \FreqDiv_2:count_3\)
	OR (not \FreqDiv_2:count_0\ and \FreqDiv_2:count_3\)
	OR (not \FreqDiv_2:count_3\ and \FreqDiv_2:count_2\ and \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_4\' (cost = 5):
\BasicCounter_1:MODULE_1:g2:a0:s_4\ <= ((not Net_1761_0 and Net_1761_4)
	OR (not Net_1761_3 and Net_1761_4)
	OR (not Net_1761_2 and Net_1761_4)
	OR (not Net_1761_1 and Net_1761_4)
	OR (not Net_1761_4 and Net_1761_0 and Net_1761_3 and Net_1761_2 and Net_1761_1));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:s_4\' (cost = 30):
\FreqDiv_1:MODULE_2:g2:a0:s_4\ <= ((not \FreqDiv_1:count_3\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:s_5\' (cost = 36):
\FreqDiv_1:MODULE_2:g2:a0:s_5\ <= ((not \FreqDiv_1:count_4\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 80 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[252] = zero[11]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[262] = zero[11]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[272] = zero[11]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[513] = zero[11]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[523] = zero[11]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[533] = zero[11]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[733] = zero[11]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[743] = zero[11]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[753] = zero[11]

------------------------------------------------------
Aliased 0 equations, 9 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ADMIN\Documents\Sorting-project\MandMs-sorting.cydsn\MandMs-sorting.cyprj -dcpsoc3 MandMs-sorting.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.308ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Saturday, 13 November 2021 06:01:01
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ADMIN\Documents\Sorting-project\MandMs-sorting.cydsn\MandMs-sorting.cyprj -d CY8C4245AXI-483 MandMs-sorting.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: Net_1464 from registered to combinatorial
    Converted constant MacroCell: Net_1463 from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 2: Automatic-assigning  clock 'I2C_SCBCLK'. Signal=\I2C:Net_847_ff2\
    Fixed Function Clock 7: Automatic-assigning  clock 'ADC_intClock'. Signal=\ADC:Net_1845_ff7\
    Fixed Function Clock 3: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff3\
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock'. Signal=Net_1440_ff8
    Fixed Function Clock 9: Automatic-assigning  clock 'Clock'. Signal=Net_1440_ff9
    Fixed Function Clock 10: Automatic-assigning  clock 'Clock'. Signal=Net_1440_ff10
    Fixed Function Clock 11: Automatic-assigning  clock 'Clock'. Signal=Net_1440_ff11
    Digital Clock 0: Automatic-assigning  clock 'Clock'. Fanout=7, Signal=Net_1440_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Debouncer_1:ClkSync\: with output requested to be synchronous
        ClockIn: Net_1460:macrocell.q was determined to be a routed clock that is synchronous to ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Net_1460:macrocell.q
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_1232:macrocell.q
        Effective Clock: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0
        Enable Signal: Net_1232:macrocell.q
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Step_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Step_1(0)__PA ,
            pin_input => Net_1771 ,
            pad => Step_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Step_2_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Step_2_5(0)__PA ,
            pin_input => Net_1770 ,
            pad => Step_2_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Step_3_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Step_3_4(0)__PA ,
            pin_input => Net_1769 ,
            pad => Step_3_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dir_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Dir_1(0)__PA ,
            pad => Dir_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dir_2_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Dir_2_5(0)__PA ,
            pad => Dir_2_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dir_3_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Dir_3_4(0)__PA ,
            pad => Dir_3_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dir_Container(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Dir_Container(0)__PA ,
            pad => Dir_Container(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Step_Container(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Step_Container(0)__PA ,
            pin_input => Net_1458 ,
            pad => Step_Container(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \I2C:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C:sda(0)\__PA ,
            fb => Net_381 ,
            pad => \I2C:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2C:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C:scl(0)\__PA ,
            fb => Net_380 ,
            pad => \I2C:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            pin_input => \UART:tx_wire\ ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:rx_wire\ ,
            pad => \UART:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = RED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RED(0)__PA ,
            pin_input => Net_1738 ,
            pad => RED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GREEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => GREEN(0)__PA ,
            pin_input => Net_1739 ,
            pad => GREEN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BLUE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => BLUE(0)__PA ,
            pin_input => Net_1407 ,
            pad => BLUE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW(0)__PA ,
            pad => SW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW_UpDown(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW_UpDown(0)__PA ,
            analog_term => Net_1733 ,
            pad => SW_UpDown(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_1769, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1759 * Net_1761_0
        );
        Output = Net_1769 (fanout=1)

    MacroCell: Name=Net_1770, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1761_0 * Net_1758
        );
        Output = Net_1770 (fanout=1)

    MacroCell: Name=Net_1771, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1761_0 * Net_1754
        );
        Output = Net_1771 (fanout=1)

    MacroCell: Name=Net_1761_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1232)
        Main Equation            : 2 pterms
        (
              !Net_1761_0 * !Net_1761_4 * Net_75
            + Net_1761_0 * !Net_1761_4 * !Net_75
        );
        Output = Net_1761_0 (fanout=8)

    MacroCell: Name=Net_1232, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1232 * !\FreqDiv_2:not_last_reset\
            + !Net_1232 * \FreqDiv_2:count_3\ * !\FreqDiv_2:count_2\ * 
              !\FreqDiv_2:count_1\ * \FreqDiv_2:count_0\
            + Net_1232 * \FreqDiv_2:not_last_reset\ * !\FreqDiv_2:count_3\ * 
              \FreqDiv_2:count_2\ * !\FreqDiv_2:count_1\ * 
              !\FreqDiv_2:count_0\
        );
        Output = Net_1232 (fanout=14)

    MacroCell: Name=Net_1761_4, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1232)
        Main Equation            : 1 pterm
        (
              Net_1761_0 * !Net_1761_4 * Net_75 * Net_1761_3 * Net_1761_2 * 
              Net_1761_1
        );
        Output = Net_1761_4 (fanout=6)

    MacroCell: Name=Net_1761_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1232)
        Main Equation            : 2 pterms
        (
              Net_1761_0 * !Net_1761_4 * Net_75 * Net_1761_2 * Net_1761_1
            + Net_1761_4 * Net_1761_3
        );
        Output = Net_1761_3 (fanout=2)

    MacroCell: Name=Net_1761_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1232)
        Main Equation            : 2 pterms
        (
              Net_1761_0 * !Net_1761_4 * Net_75 * Net_1761_1
            + Net_1761_4 * Net_1761_2
        );
        Output = Net_1761_2 (fanout=3)

    MacroCell: Name=Net_1761_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1232)
        Main Equation            : 2 pterms
        (
              Net_1761_0 * !Net_1761_4 * Net_75
            + Net_1761_4 * Net_1761_1
        );
        Output = Net_1761_1 (fanout=4)

    MacroCell: Name=Net_75, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_78 * !Net_1761_4
            + !Net_1761_4 * Net_75
        );
        Output = Net_75 (fanout=7)

    MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1232)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=7)

    MacroCell: Name=Net_1460, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1232)
        Main Equation            : 3 pterms
        (
              !\FreqDiv_1:not_last_reset\ * !Net_1460
            + \FreqDiv_1:not_last_reset\ * Net_1460 * !\FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\ * 
              !\FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
            + !Net_1460 * \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = Net_1460 (fanout=4)

    MacroCell: Name=\FreqDiv_1:count_5\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1232)
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_5\ * 
              !\FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_4\ * 
              \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_5\ (fanout=3)

    MacroCell: Name=\FreqDiv_1:count_4\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1232)
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_4\ (fanout=3)

    MacroCell: Name=\FreqDiv_1:count_3\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1232)
        Main Equation            : 3 pterms
        (
              \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_4\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_3\ (fanout=4)

    MacroCell: Name=\FreqDiv_1:count_2\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1232)
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_2\ (fanout=4)

    MacroCell: Name=\FreqDiv_1:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1232)
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_1\ (fanout=5)

    MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1232)
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=6)

    MacroCell: Name=\FreqDiv_2:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_2:not_last_reset\ (fanout=5)

    MacroCell: Name=\FreqDiv_2:count_3\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_2:not_last_reset\ * \FreqDiv_2:count_3\ * 
              !\FreqDiv_2:count_2\ * !\FreqDiv_2:count_1\ * 
              \FreqDiv_2:count_0\
            + \FreqDiv_2:not_last_reset\ * \FreqDiv_2:count_2\ * 
              \FreqDiv_2:count_1\ * \FreqDiv_2:count_0\
        );
        Output = \FreqDiv_2:count_3\ (fanout=3)

    MacroCell: Name=\FreqDiv_2:count_2\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_2:not_last_reset\ * \FreqDiv_2:count_1\ * 
              \FreqDiv_2:count_0\
        );
        Output = \FreqDiv_2:count_2\ (fanout=3)

    MacroCell: Name=\FreqDiv_2:count_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \FreqDiv_2:not_last_reset\ * !\FreqDiv_2:count_3\ * 
              \FreqDiv_2:count_0\
            + \FreqDiv_2:not_last_reset\ * \FreqDiv_2:count_2\ * 
              \FreqDiv_2:count_0\
            + \FreqDiv_2:not_last_reset\ * \FreqDiv_2:count_1\ * 
              \FreqDiv_2:count_0\
        );
        Output = \FreqDiv_2:count_1\ (fanout=4)

    MacroCell: Name=\FreqDiv_2:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_2:not_last_reset\
        );
        Output = \FreqDiv_2:count_0\ (fanout=4)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1460)
        Main Equation            : 1 pterm
        (
              Net_1445
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1460)
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_1465, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1460)
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[0]:d_sync_0\ * 
              !\Debouncer_1:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_1465 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Status_Reg_1:sts:sts_reg\
        PORT MAP (
            status_0 => Net_75 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_1:control_7\ ,
            control_6 => \Control_Reg_1:control_6\ ,
            control_5 => \Control_Reg_1:control_5\ ,
            control_4 => \Control_Reg_1:control_4\ ,
            control_3 => \Control_Reg_1:control_3\ ,
            control_2 => \Control_Reg_1:control_2\ ,
            control_1 => \Control_Reg_1:control_1\ ,
            control_0 => Net_78 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_2:control_7\ ,
            control_6 => \Control_Reg_2:control_6\ ,
            control_5 => \Control_Reg_2:control_5\ ,
            control_4 => \Control_Reg_2:control_4\ ,
            control_3 => \Control_Reg_2:control_3\ ,
            control_2 => Net_1759 ,
            control_1 => Net_1758 ,
            control_0 => Net_1754 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_364 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_SW
        PORT MAP (
            interrupt => Net_1465 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_SW_UpDown
        PORT MAP (
            interrupt => Net_1726 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   19 :   17 :   36 : 52.78 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    2 :    0 :    2 : 100.00 %
Timer/Counter/PWM             :    4 :    0 :    4 : 100.00 %
UDB                           :      :      :      :        
  Macrocells                  :   26 :    6 :   32 : 81.25 %
  Unique P-terms              :   37 :   27 :   64 : 57.81 %
  Total P-terms               :   39 :      :      :        
  Datapath Cells              :    0 :    4 :    4 :  0.00 %
  Status Cells                :    1 :    3 :    4 : 25.00 %
    Status Registers          :    1 :      :      :        
  Control Cells               :    2 :    2 :    4 : 50.00 %
    Control Registers         :    2 :      :      :        
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.112ms
Tech Mapping phase: Elapsed time ==> 0s.130ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
Step_1(0)                           : [IOP=(0)][IoId=(7)]                
Step_2_5(0)                         : [IOP=(3)][IoId=(7)]                
Step_3_4(0)                         : [IOP=(0)][IoId=(0)]                
Dir_1(0)                            : [IOP=(3)][IoId=(5)]                
Dir_2_5(0)                          : [IOP=(1)][IoId=(0)]                
Dir_3_4(0)                          : [IOP=(2)][IoId=(7)]                
Dir_Container(0)                    : [IOP=(0)][IoId=(6)]                
Step_Container(0)                   : [IOP=(3)][IoId=(1)]                
\I2C:sda(0)\                        : [IOP=(4)][IoId=(1)]                
\I2C:scl(0)\                        : [IOP=(4)][IoId=(0)]                
\UART:tx(0)\                        : [IOP=(0)][IoId=(5)]                
\UART:rx(0)\                        : [IOP=(0)][IoId=(4)]                
RED(0)                              : [IOP=(1)][IoId=(6)]                
GREEN(0)                            : [IOP=(0)][IoId=(2)]                
BLUE(0)                             : [IOP=(0)][IoId=(3)]                
SW(0)                               : [IOP=(0)][IoId=(1)]                
SW_UpDown(0)                        : [IOP=(1)][IoId=(1)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\I2C:SCB\                           : SCB_[FFB(SCB,0)]                   
\UART:SCB\                          : SCB_[FFB(SCB,1)]                   
\ADC:cy_psoc4_sar\                  : SARADC_[FFB(SARADC,0)]             
\PWM_Container:cy_m0s8_tcpwm_1\     : TCPWM_[FFB(TCPWM,0)]               
\PWM_RED:cy_m0s8_tcpwm_1\           : TCPWM_[FFB(TCPWM,1)]               
\PWM_GREEN:cy_m0s8_tcpwm_1\         : TCPWM_[FFB(TCPWM,2)]               
\PWM_BLUE:cy_m0s8_tcpwm_1\          : TCPWM_[FFB(TCPWM,3)]               

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.1291711s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.342ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0022186 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1733 {
    p1_1
    P1_P41
    amuxbusa
    SARMUX0_sw18
    sarmux_vplus
  }
  Net: \ADC:Net_3113\ {
  }
  Net: \ADC:mux_bus_minus_0\ {
  }
  Net: \ADC:mux_bus_minus_1\ {
  }
  Net: \ADC:mux_bus_plus_1\ {
  }
}
Map of item to net {
  p1_1                                             -> Net_1733
  P1_P41                                           -> Net_1733
  amuxbusa                                         -> Net_1733
  SARMUX0_sw18                                     -> Net_1733
  sarmux_vplus                                     -> Net_1733
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :    0 :    8 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.50
                   Pterms :            4.75
               Macrocells :            3.38
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.013ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       7.25 :       6.75
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_1460, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1232)
        Main Equation            : 3 pterms
        (
              !\FreqDiv_1:not_last_reset\ * !Net_1460
            + \FreqDiv_1:not_last_reset\ * Net_1460 * !\FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\ * 
              !\FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
            + !Net_1460 * \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = Net_1460 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:count_5\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1232)
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_5\ * 
              !\FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_4\ * 
              \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_5\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_1:count_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1232)
        Main Equation            : 3 pterms
        (
              \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_4\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_3\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_1:count_4\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1232)
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_4\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_1:count_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1232)
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_2\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:count_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1232)
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1232)
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1232)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=7)
        Properties               : 
        {
        }
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_75, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_78 * !Net_1761_4
            + !Net_1761_4 * Net_75
        );
        Output = Net_75 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_1465, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1460)
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[0]:d_sync_0\ * 
              !\Debouncer_1:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_1465 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1460)
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1460)
        Main Equation            : 1 pterm
        (
              Net_1445
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_1:control_7\ ,
        control_6 => \Control_Reg_1:control_6\ ,
        control_5 => \Control_Reg_1:control_5\ ,
        control_4 => \Control_Reg_1:control_4\ ,
        control_3 => \Control_Reg_1:control_3\ ,
        control_2 => \Control_Reg_1:control_2\ ,
        control_1 => \Control_Reg_1:control_1\ ,
        control_0 => Net_78 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_1232, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1232 * !\FreqDiv_2:not_last_reset\
            + !Net_1232 * \FreqDiv_2:count_3\ * !\FreqDiv_2:count_2\ * 
              !\FreqDiv_2:count_1\ * \FreqDiv_2:count_0\
            + Net_1232 * \FreqDiv_2:not_last_reset\ * !\FreqDiv_2:count_3\ * 
              \FreqDiv_2:count_2\ * !\FreqDiv_2:count_1\ * 
              !\FreqDiv_2:count_0\
        );
        Output = Net_1232 (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_2:count_3\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_2:not_last_reset\ * \FreqDiv_2:count_3\ * 
              !\FreqDiv_2:count_2\ * !\FreqDiv_2:count_1\ * 
              \FreqDiv_2:count_0\
            + \FreqDiv_2:not_last_reset\ * \FreqDiv_2:count_2\ * 
              \FreqDiv_2:count_1\ * \FreqDiv_2:count_0\
        );
        Output = \FreqDiv_2:count_3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_2:count_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \FreqDiv_2:not_last_reset\ * !\FreqDiv_2:count_3\ * 
              \FreqDiv_2:count_0\
            + \FreqDiv_2:not_last_reset\ * \FreqDiv_2:count_2\ * 
              \FreqDiv_2:count_0\
            + \FreqDiv_2:not_last_reset\ * \FreqDiv_2:count_1\ * 
              \FreqDiv_2:count_0\
        );
        Output = \FreqDiv_2:count_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_2:count_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_2:not_last_reset\ * \FreqDiv_2:count_1\ * 
              \FreqDiv_2:count_0\
        );
        Output = \FreqDiv_2:count_2\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_2:count_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_2:not_last_reset\
        );
        Output = \FreqDiv_2:count_0\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_2:not_last_reset\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_2:not_last_reset\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_1761_3, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1232)
        Main Equation            : 2 pterms
        (
              Net_1761_0 * !Net_1761_4 * Net_75 * Net_1761_2 * Net_1761_1
            + Net_1761_4 * Net_1761_3
        );
        Output = Net_1761_3 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1761_4, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1232)
        Main Equation            : 1 pterm
        (
              Net_1761_0 * !Net_1761_4 * Net_75 * Net_1761_3 * Net_1761_2 * 
              Net_1761_1
        );
        Output = Net_1761_4 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1761_2, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1232)
        Main Equation            : 2 pterms
        (
              Net_1761_0 * !Net_1761_4 * Net_75 * Net_1761_1
            + Net_1761_4 * Net_1761_2
        );
        Output = Net_1761_2 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1761_1, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1232)
        Main Equation            : 2 pterms
        (
              Net_1761_0 * !Net_1761_4 * Net_75
            + Net_1761_4 * Net_1761_1
        );
        Output = Net_1761_1 (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_1761_0, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1440_digital) => Global
            Clock Enable: PosEdge(Net_1232)
        Main Equation            : 2 pterms
        (
              !Net_1761_0 * !Net_1761_4 * Net_75
            + Net_1761_0 * !Net_1761_4 * !Net_75
        );
        Output = Net_1761_0 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1769, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1759 * Net_1761_0
        );
        Output = Net_1769 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1770, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1761_0 * Net_1758
        );
        Output = Net_1770 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1771, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1761_0 * Net_1754
        );
        Output = Net_1771 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\Status_Reg_1:sts:sts_reg\
    PORT MAP (
        status_0 => Net_75 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\Control_Reg_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_2:control_7\ ,
        control_6 => \Control_Reg_2:control_6\ ,
        control_5 => \Control_Reg_2:control_5\ ,
        control_4 => \Control_Reg_2:control_4\ ,
        control_3 => \Control_Reg_2:control_3\ ,
        control_2 => Net_1759 ,
        control_1 => Net_1758 ,
        control_0 => Net_1754 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_SW
        PORT MAP (
            interrupt => Net_1465 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_SW_UpDown
        PORT MAP (
            interrupt => Net_1726 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\I2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_364 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(14)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 generates interrupt for logical port:
    logicalport: Name =SW
        PORT MAP (
            in_clock_en => tmpOE__Step_1_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__Step_1_net_0 ,
            out_reset => zero ,
            interrupt => Net_1445 );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Step_3_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Step_3_4(0)__PA ,
        pin_input => Net_1769 ,
        pad => Step_3_4(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW(0)__PA ,
        pad => SW(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = GREEN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => GREEN(0)__PA ,
        pin_input => Net_1739 ,
        pad => GREEN(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = BLUE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => BLUE(0)__PA ,
        pin_input => Net_1407 ,
        pad => BLUE(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:rx_wire\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        pin_input => \UART:tx_wire\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Dir_Container(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dir_Container(0)__PA ,
        pad => Dir_Container(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Step_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Step_1(0)__PA ,
        pin_input => Net_1771 ,
        pad => Step_1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = Dir_2_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dir_2_5(0)__PA ,
        pad => Dir_2_5(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SW_UpDown(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW_UpDown(0)__PA ,
        analog_term => Net_1733 ,
        pad => SW_UpDown(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RED(0)__PA ,
        pin_input => Net_1738 ,
        pad => RED(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=7]: 
Pin : Name = Dir_3_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dir_3_4(0)__PA ,
        pad => Dir_3_4(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=1]: 
Pin : Name = Step_Container(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Step_Container(0)__PA ,
        pin_input => Net_1458 ,
        pad => Step_Container(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Dir_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dir_1(0)__PA ,
        pad => Dir_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Step_2_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Step_2_5(0)__PA ,
        pin_input => Net_1770 ,
        pad => Step_2_5(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \I2C:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C:scl(0)\__PA ,
        fb => Net_380 ,
        pad => \I2C:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \I2C:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C:sda(0)\__PA ,
        fb => Net_381 ,
        pad => \I2C:sda(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_2 => \I2C:Net_847_ff2\ ,
            ff_div_7 => \ADC:Net_1845_ff7\ ,
            ff_div_3 => \UART:Net_847_ff3\ ,
            ff_div_8 => Net_1440_ff8 ,
            ff_div_9 => Net_1440_ff9 ,
            ff_div_10 => Net_1440_ff10 ,
            ff_div_11 => Net_1440_ff11 ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\I2C:SCB\
        PORT MAP (
            clock => \I2C:Net_847_ff2\ ,
            interrupt => Net_364 ,
            uart_tx => \I2C:tx_wire\ ,
            uart_rts => \I2C:rts_wire\ ,
            mosi_m => \I2C:mosi_m_wire\ ,
            select_m_3 => \I2C:select_m_wire_3\ ,
            select_m_2 => \I2C:select_m_wire_2\ ,
            select_m_1 => \I2C:select_m_wire_1\ ,
            select_m_0 => \I2C:select_m_wire_0\ ,
            sclk_m => \I2C:sclk_m_wire\ ,
            miso_s => \I2C:miso_s_wire\ ,
            i2c_scl => Net_380 ,
            i2c_sda => Net_381 ,
            tr_tx_req => Net_382 ,
            tr_rx_req => Net_373 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff3\ ,
            interrupt => Net_463 ,
            uart_rx => \UART:rx_wire\ ,
            uart_tx => \UART:tx_wire\ ,
            uart_rts => \UART:rts_wire\ ,
            mosi_m => \UART:mosi_m_wire\ ,
            select_m_3 => \UART:select_m_wire_3\ ,
            select_m_2 => \UART:select_m_wire_2\ ,
            select_m_1 => \UART:select_m_wire_1\ ,
            select_m_0 => \UART:select_m_wire_0\ ,
            sclk_m => \UART:sclk_m_wire\ ,
            miso_s => \UART:miso_s_wire\ ,
            tr_tx_req => Net_481 ,
            tr_rx_req => Net_472 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\PWM_Container:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_1440_ff9 ,
            capture => zero ,
            count => tmpOE__Step_1_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_837 ,
            tr_overflow => Net_833 ,
            tr_compare_match => Net_830 ,
            line => Net_1458 ,
            line_compl => Net_846 ,
            interrupt => Net_861 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\PWM_BLUE:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_1440_ff8 ,
            capture => zero ,
            count => tmpOE__Step_1_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_1413 ,
            tr_overflow => Net_1409 ,
            tr_compare_match => Net_1403 ,
            line => Net_1407 ,
            line_compl => Net_1408 ,
            interrupt => Net_1406 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,2): 
    m0s8tcpwmcell: Name =\PWM_RED:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_1440_ff11 ,
            capture => zero ,
            count => tmpOE__Step_1_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_1389 ,
            tr_overflow => Net_1385 ,
            tr_compare_match => Net_1379 ,
            line => Net_1738 ,
            line_compl => Net_1384 ,
            interrupt => Net_1382 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,3): 
    m0s8tcpwmcell: Name =\PWM_GREEN:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_1440_ff10 ,
            capture => zero ,
            count => tmpOE__Step_1_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_1401 ,
            tr_overflow => Net_1397 ,
            tr_compare_match => Net_1391 ,
            line => Net_1739 ,
            line_compl => Net_1396 ,
            interrupt => Net_1394 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: empty
TEMP group 0: empty
SARADC group 0: 
    SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC:cy_psoc4_sar\
        PORT MAP (
            vplus => Net_1733 ,
            vminus => \ADC:mux_bus_minus_0\ ,
            vref => \ADC:Net_3113\ ,
            ext_vref => \ADC:Net_3225\ ,
            clock => \ADC:Net_1845_ff7\ ,
            sample_done => Net_1727 ,
            chan_id_valid => \ADC:Net_3108\ ,
            chan_id_3 => \ADC:Net_3109_3\ ,
            chan_id_2 => \ADC:Net_3109_2\ ,
            chan_id_1 => \ADC:Net_3109_1\ ,
            chan_id_0 => \ADC:Net_3109_0\ ,
            data_valid => \ADC:Net_3110\ ,
            data_11 => \ADC:Net_3111_11\ ,
            data_10 => \ADC:Net_3111_10\ ,
            data_9 => \ADC:Net_3111_9\ ,
            data_8 => \ADC:Net_3111_8\ ,
            data_7 => \ADC:Net_3111_7\ ,
            data_6 => \ADC:Net_3111_6\ ,
            data_5 => \ADC:Net_3111_5\ ,
            data_4 => \ADC:Net_3111_4\ ,
            data_3 => \ADC:Net_3111_3\ ,
            data_2 => \ADC:Net_3111_2\ ,
            data_1 => \ADC:Net_3111_1\ ,
            data_0 => \ADC:Net_3111_0\ ,
            eos_intr => Net_1726 ,
            irq => \ADC:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_1440_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |       Step_3_4(0) | In(Net_1769)
     |   1 |     * |   FALLING |      RES_PULL_UP |             SW(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |          GREEN(0) | In(Net_1739)
     |   3 |     * |      NONE |         CMOS_OUT |           BLUE(0) | In(Net_1407)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |      \UART:rx(0)\ | FB(\UART:rx_wire\)
     |   5 |     * |      NONE |         CMOS_OUT |      \UART:tx(0)\ | In(\UART:tx_wire\)
     |   6 |     * |      NONE |         CMOS_OUT |  Dir_Container(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |         Step_1(0) | In(Net_1771)
-----+-----+-------+-----------+------------------+-------------------+------------------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |        Dir_2_5(0) | 
     |   1 |     * |      NONE |      HI_Z_ANALOG |      SW_UpDown(0) | In(__ONE__), Analog(Net_1733)
     |   6 |     * |      NONE |         CMOS_OUT |            RED(0) | In(Net_1738)
-----+-----+-------+-----------+------------------+-------------------+------------------------------
   2 |   7 |     * |      NONE |         CMOS_OUT |        Dir_3_4(0) | 
-----+-----+-------+-----------+------------------+-------------------+------------------------------
   3 |   1 |     * |      NONE |         CMOS_OUT | Step_Container(0) | In(Net_1458)
     |   5 |     * |      NONE |         CMOS_OUT |          Dir_1(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |       Step_2_5(0) | In(Net_1770)
-----+-----+-------+-----------+------------------+-------------------+------------------------------
   4 |   0 |     * |      NONE |    OPEN_DRAIN_LO |      \I2C:scl(0)\ | FB(Net_380)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |      \I2C:sda(0)\ | FB(Net_381)
-----------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.035ms
Digital Placement phase: Elapsed time ==> 0s.515ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc4/psoc4a/route_arch-rrg.cydata" --vh2-path "MandMs-sorting_r.vh2" --pcf-path "MandMs-sorting.pco" --des-name "MandMs-sorting" --dsf-path "MandMs-sorting.dsf" --sdc-path "MandMs-sorting.sdc" --lib-path "MandMs-sorting_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.624ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.149ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in MandMs-sorting_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.220ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.199ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.304ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.305ms
API generation phase: Elapsed time ==> 2s.079ms
Dependency generation phase: Elapsed time ==> 0s.013ms
Cleanup phase: Elapsed time ==> 0s.000ms
