Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon May 19 13:03:58 2025
| Host         : DESKTOP-5S7E7B2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (19)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.716     -173.791                     32                  451        0.250        0.000                      0                  451        4.020        0.000                       0                   236  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.716     -173.791                     32                  276        0.250        0.000                      0                  276        4.020        0.000                       0                   236  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.762        0.000                      0                  175        0.530        0.000                      0                  175  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           32  Failing Endpoints,  Worst Slack       -5.716ns,  Total Violation     -173.791ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.716ns  (required time - arrival time)
  Source:                 infra_left/distance_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_lpad_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.722ns  (logic 9.416ns (59.893%)  route 6.305ns (40.107%))
  Logic Levels:           19  (CARRY4=11 DSP48E1=1 LUT2=2 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.570     5.091    infra_left/clk_100MHz_IBUF_BUFG
    SLICE_X13Y1          FDRE                                         r  infra_left/distance_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  infra_left/distance_reg[3]/Q
                         net (fo=4, routed)           0.599     6.146    infra_left/A[3]
    SLICE_X13Y0          LUT4 (Prop_lut4_I3_O)        0.124     6.270 r  infra_left/y_lpad_position0_i_3/O
                         net (fo=1, routed)           0.402     6.672    pg/A[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    10.513 r  pg/y_lpad_position0/P[2]
                         net (fo=15, routed)          0.954    11.467    pg/y_lpad_position0_n_103
    SLICE_X9Y2           LUT2 (Prop_lut2_I0_O)        0.124    11.591 r  pg/y_lpad_reg[2]_i_82/O
                         net (fo=1, routed)           0.000    11.591    pg/y_lpad_reg[2]_i_82_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.141 r  pg/y_lpad_reg_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    12.141    pg/y_lpad_reg_reg[2]_i_43_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.255 r  pg/y_lpad_reg_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.255    pg/y_lpad_reg_reg[2]_i_22_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.369 r  pg/y_lpad_reg_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.369    pg/y_lpad_reg_reg[6]_i_12_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.682 r  pg/y_lpad_reg_reg[9]_i_32/O[3]
                         net (fo=4, routed)           0.899    13.581    pg/y_lpad_reg_reg[9]_i_32_n_4
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.306    13.887 r  pg/y_lpad_reg[9]_i_34/O
                         net (fo=2, routed)           0.644    14.532    pg/y_lpad_reg[9]_i_34_n_0
    SLICE_X2Y5           LUT5 (Prop_lut5_I3_O)        0.124    14.656 r  pg/y_lpad_reg[9]_i_12/O
                         net (fo=1, routed)           0.614    15.270    pg/y_lpad_reg[9]_i_12_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.777 r  pg/y_lpad_reg_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.777    pg/y_lpad_reg_reg[9]_i_4_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.891 r  pg/y_lpad_reg_reg[9]_i_90/CO[3]
                         net (fo=1, routed)           0.000    15.891    pg/y_lpad_reg_reg[9]_i_90_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.225 r  pg/y_lpad_reg_reg[9]_i_44/O[1]
                         net (fo=3, routed)           0.759    16.984    pg/y_lpad_reg_reg[9]_i_44_n_6
    SLICE_X6Y7           LUT2 (Prop_lut2_I1_O)        0.303    17.287 r  pg/y_lpad_reg[9]_i_47/O
                         net (fo=1, routed)           0.000    17.287    pg/y_lpad_reg[9]_i_47_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.820 r  pg/y_lpad_reg_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.820    pg/y_lpad_reg_reg[9]_i_18_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.039 r  pg/y_lpad_reg_reg[9]_i_5/O[0]
                         net (fo=3, routed)           0.664    18.703    pg/y_lpad_reg_reg[9]_i_5_n_7
    SLICE_X7Y7           LUT4 (Prop_lut4_I1_O)        0.295    18.998 r  pg/y_lpad_reg[9]_i_59/O
                         net (fo=1, routed)           0.000    18.998    pg/y_lpad_reg[9]_i_59_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.399 r  pg/y_lpad_reg_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.399    pg/y_lpad_reg_reg[9]_i_20_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.670 r  pg/y_lpad_reg_reg[9]_i_6/CO[0]
                         net (fo=10, routed)          0.770    20.440    pg/y_lpad_reg_reg[9]_i_6_n_3
    SLICE_X10Y8          LUT5 (Prop_lut5_I3_O)        0.373    20.813 r  pg/y_lpad_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    20.813    pg/y_lpad_position[7]
    SLICE_X10Y8          FDRE                                         r  pg/y_lpad_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.450    14.791    pg/clk_100MHz_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  pg/y_lpad_reg_reg[7]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X10Y8          FDRE (Setup_fdre_C_D)        0.081    15.097    pg/y_lpad_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -20.813    
  -------------------------------------------------------------------
                         slack                                 -5.716    

Slack (VIOLATED) :        -5.671ns  (required time - arrival time)
  Source:                 infra_right/distance_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_rpad_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.688ns  (logic 9.404ns (59.946%)  route 6.284ns (40.054%))
  Logic Levels:           20  (CARRY4=12 DSP48E1=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.568     5.089    infra_right/clk_100MHz_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  infra_right/distance_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  infra_right/distance_reg[0]/Q
                         net (fo=1, routed)           0.636     6.181    infra_right/distance_right[0]
    SLICE_X11Y9          LUT4 (Prop_lut4_I0_O)        0.124     6.305 r  infra_right/y_rpad_position0_i_3/O
                         net (fo=1, routed)           0.393     6.698    pg/y_rpad_position0_0[0]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841    10.539 r  pg/y_rpad_position0/P[1]
                         net (fo=15, routed)          1.313    11.852    pg/y_rpad_position0_n_104
    SLICE_X6Y12          LUT2 (Prop_lut2_I0_O)        0.124    11.976 r  pg/y_rpad_reg[2]_i_83/O
                         net (fo=1, routed)           0.000    11.976    pg/y_rpad_reg[2]_i_83_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.489 r  pg/y_rpad_reg_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    12.489    pg/y_rpad_reg_reg[2]_i_43_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.812 r  pg/y_rpad_reg_reg[2]_i_22/O[1]
                         net (fo=3, routed)           0.890    13.702    pg/y_rpad_reg_reg[2]_i_22_n_6
    SLICE_X2Y11          LUT3 (Prop_lut3_I1_O)        0.306    14.008 r  pg/y_rpad_reg[2]_i_32/O
                         net (fo=2, routed)           0.982    14.990    pg/y_rpad_reg[2]_i_32_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I5_O)        0.124    15.114 r  pg/y_rpad_reg[2]_i_17/O
                         net (fo=1, routed)           0.000    15.114    pg/y_rpad_reg[2]_i_17_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.515 r  pg/y_rpad_reg_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.515    pg/y_rpad_reg_reg[2]_i_3_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.629 r  pg/y_rpad_reg_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.629    pg/y_rpad_reg_reg[2]_i_2_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  pg/y_rpad_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.743    pg/y_rpad_reg_reg[6]_i_2_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.077 r  pg/y_rpad_reg_reg[9]_i_2/O[1]
                         net (fo=5, routed)           0.789    16.867    pg/y_rpad_reg_reg[9]_i_2_n_6
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.303    17.170 r  pg/y_rpad_reg[9]_i_149/O
                         net (fo=1, routed)           0.000    17.170    pg/y_rpad_reg[9]_i_149_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.550 r  pg/y_rpad_reg_reg[9]_i_111/CO[3]
                         net (fo=1, routed)           0.000    17.550    pg/y_rpad_reg_reg[9]_i_111_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.667 r  pg/y_rpad_reg_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000    17.667    pg/y_rpad_reg_reg[9]_i_81_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.906 r  pg/y_rpad_reg_reg[9]_i_35/O[2]
                         net (fo=3, routed)           0.787    18.693    pg/y_rpad_reg_reg[9]_i_35_n_5
    SLICE_X1Y15          LUT4 (Prop_lut4_I2_O)        0.301    18.994 r  pg/y_rpad_reg[9]_i_106/O
                         net (fo=1, routed)           0.000    18.994    pg/y_rpad_reg[9]_i_106_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.526 r  pg/y_rpad_reg_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.526    pg/y_rpad_reg_reg[9]_i_46_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.640 r  pg/y_rpad_reg_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.640    pg/y_rpad_reg_reg[9]_i_16_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.911 r  pg/y_rpad_reg_reg[9]_i_4/CO[0]
                         net (fo=10, routed)          0.493    20.404    pg/y_rpad_reg_reg[9]_i_4_n_3
    SLICE_X0Y20          LUT5 (Prop_lut5_I3_O)        0.373    20.777 r  pg/y_rpad_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    20.777    pg/y_rpad_position[9]
    SLICE_X0Y20          FDRE                                         r  pg/y_rpad_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.508    14.849    pg/clk_100MHz_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  pg/y_rpad_reg_reg[9]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)        0.032    15.106    pg/y_rpad_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -20.777    
  -------------------------------------------------------------------
                         slack                                 -5.671    

Slack (VIOLATED) :        -5.654ns  (required time - arrival time)
  Source:                 infra_right/distance_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_rpad_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.716ns  (logic 9.404ns (59.839%)  route 6.312ns (40.161%))
  Logic Levels:           20  (CARRY4=12 DSP48E1=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.568     5.089    infra_right/clk_100MHz_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  infra_right/distance_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  infra_right/distance_reg[0]/Q
                         net (fo=1, routed)           0.636     6.181    infra_right/distance_right[0]
    SLICE_X11Y9          LUT4 (Prop_lut4_I0_O)        0.124     6.305 r  infra_right/y_rpad_position0_i_3/O
                         net (fo=1, routed)           0.393     6.698    pg/y_rpad_position0_0[0]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841    10.539 r  pg/y_rpad_position0/P[1]
                         net (fo=15, routed)          1.313    11.852    pg/y_rpad_position0_n_104
    SLICE_X6Y12          LUT2 (Prop_lut2_I0_O)        0.124    11.976 r  pg/y_rpad_reg[2]_i_83/O
                         net (fo=1, routed)           0.000    11.976    pg/y_rpad_reg[2]_i_83_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.489 r  pg/y_rpad_reg_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    12.489    pg/y_rpad_reg_reg[2]_i_43_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.812 r  pg/y_rpad_reg_reg[2]_i_22/O[1]
                         net (fo=3, routed)           0.890    13.702    pg/y_rpad_reg_reg[2]_i_22_n_6
    SLICE_X2Y11          LUT3 (Prop_lut3_I1_O)        0.306    14.008 r  pg/y_rpad_reg[2]_i_32/O
                         net (fo=2, routed)           0.982    14.990    pg/y_rpad_reg[2]_i_32_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I5_O)        0.124    15.114 r  pg/y_rpad_reg[2]_i_17/O
                         net (fo=1, routed)           0.000    15.114    pg/y_rpad_reg[2]_i_17_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.515 r  pg/y_rpad_reg_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.515    pg/y_rpad_reg_reg[2]_i_3_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.629 r  pg/y_rpad_reg_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.629    pg/y_rpad_reg_reg[2]_i_2_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  pg/y_rpad_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.743    pg/y_rpad_reg_reg[6]_i_2_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.077 r  pg/y_rpad_reg_reg[9]_i_2/O[1]
                         net (fo=5, routed)           0.789    16.867    pg/y_rpad_reg_reg[9]_i_2_n_6
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.303    17.170 r  pg/y_rpad_reg[9]_i_149/O
                         net (fo=1, routed)           0.000    17.170    pg/y_rpad_reg[9]_i_149_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.550 r  pg/y_rpad_reg_reg[9]_i_111/CO[3]
                         net (fo=1, routed)           0.000    17.550    pg/y_rpad_reg_reg[9]_i_111_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.667 r  pg/y_rpad_reg_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000    17.667    pg/y_rpad_reg_reg[9]_i_81_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.906 r  pg/y_rpad_reg_reg[9]_i_35/O[2]
                         net (fo=3, routed)           0.787    18.693    pg/y_rpad_reg_reg[9]_i_35_n_5
    SLICE_X1Y15          LUT4 (Prop_lut4_I2_O)        0.301    18.994 r  pg/y_rpad_reg[9]_i_106/O
                         net (fo=1, routed)           0.000    18.994    pg/y_rpad_reg[9]_i_106_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.526 r  pg/y_rpad_reg_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.526    pg/y_rpad_reg_reg[9]_i_46_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.640 r  pg/y_rpad_reg_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.640    pg/y_rpad_reg_reg[9]_i_16_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.911 r  pg/y_rpad_reg_reg[9]_i_4/CO[0]
                         net (fo=10, routed)          0.521    20.432    pg/y_rpad_reg_reg[9]_i_4_n_3
    SLICE_X2Y19          LUT5 (Prop_lut5_I3_O)        0.373    20.805 r  pg/y_rpad_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    20.805    pg/y_rpad_position[1]
    SLICE_X2Y19          FDRE                                         r  pg/y_rpad_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.508    14.849    pg/clk_100MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  pg/y_rpad_reg_reg[1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y19          FDRE (Setup_fdre_C_D)        0.077    15.151    pg/y_rpad_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -20.805    
  -------------------------------------------------------------------
                         slack                                 -5.654    

Slack (VIOLATED) :        -5.648ns  (required time - arrival time)
  Source:                 infra_right/distance_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_rpad_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.712ns  (logic 9.404ns (59.854%)  route 6.308ns (40.146%))
  Logic Levels:           20  (CARRY4=12 DSP48E1=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.568     5.089    infra_right/clk_100MHz_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  infra_right/distance_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  infra_right/distance_reg[0]/Q
                         net (fo=1, routed)           0.636     6.181    infra_right/distance_right[0]
    SLICE_X11Y9          LUT4 (Prop_lut4_I0_O)        0.124     6.305 r  infra_right/y_rpad_position0_i_3/O
                         net (fo=1, routed)           0.393     6.698    pg/y_rpad_position0_0[0]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841    10.539 r  pg/y_rpad_position0/P[1]
                         net (fo=15, routed)          1.313    11.852    pg/y_rpad_position0_n_104
    SLICE_X6Y12          LUT2 (Prop_lut2_I0_O)        0.124    11.976 r  pg/y_rpad_reg[2]_i_83/O
                         net (fo=1, routed)           0.000    11.976    pg/y_rpad_reg[2]_i_83_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.489 r  pg/y_rpad_reg_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    12.489    pg/y_rpad_reg_reg[2]_i_43_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.812 r  pg/y_rpad_reg_reg[2]_i_22/O[1]
                         net (fo=3, routed)           0.890    13.702    pg/y_rpad_reg_reg[2]_i_22_n_6
    SLICE_X2Y11          LUT3 (Prop_lut3_I1_O)        0.306    14.008 r  pg/y_rpad_reg[2]_i_32/O
                         net (fo=2, routed)           0.982    14.990    pg/y_rpad_reg[2]_i_32_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I5_O)        0.124    15.114 r  pg/y_rpad_reg[2]_i_17/O
                         net (fo=1, routed)           0.000    15.114    pg/y_rpad_reg[2]_i_17_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.515 r  pg/y_rpad_reg_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.515    pg/y_rpad_reg_reg[2]_i_3_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.629 r  pg/y_rpad_reg_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.629    pg/y_rpad_reg_reg[2]_i_2_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  pg/y_rpad_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.743    pg/y_rpad_reg_reg[6]_i_2_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.077 r  pg/y_rpad_reg_reg[9]_i_2/O[1]
                         net (fo=5, routed)           0.789    16.867    pg/y_rpad_reg_reg[9]_i_2_n_6
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.303    17.170 r  pg/y_rpad_reg[9]_i_149/O
                         net (fo=1, routed)           0.000    17.170    pg/y_rpad_reg[9]_i_149_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.550 r  pg/y_rpad_reg_reg[9]_i_111/CO[3]
                         net (fo=1, routed)           0.000    17.550    pg/y_rpad_reg_reg[9]_i_111_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.667 r  pg/y_rpad_reg_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000    17.667    pg/y_rpad_reg_reg[9]_i_81_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.906 r  pg/y_rpad_reg_reg[9]_i_35/O[2]
                         net (fo=3, routed)           0.787    18.693    pg/y_rpad_reg_reg[9]_i_35_n_5
    SLICE_X1Y15          LUT4 (Prop_lut4_I2_O)        0.301    18.994 r  pg/y_rpad_reg[9]_i_106/O
                         net (fo=1, routed)           0.000    18.994    pg/y_rpad_reg[9]_i_106_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.526 r  pg/y_rpad_reg_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.526    pg/y_rpad_reg_reg[9]_i_46_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.640 r  pg/y_rpad_reg_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.640    pg/y_rpad_reg_reg[9]_i_16_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.911 r  pg/y_rpad_reg_reg[9]_i_4/CO[0]
                         net (fo=10, routed)          0.517    20.428    pg/y_rpad_reg_reg[9]_i_4_n_3
    SLICE_X2Y19          LUT5 (Prop_lut5_I3_O)        0.373    20.801 r  pg/y_rpad_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    20.801    pg/y_rpad_position[4]
    SLICE_X2Y19          FDRE                                         r  pg/y_rpad_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.508    14.849    pg/clk_100MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  pg/y_rpad_reg_reg[4]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y19          FDRE (Setup_fdre_C_D)        0.079    15.153    pg/y_rpad_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -20.801    
  -------------------------------------------------------------------
                         slack                                 -5.648    

Slack (VIOLATED) :        -5.647ns  (required time - arrival time)
  Source:                 infra_right/distance_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_rpad_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.713ns  (logic 9.404ns (59.850%)  route 6.309ns (40.150%))
  Logic Levels:           20  (CARRY4=12 DSP48E1=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.568     5.089    infra_right/clk_100MHz_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  infra_right/distance_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  infra_right/distance_reg[0]/Q
                         net (fo=1, routed)           0.636     6.181    infra_right/distance_right[0]
    SLICE_X11Y9          LUT4 (Prop_lut4_I0_O)        0.124     6.305 r  infra_right/y_rpad_position0_i_3/O
                         net (fo=1, routed)           0.393     6.698    pg/y_rpad_position0_0[0]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841    10.539 r  pg/y_rpad_position0/P[1]
                         net (fo=15, routed)          1.313    11.852    pg/y_rpad_position0_n_104
    SLICE_X6Y12          LUT2 (Prop_lut2_I0_O)        0.124    11.976 r  pg/y_rpad_reg[2]_i_83/O
                         net (fo=1, routed)           0.000    11.976    pg/y_rpad_reg[2]_i_83_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.489 r  pg/y_rpad_reg_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    12.489    pg/y_rpad_reg_reg[2]_i_43_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.812 r  pg/y_rpad_reg_reg[2]_i_22/O[1]
                         net (fo=3, routed)           0.890    13.702    pg/y_rpad_reg_reg[2]_i_22_n_6
    SLICE_X2Y11          LUT3 (Prop_lut3_I1_O)        0.306    14.008 r  pg/y_rpad_reg[2]_i_32/O
                         net (fo=2, routed)           0.982    14.990    pg/y_rpad_reg[2]_i_32_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I5_O)        0.124    15.114 r  pg/y_rpad_reg[2]_i_17/O
                         net (fo=1, routed)           0.000    15.114    pg/y_rpad_reg[2]_i_17_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.515 r  pg/y_rpad_reg_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.515    pg/y_rpad_reg_reg[2]_i_3_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.629 r  pg/y_rpad_reg_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.629    pg/y_rpad_reg_reg[2]_i_2_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  pg/y_rpad_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.743    pg/y_rpad_reg_reg[6]_i_2_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.077 r  pg/y_rpad_reg_reg[9]_i_2/O[1]
                         net (fo=5, routed)           0.789    16.867    pg/y_rpad_reg_reg[9]_i_2_n_6
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.303    17.170 r  pg/y_rpad_reg[9]_i_149/O
                         net (fo=1, routed)           0.000    17.170    pg/y_rpad_reg[9]_i_149_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.550 r  pg/y_rpad_reg_reg[9]_i_111/CO[3]
                         net (fo=1, routed)           0.000    17.550    pg/y_rpad_reg_reg[9]_i_111_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.667 r  pg/y_rpad_reg_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000    17.667    pg/y_rpad_reg_reg[9]_i_81_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.906 r  pg/y_rpad_reg_reg[9]_i_35/O[2]
                         net (fo=3, routed)           0.787    18.693    pg/y_rpad_reg_reg[9]_i_35_n_5
    SLICE_X1Y15          LUT4 (Prop_lut4_I2_O)        0.301    18.994 r  pg/y_rpad_reg[9]_i_106/O
                         net (fo=1, routed)           0.000    18.994    pg/y_rpad_reg[9]_i_106_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.526 r  pg/y_rpad_reg_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.526    pg/y_rpad_reg_reg[9]_i_46_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.640 r  pg/y_rpad_reg_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.640    pg/y_rpad_reg_reg[9]_i_16_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.911 r  pg/y_rpad_reg_reg[9]_i_4/CO[0]
                         net (fo=10, routed)          0.518    20.429    pg/y_rpad_reg_reg[9]_i_4_n_3
    SLICE_X2Y19          LUT5 (Prop_lut5_I3_O)        0.373    20.802 r  pg/y_rpad_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    20.802    pg/y_rpad_position[2]
    SLICE_X2Y19          FDRE                                         r  pg/y_rpad_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.508    14.849    pg/clk_100MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  pg/y_rpad_reg_reg[2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y19          FDRE (Setup_fdre_C_D)        0.081    15.155    pg/y_rpad_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -20.802    
  -------------------------------------------------------------------
                         slack                                 -5.647    

Slack (VIOLATED) :        -5.602ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.482ns  (logic 9.513ns (61.446%)  route 5.969ns (38.554%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.566     5.087    vga/clk_100MHz_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  vga/v_count_reg_reg[4]/Q
                         net (fo=56, routed)          0.826     6.369    vga/v_count_reg_reg[9]_0[0]
    SLICE_X57Y11         LUT4 (Prop_lut4_I1_O)        0.124     6.493 r  vga/center_circle2_i_5/O
                         net (fo=4, routed)           0.630     7.123    pg/center_circle2__1_0[7]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.159 r  pg/center_circle2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.161    pg/center_circle2__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    12.679 r  pg/center_circle2__1/P[4]
                         net (fo=2, routed)           0.782    13.462    pg/center_circle2__1_n_101
    SLICE_X53Y15         LUT2 (Prop_lut2_I0_O)        0.124    13.586 r  pg/left_field_arc2_i_15/O
                         net (fo=1, routed)           0.000    13.586    pg/left_field_arc2_i_15_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.136 r  pg/left_field_arc2_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    pg/left_field_arc2_i_3_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.470 r  pg/left_field_arc2_i_2/O[1]
                         net (fo=3, routed)           0.718    15.188    pg/C[9]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_C[25]_P[3])
                                                      1.999    17.187 f  pg/left_field_arc2/P[3]
                         net (fo=2, routed)           1.166    18.352    pg/left_field_arc2_n_102
    SLICE_X52Y16         LUT5 (Prop_lut5_I0_O)        0.124    18.476 f  pg/rgb_reg[11]_i_41_comp_1/O
                         net (fo=1, routed)           0.789    19.266    pg/rgb_reg[11]_i_41_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124    19.390 r  pg/rgb_reg[11]_i_16_comp_1/O
                         net (fo=9, routed)           0.866    20.255    vga/rgb_reg_reg[7]_3
    SLICE_X51Y15         LUT6 (Prop_lut6_I3_O)        0.124    20.379 r  vga/rgb_reg[1]_i_1_comp/O
                         net (fo=2, routed)           0.190    20.569    rgb_next[1]
    SLICE_X50Y15         FDRE                                         r  rgb_reg_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.446    14.787    clk_100MHz_IBUF_BUFG
    SLICE_X50Y15         FDRE                                         r  rgb_reg_reg[1]_lopt_replica/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X50Y15         FDRE (Setup_fdre_C_D)       -0.045    14.967    rgb_reg_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -20.569    
  -------------------------------------------------------------------
                         slack                                 -5.602    

Slack (VIOLATED) :        -5.590ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.494ns  (logic 9.513ns (61.397%)  route 5.981ns (38.603%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.566     5.087    vga/clk_100MHz_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  vga/v_count_reg_reg[4]/Q
                         net (fo=56, routed)          0.826     6.369    vga/v_count_reg_reg[9]_0[0]
    SLICE_X57Y11         LUT4 (Prop_lut4_I1_O)        0.124     6.493 r  vga/center_circle2_i_5/O
                         net (fo=4, routed)           0.630     7.123    pg/center_circle2__1_0[7]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.159 r  pg/center_circle2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.161    pg/center_circle2__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    12.679 r  pg/center_circle2__1/P[4]
                         net (fo=2, routed)           0.782    13.462    pg/center_circle2__1_n_101
    SLICE_X53Y15         LUT2 (Prop_lut2_I0_O)        0.124    13.586 r  pg/left_field_arc2_i_15/O
                         net (fo=1, routed)           0.000    13.586    pg/left_field_arc2_i_15_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.136 r  pg/left_field_arc2_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    pg/left_field_arc2_i_3_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.470 r  pg/left_field_arc2_i_2/O[1]
                         net (fo=3, routed)           0.718    15.188    pg/C[9]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_C[25]_P[3])
                                                      1.999    17.187 f  pg/left_field_arc2/P[3]
                         net (fo=2, routed)           1.166    18.352    pg/left_field_arc2_n_102
    SLICE_X52Y16         LUT5 (Prop_lut5_I0_O)        0.124    18.476 f  pg/rgb_reg[11]_i_41_comp_1/O
                         net (fo=1, routed)           0.789    19.266    pg/rgb_reg[11]_i_41_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124    19.390 r  pg/rgb_reg[11]_i_16_comp_1/O
                         net (fo=9, routed)           0.724    20.113    vga/rgb_reg_reg[7]_3
    SLICE_X50Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.237 r  vga/rgb_reg[11]_i_1_comp_1/O
                         net (fo=3, routed)           0.344    20.581    rgb_next[11]
    SLICE_X50Y18         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.442    14.783    clk_100MHz_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X50Y18         FDRE (Setup_fdre_C_D)       -0.016    14.992    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -20.581    
  -------------------------------------------------------------------
                         slack                                 -5.590    

Slack (VIOLATED) :        -5.590ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.496ns  (logic 9.513ns (61.389%)  route 5.983ns (38.611%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.566     5.087    vga/clk_100MHz_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  vga/v_count_reg_reg[4]/Q
                         net (fo=56, routed)          0.826     6.369    vga/v_count_reg_reg[9]_0[0]
    SLICE_X57Y11         LUT4 (Prop_lut4_I1_O)        0.124     6.493 r  vga/center_circle2_i_5/O
                         net (fo=4, routed)           0.630     7.123    pg/center_circle2__1_0[7]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.159 r  pg/center_circle2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.161    pg/center_circle2__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    12.679 r  pg/center_circle2__1/P[4]
                         net (fo=2, routed)           0.782    13.462    pg/center_circle2__1_n_101
    SLICE_X53Y15         LUT2 (Prop_lut2_I0_O)        0.124    13.586 r  pg/left_field_arc2_i_15/O
                         net (fo=1, routed)           0.000    13.586    pg/left_field_arc2_i_15_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.136 r  pg/left_field_arc2_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.136    pg/left_field_arc2_i_3_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.470 r  pg/left_field_arc2_i_2/O[1]
                         net (fo=3, routed)           0.718    15.188    pg/C[9]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_C[25]_P[3])
                                                      1.999    17.187 f  pg/left_field_arc2/P[3]
                         net (fo=2, routed)           1.166    18.352    pg/left_field_arc2_n_102
    SLICE_X52Y16         LUT5 (Prop_lut5_I0_O)        0.124    18.476 f  pg/rgb_reg[11]_i_41_comp_1/O
                         net (fo=1, routed)           0.789    19.266    pg/rgb_reg[11]_i_41_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124    19.390 r  pg/rgb_reg[11]_i_16_comp_1/O
                         net (fo=9, routed)           0.724    20.113    vga/rgb_reg_reg[7]_3
    SLICE_X50Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.237 r  vga/rgb_reg[11]_i_1_comp_1/O
                         net (fo=3, routed)           0.346    20.583    rgb_next[11]
    SLICE_X52Y17         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.444    14.785    clk_100MHz_IBUF_BUFG
    SLICE_X52Y17         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X52Y17         FDRE (Setup_fdre_C_D)       -0.016    14.994    rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                         -20.583    
  -------------------------------------------------------------------
                         slack                                 -5.590    

Slack (VIOLATED) :        -5.533ns  (required time - arrival time)
  Source:                 infra_right/distance_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_rpad_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.546ns  (logic 9.404ns (60.490%)  route 6.142ns (39.510%))
  Logic Levels:           20  (CARRY4=12 DSP48E1=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.568     5.089    infra_right/clk_100MHz_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  infra_right/distance_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  infra_right/distance_reg[0]/Q
                         net (fo=1, routed)           0.636     6.181    infra_right/distance_right[0]
    SLICE_X11Y9          LUT4 (Prop_lut4_I0_O)        0.124     6.305 r  infra_right/y_rpad_position0_i_3/O
                         net (fo=1, routed)           0.393     6.698    pg/y_rpad_position0_0[0]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841    10.539 r  pg/y_rpad_position0/P[1]
                         net (fo=15, routed)          1.313    11.852    pg/y_rpad_position0_n_104
    SLICE_X6Y12          LUT2 (Prop_lut2_I0_O)        0.124    11.976 r  pg/y_rpad_reg[2]_i_83/O
                         net (fo=1, routed)           0.000    11.976    pg/y_rpad_reg[2]_i_83_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.489 r  pg/y_rpad_reg_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    12.489    pg/y_rpad_reg_reg[2]_i_43_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.812 r  pg/y_rpad_reg_reg[2]_i_22/O[1]
                         net (fo=3, routed)           0.890    13.702    pg/y_rpad_reg_reg[2]_i_22_n_6
    SLICE_X2Y11          LUT3 (Prop_lut3_I1_O)        0.306    14.008 r  pg/y_rpad_reg[2]_i_32/O
                         net (fo=2, routed)           0.982    14.990    pg/y_rpad_reg[2]_i_32_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I5_O)        0.124    15.114 r  pg/y_rpad_reg[2]_i_17/O
                         net (fo=1, routed)           0.000    15.114    pg/y_rpad_reg[2]_i_17_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.515 r  pg/y_rpad_reg_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.515    pg/y_rpad_reg_reg[2]_i_3_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.629 r  pg/y_rpad_reg_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.629    pg/y_rpad_reg_reg[2]_i_2_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  pg/y_rpad_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.743    pg/y_rpad_reg_reg[6]_i_2_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.077 r  pg/y_rpad_reg_reg[9]_i_2/O[1]
                         net (fo=5, routed)           0.789    16.867    pg/y_rpad_reg_reg[9]_i_2_n_6
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.303    17.170 r  pg/y_rpad_reg[9]_i_149/O
                         net (fo=1, routed)           0.000    17.170    pg/y_rpad_reg[9]_i_149_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.550 r  pg/y_rpad_reg_reg[9]_i_111/CO[3]
                         net (fo=1, routed)           0.000    17.550    pg/y_rpad_reg_reg[9]_i_111_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.667 r  pg/y_rpad_reg_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000    17.667    pg/y_rpad_reg_reg[9]_i_81_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.906 r  pg/y_rpad_reg_reg[9]_i_35/O[2]
                         net (fo=3, routed)           0.787    18.693    pg/y_rpad_reg_reg[9]_i_35_n_5
    SLICE_X1Y15          LUT4 (Prop_lut4_I2_O)        0.301    18.994 r  pg/y_rpad_reg[9]_i_106/O
                         net (fo=1, routed)           0.000    18.994    pg/y_rpad_reg[9]_i_106_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.526 r  pg/y_rpad_reg_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.526    pg/y_rpad_reg_reg[9]_i_46_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.640 r  pg/y_rpad_reg_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.640    pg/y_rpad_reg_reg[9]_i_16_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.911 r  pg/y_rpad_reg_reg[9]_i_4/CO[0]
                         net (fo=10, routed)          0.352    20.263    pg/y_rpad_reg_reg[9]_i_4_n_3
    SLICE_X0Y19          LUT5 (Prop_lut5_I3_O)        0.373    20.636 r  pg/y_rpad_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    20.636    pg/y_rpad_position[5]
    SLICE_X0Y19          FDRE                                         r  pg/y_rpad_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.508    14.849    pg/clk_100MHz_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  pg/y_rpad_reg_reg[5]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.029    15.103    pg/y_rpad_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -20.636    
  -------------------------------------------------------------------
                         slack                                 -5.533    

Slack (VIOLATED) :        -5.531ns  (required time - arrival time)
  Source:                 infra_right/distance_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_rpad_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.545ns  (logic 9.404ns (60.494%)  route 6.141ns (39.506%))
  Logic Levels:           20  (CARRY4=12 DSP48E1=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.568     5.089    infra_right/clk_100MHz_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  infra_right/distance_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  infra_right/distance_reg[0]/Q
                         net (fo=1, routed)           0.636     6.181    infra_right/distance_right[0]
    SLICE_X11Y9          LUT4 (Prop_lut4_I0_O)        0.124     6.305 r  infra_right/y_rpad_position0_i_3/O
                         net (fo=1, routed)           0.393     6.698    pg/y_rpad_position0_0[0]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841    10.539 r  pg/y_rpad_position0/P[1]
                         net (fo=15, routed)          1.313    11.852    pg/y_rpad_position0_n_104
    SLICE_X6Y12          LUT2 (Prop_lut2_I0_O)        0.124    11.976 r  pg/y_rpad_reg[2]_i_83/O
                         net (fo=1, routed)           0.000    11.976    pg/y_rpad_reg[2]_i_83_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.489 r  pg/y_rpad_reg_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    12.489    pg/y_rpad_reg_reg[2]_i_43_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.812 r  pg/y_rpad_reg_reg[2]_i_22/O[1]
                         net (fo=3, routed)           0.890    13.702    pg/y_rpad_reg_reg[2]_i_22_n_6
    SLICE_X2Y11          LUT3 (Prop_lut3_I1_O)        0.306    14.008 r  pg/y_rpad_reg[2]_i_32/O
                         net (fo=2, routed)           0.982    14.990    pg/y_rpad_reg[2]_i_32_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I5_O)        0.124    15.114 r  pg/y_rpad_reg[2]_i_17/O
                         net (fo=1, routed)           0.000    15.114    pg/y_rpad_reg[2]_i_17_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.515 r  pg/y_rpad_reg_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.515    pg/y_rpad_reg_reg[2]_i_3_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.629 r  pg/y_rpad_reg_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.629    pg/y_rpad_reg_reg[2]_i_2_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  pg/y_rpad_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.743    pg/y_rpad_reg_reg[6]_i_2_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.077 r  pg/y_rpad_reg_reg[9]_i_2/O[1]
                         net (fo=5, routed)           0.789    16.867    pg/y_rpad_reg_reg[9]_i_2_n_6
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.303    17.170 r  pg/y_rpad_reg[9]_i_149/O
                         net (fo=1, routed)           0.000    17.170    pg/y_rpad_reg[9]_i_149_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.550 r  pg/y_rpad_reg_reg[9]_i_111/CO[3]
                         net (fo=1, routed)           0.000    17.550    pg/y_rpad_reg_reg[9]_i_111_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.667 r  pg/y_rpad_reg_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000    17.667    pg/y_rpad_reg_reg[9]_i_81_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.906 r  pg/y_rpad_reg_reg[9]_i_35/O[2]
                         net (fo=3, routed)           0.787    18.693    pg/y_rpad_reg_reg[9]_i_35_n_5
    SLICE_X1Y15          LUT4 (Prop_lut4_I2_O)        0.301    18.994 r  pg/y_rpad_reg[9]_i_106/O
                         net (fo=1, routed)           0.000    18.994    pg/y_rpad_reg[9]_i_106_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.526 r  pg/y_rpad_reg_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.526    pg/y_rpad_reg_reg[9]_i_46_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.640 r  pg/y_rpad_reg_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.640    pg/y_rpad_reg_reg[9]_i_16_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.911 r  pg/y_rpad_reg_reg[9]_i_4/CO[0]
                         net (fo=10, routed)          0.351    20.262    pg/y_rpad_reg_reg[9]_i_4_n_3
    SLICE_X0Y18          LUT5 (Prop_lut5_I3_O)        0.373    20.635 r  pg/y_rpad_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    20.635    pg/y_rpad_position[0]
    SLICE_X0Y18          FDRE                                         r  pg/y_rpad_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.509    14.850    pg/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  pg/y_rpad_reg_reg[0]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)        0.029    15.104    pg/y_rpad_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                 -5.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 pg/blue_score_ones_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/blue_score_ones_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.189ns (51.185%)  route 0.180ns (48.815%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.560     1.443    pg/clk_100MHz_IBUF_BUFG
    SLICE_X45Y14         FDCE                                         r  pg/blue_score_ones_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  pg/blue_score_ones_reg[1]/Q
                         net (fo=15, routed)          0.180     1.764    pg/blue_score_ones_reg[3]_0[1]
    SLICE_X47Y15         LUT4 (Prop_lut4_I0_O)        0.048     1.812 r  pg/blue_score_ones[3]_i_2/O
                         net (fo=1, routed)           0.000     1.812    pg/p_0_in__1[3]
    SLICE_X47Y15         FDCE                                         r  pg/blue_score_ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.828     1.955    pg/clk_100MHz_IBUF_BUFG
    SLICE_X47Y15         FDCE                                         r  pg/blue_score_ones_reg[3]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X47Y15         FDCE (Hold_fdce_C_D)         0.105     1.562    pg/blue_score_ones_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 pg/x_ball_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/x_ball_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.563     1.446    pg/clk_100MHz_IBUF_BUFG
    SLICE_X14Y12         FDRE                                         r  pg/x_ball_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  pg/x_ball_reg_reg[3]/Q
                         net (fo=23, routed)          0.091     1.701    pg/x_ball_reg_reg[3]_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.830 r  pg/x_ball_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    pg/x_ball_reg0[4]
    SLICE_X14Y12         FDRE                                         r  pg/x_ball_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.832     1.959    pg/clk_100MHz_IBUF_BUFG
    SLICE_X14Y12         FDRE                                         r  pg/x_ball_reg_reg[4]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X14Y12         FDRE (Hold_fdre_C_D)         0.134     1.580    pg/x_ball_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 pg/blue_score_tens_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/blue_score_tens_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.560     1.443    pg/clk_100MHz_IBUF_BUFG
    SLICE_X46Y14         FDCE                                         r  pg/blue_score_tens_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  pg/blue_score_tens_reg[0]/Q
                         net (fo=14, routed)          0.175     1.782    pg/blue_score_tens_reg[3]_1[0]
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.043     1.825 r  pg/blue_score_tens[1]_i_1/O
                         net (fo=1, routed)           0.000     1.825    pg/p_0_in__2[1]
    SLICE_X46Y14         FDCE                                         r  pg/blue_score_tens_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.829     1.956    pg/clk_100MHz_IBUF_BUFG
    SLICE_X46Y14         FDCE                                         r  pg/blue_score_tens_reg[1]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X46Y14         FDCE (Hold_fdce_C_D)         0.131     1.574    pg/blue_score_tens_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 pg/x_ball_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/x_ball_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.293ns (74.083%)  route 0.103ns (25.917%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.562     1.445    pg/clk_100MHz_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  pg/x_ball_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  pg/x_ball_reg_reg[5]/Q
                         net (fo=20, routed)          0.103     1.712    pg/x_ball_reg_reg[5]_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.841 r  pg/x_ball_reg_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.841    pg/x_ball_reg0[6]
    SLICE_X14Y13         FDSE                                         r  pg/x_ball_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.831     1.958    pg/clk_100MHz_IBUF_BUFG
    SLICE_X14Y13         FDSE                                         r  pg/x_ball_reg_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X14Y13         FDSE (Hold_fdse_C_D)         0.134     1.579    pg/x_ball_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 pg/reset_delay_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/reset_delay_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.595     1.478    pg/clk_100MHz_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  pg/reset_delay_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.141     1.619 f  pg/reset_delay_count_reg[0]/Q
                         net (fo=2, routed)           0.167     1.786    pg/reset_delay_count__0[0]
    SLICE_X1Y4           LUT2 (Prop_lut2_I1_O)        0.045     1.831 r  pg/reset_delay_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    pg/p_1_in[0]
    SLICE_X1Y4           FDCE                                         r  pg/reset_delay_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.866     1.993    pg/clk_100MHz_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  pg/reset_delay_count_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y4           FDCE (Hold_fdce_C_D)         0.091     1.569    pg/reset_delay_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 pg/blue_score_tens_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/blue_score_tens_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.653%)  route 0.186ns (47.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.560     1.443    pg/clk_100MHz_IBUF_BUFG
    SLICE_X46Y15         FDCE                                         r  pg/blue_score_tens_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  pg/blue_score_tens_reg[2]/Q
                         net (fo=7, routed)           0.186     1.793    pg/blue_score_tens_reg[3]_1[2]
    SLICE_X46Y15         LUT4 (Prop_lut4_I1_O)        0.043     1.836 r  pg/blue_score_tens[3]_i_2/O
                         net (fo=1, routed)           0.000     1.836    pg/p_0_in__2[3]
    SLICE_X46Y15         FDCE                                         r  pg/blue_score_tens_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.828     1.955    pg/clk_100MHz_IBUF_BUFG
    SLICE_X46Y15         FDCE                                         r  pg/blue_score_tens_reg[3]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X46Y15         FDCE (Hold_fdce_C_D)         0.131     1.574    pg/blue_score_tens_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pg/blue_score_tens_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/blue_score_tens_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.560     1.443    pg/clk_100MHz_IBUF_BUFG
    SLICE_X46Y14         FDCE                                         r  pg/blue_score_tens_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.164     1.607 f  pg/blue_score_tens_reg[0]/Q
                         net (fo=14, routed)          0.175     1.782    pg/blue_score_tens_reg[3]_1[0]
    SLICE_X46Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  pg/blue_score_tens[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    pg/p_0_in__2[0]
    SLICE_X46Y14         FDCE                                         r  pg/blue_score_tens_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.829     1.956    pg/clk_100MHz_IBUF_BUFG
    SLICE_X46Y14         FDCE                                         r  pg/blue_score_tens_reg[0]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X46Y14         FDCE (Hold_fdce_C_D)         0.120     1.563    pg/blue_score_tens_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 pg/x_ball_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/x_ball_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.313ns (77.411%)  route 0.091ns (22.589%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.562     1.445    pg/clk_100MHz_IBUF_BUFG
    SLICE_X14Y13         FDSE                                         r  pg/x_ball_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDSE (Prop_fdse_C_Q)         0.164     1.609 r  pg/x_ball_reg_reg[6]/Q
                         net (fo=28, routed)          0.091     1.700    pg/x_ball_reg_reg[6]_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.849 r  pg/x_ball_reg_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.849    pg/x_ball_reg0[7]
    SLICE_X14Y13         FDRE                                         r  pg/x_ball_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.831     1.958    pg/clk_100MHz_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  pg/x_ball_reg_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X14Y13         FDRE (Hold_fdre_C_D)         0.134     1.579    pg/x_ball_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 pg/seconds_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/seconds_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.049%)  route 0.218ns (53.951%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.561     1.444    pg/clk_100MHz_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  pg/seconds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  pg/seconds_reg[1]/Q
                         net (fo=18, routed)          0.218     1.803    pg/seconds_reg[1]
    SLICE_X8Y17          LUT4 (Prop_lut4_I2_O)        0.045     1.848 r  pg/seconds[3]_i_1/O
                         net (fo=1, routed)           0.000     1.848    pg/seconds0[3]
    SLICE_X8Y17          FDPE                                         r  pg/seconds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.828     1.955    pg/clk_100MHz_IBUF_BUFG
    SLICE_X8Y17          FDPE                                         r  pg/seconds_reg[3]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X8Y17          FDPE (Hold_fdpe_C_D)         0.120     1.577    pg/seconds_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 pg/y_ball_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_ball_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.287ns (75.846%)  route 0.091ns (24.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.564     1.447    pg/clk_100MHz_IBUF_BUFG
    SLICE_X11Y10         FDRE                                         r  pg/y_ball_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  pg/y_ball_reg_reg[2]/Q
                         net (fo=16, routed)          0.091     1.680    pg/y_ball_reg_reg[2]_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.826 r  pg/y_ball_reg_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.826    pg/y_ball_reg0[3]
    SLICE_X11Y10         FDRE                                         r  pg/y_ball_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.834     1.961    pg/clk_100MHz_IBUF_BUFG
    SLICE_X11Y10         FDRE                                         r  pg/y_ball_reg_reg[3]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X11Y10         FDRE (Hold_fdre_C_D)         0.105     1.552    pg/y_ball_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y7     dbR/r3_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y0    infra_left/distance_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y0    infra_left/distance_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y0    infra_left/distance_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y1    infra_left/distance_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y16    pg/seconds_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y16    pg/seconds_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y16    pg/seconds_reg[2]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X8Y17    pg/seconds_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y7     dbR/r2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y7     dbR/r2_reg_srl2/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X8Y12    pg/serve_left_reg/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X29Y6    vga/h_count_reg_reg[8]_replica/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X12Y14   pg/x_ball_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X14Y12   pg/x_ball_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X14Y12   pg/x_ball_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X14Y12   pg/x_ball_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X14Y13   pg/x_ball_reg_reg[5]/C
Low Pulse Width   Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X14Y13   pg/x_ball_reg_reg[6]/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y7     dbR/r2_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y7     dbR/r2_reg_srl2/CLK
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y16    pg/seconds_reg[0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y16    pg/seconds_reg[1]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y16    pg/seconds_reg[2]/C
High Pulse Width  Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X8Y18    pg/seconds_reg[4]/C
High Pulse Width  Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X8Y18    pg/seconds_reg[6]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X15Y5    vga/h_count_reg_reg[8]_replica_1/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X11Y8    infra_right/distance_reg[0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X41Y13   pg/red_score_ones_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.762ns  (required time - arrival time)
  Source:                 dbR/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[4]_replica_1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 0.478ns (7.313%)  route 6.058ns (92.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.637     5.158    dbR/clk_100MHz_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  dbR/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.478     5.636 f  dbR/r3_reg/Q
                         net (fo=198, routed)         6.058    11.695    vga/w_reset
    SLICE_X54Y1          FDCE                                         f  vga/h_count_reg_reg[4]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.453    14.794    vga/clk_100MHz_IBUF_BUFG
    SLICE_X54Y1          FDCE                                         r  vga/h_count_reg_reg[4]_replica_1/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X54Y1          FDCE (Recov_fdce_C_CLR)     -0.490    14.457    vga/h_count_reg_reg[4]_replica_1
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                         -11.695    
  -------------------------------------------------------------------
                         slack                                  2.762    

Slack (MET) :             2.762ns  (required time - arrival time)
  Source:                 dbR/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[5]_replica_1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 0.478ns (7.313%)  route 6.058ns (92.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.637     5.158    dbR/clk_100MHz_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  dbR/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.478     5.636 f  dbR/r3_reg/Q
                         net (fo=198, routed)         6.058    11.695    vga/w_reset
    SLICE_X54Y1          FDCE                                         f  vga/h_count_reg_reg[5]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.453    14.794    vga/clk_100MHz_IBUF_BUFG
    SLICE_X54Y1          FDCE                                         r  vga/h_count_reg_reg[5]_replica_1/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X54Y1          FDCE (Recov_fdce_C_CLR)     -0.490    14.457    vga/h_count_reg_reg[5]_replica_1
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                         -11.695    
  -------------------------------------------------------------------
                         slack                                  2.762    

Slack (MET) :             2.762ns  (required time - arrival time)
  Source:                 dbR/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[6]_replica_1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 0.478ns (7.313%)  route 6.058ns (92.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.637     5.158    dbR/clk_100MHz_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  dbR/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.478     5.636 f  dbR/r3_reg/Q
                         net (fo=198, routed)         6.058    11.695    vga/w_reset
    SLICE_X54Y1          FDCE                                         f  vga/h_count_reg_reg[6]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.453    14.794    vga/clk_100MHz_IBUF_BUFG
    SLICE_X54Y1          FDCE                                         r  vga/h_count_reg_reg[6]_replica_1/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X54Y1          FDCE (Recov_fdce_C_CLR)     -0.490    14.457    vga/h_count_reg_reg[6]_replica_1
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                         -11.695    
  -------------------------------------------------------------------
                         slack                                  2.762    

Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 dbR/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[0]_replica_1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 0.478ns (7.471%)  route 5.920ns (92.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.637     5.158    dbR/clk_100MHz_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  dbR/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.478     5.636 f  dbR/r3_reg/Q
                         net (fo=198, routed)         5.920    11.556    vga/w_reset
    SLICE_X54Y0          FDCE                                         f  vga/h_count_reg_reg[0]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.453    14.794    vga/clk_100MHz_IBUF_BUFG
    SLICE_X54Y0          FDCE                                         r  vga/h_count_reg_reg[0]_replica_1/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X54Y0          FDCE (Recov_fdce_C_CLR)     -0.490    14.457    vga/h_count_reg_reg[0]_replica_1
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  2.901    

Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 dbR/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[1]_replica_1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 0.478ns (7.471%)  route 5.920ns (92.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.637     5.158    dbR/clk_100MHz_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  dbR/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.478     5.636 f  dbR/r3_reg/Q
                         net (fo=198, routed)         5.920    11.556    vga/w_reset
    SLICE_X54Y0          FDCE                                         f  vga/h_count_reg_reg[1]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.453    14.794    vga/clk_100MHz_IBUF_BUFG
    SLICE_X54Y0          FDCE                                         r  vga/h_count_reg_reg[1]_replica_1/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X54Y0          FDCE (Recov_fdce_C_CLR)     -0.490    14.457    vga/h_count_reg_reg[1]_replica_1
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  2.901    

Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 dbR/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[2]_replica_1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 0.478ns (7.471%)  route 5.920ns (92.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.637     5.158    dbR/clk_100MHz_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  dbR/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.478     5.636 f  dbR/r3_reg/Q
                         net (fo=198, routed)         5.920    11.556    vga/w_reset
    SLICE_X54Y0          FDCE                                         f  vga/h_count_reg_reg[2]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.453    14.794    vga/clk_100MHz_IBUF_BUFG
    SLICE_X54Y0          FDCE                                         r  vga/h_count_reg_reg[2]_replica_1/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X54Y0          FDCE (Recov_fdce_C_CLR)     -0.490    14.457    vga/h_count_reg_reg[2]_replica_1
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  2.901    

Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 dbR/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[3]_replica_1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 0.478ns (7.471%)  route 5.920ns (92.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.637     5.158    dbR/clk_100MHz_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  dbR/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.478     5.636 f  dbR/r3_reg/Q
                         net (fo=198, routed)         5.920    11.556    vga/w_reset
    SLICE_X54Y0          FDCE                                         f  vga/h_count_reg_reg[3]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.453    14.794    vga/clk_100MHz_IBUF_BUFG
    SLICE_X54Y0          FDCE                                         r  vga/h_count_reg_reg[3]_replica_1/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X54Y0          FDCE (Recov_fdce_C_CLR)     -0.490    14.457    vga/h_count_reg_reg[3]_replica_1
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  2.901    

Slack (MET) :             2.971ns  (required time - arrival time)
  Source:                 dbR/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[0]_replica_2/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 0.478ns (7.555%)  route 5.849ns (92.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.637     5.158    dbR/clk_100MHz_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  dbR/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.478     5.636 f  dbR/r3_reg/Q
                         net (fo=198, routed)         5.849    11.485    vga/w_reset
    SLICE_X54Y5          FDCE                                         f  vga/h_count_reg_reg[0]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.452    14.793    vga/clk_100MHz_IBUF_BUFG
    SLICE_X54Y5          FDCE                                         r  vga/h_count_reg_reg[0]_replica_2/C
                         clock pessimism              0.188    14.981    
                         clock uncertainty           -0.035    14.946    
    SLICE_X54Y5          FDCE (Recov_fdce_C_CLR)     -0.490    14.456    vga/h_count_reg_reg[0]_replica_2
  -------------------------------------------------------------------
                         required time                         14.456    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                  2.971    

Slack (MET) :             2.971ns  (required time - arrival time)
  Source:                 dbR/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[2]_replica_2/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 0.478ns (7.555%)  route 5.849ns (92.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.637     5.158    dbR/clk_100MHz_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  dbR/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.478     5.636 f  dbR/r3_reg/Q
                         net (fo=198, routed)         5.849    11.485    vga/w_reset
    SLICE_X54Y5          FDCE                                         f  vga/h_count_reg_reg[2]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.452    14.793    vga/clk_100MHz_IBUF_BUFG
    SLICE_X54Y5          FDCE                                         r  vga/h_count_reg_reg[2]_replica_2/C
                         clock pessimism              0.188    14.981    
                         clock uncertainty           -0.035    14.946    
    SLICE_X54Y5          FDCE (Recov_fdce_C_CLR)     -0.490    14.456    vga/h_count_reg_reg[2]_replica_2
  -------------------------------------------------------------------
                         required time                         14.456    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                  2.971    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 dbR/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 0.478ns (7.686%)  route 5.741ns (92.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.637     5.158    dbR/clk_100MHz_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  dbR/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.478     5.636 f  dbR/r3_reg/Q
                         net (fo=198, routed)         5.741    11.378    vga/w_reset
    SLICE_X55Y13         FDCE                                         f  vga/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.447    14.788    vga/clk_100MHz_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  vga/v_count_reg_reg[4]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X55Y13         FDCE (Recov_fdce_C_CLR)     -0.576    14.365    vga/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                         -11.378    
  -------------------------------------------------------------------
                         slack                                  2.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 dbR/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/reset_delay_count_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.148ns (36.947%)  route 0.253ns (63.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.594     1.477    dbR/clk_100MHz_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  dbR/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.148     1.625 f  dbR/r3_reg/Q
                         net (fo=198, routed)         0.253     1.878    pg/w_reset
    SLICE_X1Y9           FDCE                                         f  pg/reset_delay_count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.865     1.992    pg/clk_100MHz_IBUF_BUFG
    SLICE_X1Y9           FDCE                                         r  pg/reset_delay_count_reg[18]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X1Y9           FDCE (Remov_fdce_C_CLR)     -0.145     1.348    pg/reset_delay_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 dbR/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/reset_delay_count_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.148ns (36.947%)  route 0.253ns (63.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.594     1.477    dbR/clk_100MHz_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  dbR/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.148     1.625 f  dbR/r3_reg/Q
                         net (fo=198, routed)         0.253     1.878    pg/w_reset
    SLICE_X1Y9           FDCE                                         f  pg/reset_delay_count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.865     1.992    pg/clk_100MHz_IBUF_BUFG
    SLICE_X1Y9           FDCE                                         r  pg/reset_delay_count_reg[21]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X1Y9           FDCE (Remov_fdce_C_CLR)     -0.145     1.348    pg/reset_delay_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 dbR/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/reset_delay_count_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.148ns (36.947%)  route 0.253ns (63.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.594     1.477    dbR/clk_100MHz_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  dbR/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.148     1.625 f  dbR/r3_reg/Q
                         net (fo=198, routed)         0.253     1.878    pg/w_reset
    SLICE_X1Y9           FDCE                                         f  pg/reset_delay_count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.865     1.992    pg/clk_100MHz_IBUF_BUFG
    SLICE_X1Y9           FDCE                                         r  pg/reset_delay_count_reg[23]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X1Y9           FDCE (Remov_fdce_C_CLR)     -0.145     1.348    pg/reset_delay_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 dbR/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/reset_delay_count_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.148ns (36.947%)  route 0.253ns (63.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.594     1.477    dbR/clk_100MHz_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  dbR/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.148     1.625 f  dbR/r3_reg/Q
                         net (fo=198, routed)         0.253     1.878    pg/w_reset
    SLICE_X1Y9           FDCE                                         f  pg/reset_delay_count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.865     1.992    pg/clk_100MHz_IBUF_BUFG
    SLICE_X1Y9           FDCE                                         r  pg/reset_delay_count_reg[24]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X1Y9           FDCE (Remov_fdce_C_CLR)     -0.145     1.348    pg/reset_delay_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 dbR/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/clk_count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.148ns (30.360%)  route 0.339ns (69.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.594     1.477    dbR/clk_100MHz_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  dbR/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.148     1.625 f  dbR/r3_reg/Q
                         net (fo=198, routed)         0.339     1.965    pg/w_reset
    SLICE_X9Y13          FDCE                                         f  pg/clk_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.831     1.958    pg/clk_100MHz_IBUF_BUFG
    SLICE_X9Y13          FDCE                                         r  pg/clk_count_reg[0]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X9Y13          FDCE (Remov_fdce_C_CLR)     -0.145     1.335    pg/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 dbR/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_delta_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.148ns (30.360%)  route 0.339ns (69.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.594     1.477    dbR/clk_100MHz_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  dbR/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.148     1.625 f  dbR/r3_reg/Q
                         net (fo=198, routed)         0.339     1.965    pg/w_reset
    SLICE_X9Y13          FDCE                                         f  pg/y_delta_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.831     1.958    pg/clk_100MHz_IBUF_BUFG
    SLICE_X9Y13          FDCE                                         r  pg/y_delta_reg_reg[2]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X9Y13          FDCE (Remov_fdce_C_CLR)     -0.145     1.335    pg/y_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 dbR/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/x_delta_reg_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.148ns (30.360%)  route 0.339ns (69.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.594     1.477    dbR/clk_100MHz_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  dbR/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.148     1.625 f  dbR/r3_reg/Q
                         net (fo=198, routed)         0.339     1.965    pg/w_reset
    SLICE_X9Y13          FDPE                                         f  pg/x_delta_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.831     1.958    pg/clk_100MHz_IBUF_BUFG
    SLICE_X9Y13          FDPE                                         r  pg/x_delta_reg_reg[1]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X9Y13          FDPE (Remov_fdpe_C_PRE)     -0.148     1.332    pg/x_delta_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 dbR/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/reset_delay_count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.148ns (28.078%)  route 0.379ns (71.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.594     1.477    dbR/clk_100MHz_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  dbR/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.148     1.625 f  dbR/r3_reg/Q
                         net (fo=198, routed)         0.379     2.004    pg/w_reset
    SLICE_X1Y7           FDCE                                         f  pg/reset_delay_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.865     1.992    pg/clk_100MHz_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  pg/reset_delay_count_reg[10]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X1Y7           FDCE (Remov_fdce_C_CLR)     -0.145     1.348    pg/reset_delay_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 dbR/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/reset_delay_count_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.148ns (28.078%)  route 0.379ns (71.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.594     1.477    dbR/clk_100MHz_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  dbR/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.148     1.625 f  dbR/r3_reg/Q
                         net (fo=198, routed)         0.379     2.004    pg/w_reset
    SLICE_X1Y7           FDCE                                         f  pg/reset_delay_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.865     1.992    pg/clk_100MHz_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  pg/reset_delay_count_reg[13]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X1Y7           FDCE (Remov_fdce_C_CLR)     -0.145     1.348    pg/reset_delay_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 dbR/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/reset_delay_count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.148ns (28.078%)  route 0.379ns (71.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.594     1.477    dbR/clk_100MHz_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  dbR/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.148     1.625 f  dbR/r3_reg/Q
                         net (fo=198, routed)         0.379     2.004    pg/w_reset
    SLICE_X1Y7           FDCE                                         f  pg/reset_delay_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.865     1.992    pg/clk_100MHz_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  pg/reset_delay_count_reg[7]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X1Y7           FDCE (Remov_fdce_C_CLR)     -0.145     1.348    pg/reset_delay_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.656    





