
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003546                       # Number of seconds simulated
sim_ticks                                  3546060831                       # Number of ticks simulated
final_tick                               533110440768                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 336105                       # Simulator instruction rate (inst/s)
host_op_rate                                   434909                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 300685                       # Simulator tick rate (ticks/s)
host_mem_usage                               16931484                       # Number of bytes of host memory used
host_seconds                                 11793.26                       # Real time elapsed on the host
sim_insts                                  3963777197                       # Number of instructions simulated
sim_ops                                    5128988066                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       151168                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       165120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       179456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        52224                       # Number of bytes read from this memory
system.physmem.bytes_read::total               554880                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       232960                       # Number of bytes written to this memory
system.physmem.bytes_written::total            232960                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1181                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1290                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1402                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          408                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4335                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1820                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1820                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       360964                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     42629838                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       541446                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     46564345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       469253                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     50607141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       577542                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     14727328                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               156477857                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       360964                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       541446                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       469253                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       577542                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1949205                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          65695433                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               65695433                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          65695433                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       360964                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     42629838                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       541446                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     46564345                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       469253                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     50607141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       577542                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     14727328                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              222173290                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8503744                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3110626                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2553970                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202997                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1265150                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204321                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          315035                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8835                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3201622                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17055156                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3110626                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1519356                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3661634                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1085655                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        666858                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565872                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80832                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8409675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.493247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.337693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4748041     56.46%     56.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365367      4.34%     60.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318639      3.79%     64.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342281      4.07%     68.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          301389      3.58%     72.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155443      1.85%     74.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101674      1.21%     75.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          269635      3.21%     78.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1807206     21.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8409675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365795                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.005606                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3371063                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       623502                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3480277                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56101                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        878723                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507175                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          970                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20227343                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6274                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        878723                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3539350                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         274163                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        73545                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3364684                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       279202                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19538374                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          624                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        174681                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76950                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27123041                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91079654                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91079654                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10316065                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3335                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1738                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           745180                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1941101                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007957                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26440                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       339607                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18421732                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3333                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14775236                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28599                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6143954                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18776150                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          137                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8409675                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.756933                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908337                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2989325     35.55%     35.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1779502     21.16%     56.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1204239     14.32%     71.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       763714      9.08%     80.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       751343      8.93%     89.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       444149      5.28%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       337271      4.01%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        74685      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65447      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8409675                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108063     69.33%     69.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21276     13.65%     82.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26517     17.01%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12145466     82.20%     82.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200471      1.36%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1579438     10.69%     94.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848264      5.74%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14775236                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.737498                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             155861                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010549                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38144605                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24569153                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14359267                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14931097                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26838                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       711898                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          136                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       228057                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           69                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        878723                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         199347                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16837                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18425065                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        30134                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1941101                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007957                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1735                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         12090                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          907                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          136                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121826                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115779                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237605                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14516850                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1486973                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       258384                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2311633                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057675                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            824660                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.707113                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14373804                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14359267                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9360996                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26124796                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.688582                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358318                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6186170                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205163                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7530952                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.625203                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172886                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3005955     39.91%     39.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041753     27.11%     67.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834131     11.08%     78.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428351      5.69%     83.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       368634      4.89%     88.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       181416      2.41%     91.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       200767      2.67%     93.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101519      1.35%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       368426      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7530952                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       368426                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25588023                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37730647                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3916                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  94069                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.850374                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.850374                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.175953                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.175953                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65552180                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19685494                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18979748                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8503744                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3122637                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2725346                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199519                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1543490                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1489960                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          226060                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6378                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3658523                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17350099                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3122637                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1716020                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3578011                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         979358                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        405560                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1803514                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        79769                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8420818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.376781                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.177759                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4842807     57.51%     57.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          178927      2.12%     59.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          328280      3.90%     63.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          307820      3.66%     67.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          493979      5.87%     73.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          510187      6.06%     79.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          124029      1.47%     80.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           93843      1.11%     81.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1540946     18.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8420818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367207                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.040289                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3776380                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       392203                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3460303                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        13999                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        777932                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       345005                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          771                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19438923                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        777932                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3938980                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         126070                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        46010                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3309825                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       222000                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18910565                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         76318                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        88654                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25153444                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86124424                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86124424                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16307579                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8845833                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2268                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1101                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           599227                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2875869                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       638307                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10568                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       244905                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17891649                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2201                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15064083                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20366                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5411533                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14906102                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8420818                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.788910                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840146                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2908147     34.54%     34.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1568566     18.63%     53.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1384047     16.44%     69.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       839941      9.97%     79.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       871777     10.35%     89.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       514861      6.11%     96.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       230084      2.73%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61477      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        41918      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8420818                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          60196     66.53%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19197     21.22%     87.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11089     12.26%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11839133     78.59%     78.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       120399      0.80%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1102      0.01%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2562422     17.01%     96.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       541027      3.59%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15064083                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.771465                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              90482                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.006006                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38659828                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23305440                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14575675                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15154565                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        37521                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       831470                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           79                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       156331                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        777932                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          64576                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6107                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17893854                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        22211                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2875869                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       638307                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1101                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3385                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           26                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           58                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       106155                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118148                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       224303                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14784194                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2461913                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       279885                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2990021                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2232057                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            528108                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.738551                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14591943                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14575675                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8962928                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21983182                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.714030                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.407717                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10909206                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12421020                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5472903                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199858                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7642886                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.625174                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.314320                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3494797     45.73%     45.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1636345     21.41%     67.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       905221     11.84%     78.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       310992      4.07%     83.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       298885      3.91%     86.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       126149      1.65%     88.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       326702      4.27%     92.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95600      1.25%     94.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       448195      5.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7642886                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10909206                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12421020                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2526365                       # Number of memory references committed
system.switch_cpus1.commit.loads              2044389                       # Number of loads committed
system.switch_cpus1.commit.membars               1100                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1941221                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10851666                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       170128                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       448195                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25088614                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36566456                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3011                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  82926                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10909206                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12421020                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10909206                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.779502                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.779502                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.282871                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.282871                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68329775                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19140913                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19976487                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2200                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8503744                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3084090                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2506582                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       212612                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1305238                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1197622                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          324624                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9114                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3095255                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17101926                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3084090                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1522246                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3758159                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1136650                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        619040                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1515119                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        90813                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8391887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.518199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.308758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4633728     55.22%     55.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          330636      3.94%     59.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          266405      3.17%     62.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          645637      7.69%     70.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          173838      2.07%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          225673      2.69%     74.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          163844      1.95%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           91707      1.09%     77.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1860419     22.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8391887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.362674                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.011105                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3238717                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       601032                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3612780                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        24563                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        914786                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       526561                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4683                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20440940                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        10955                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        914786                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3476796                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         134638                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       118217                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3393716                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       353726                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19713911                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         2688                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        146026                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       110353                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          218                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27600950                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     92032997                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     92032997                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16853728                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10747209                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4025                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2268                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           973526                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1841084                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       936346                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        14624                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       298298                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18629928                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3882                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14776330                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29980                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6475792                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19781860                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          618                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8391887                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.760788                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.887869                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2920067     34.80%     34.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1805664     21.52%     56.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1175981     14.01%     70.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       875564     10.43%     80.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       755357      9.00%     89.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       390199      4.65%     94.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       334977      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        62897      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        71181      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8391887                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          86726     71.04%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         17676     14.48%     85.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17672     14.48%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12309353     83.30%     83.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       209785      1.42%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1632      0.01%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1468991      9.94%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       786569      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14776330                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.737626                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             122074                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008261                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38096598                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25109672                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14394912                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14898404                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        55101                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       731936                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          302                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       242659                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        914786                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          59568                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8315                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18633812                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        41859                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1841084                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       936346                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2250                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7388                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       125834                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120075                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       245909                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14537509                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1377264                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       238818                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2142705                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2050487                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            765441                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.709542                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14404905                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14394912                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9372791                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26468099                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.692773                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354117                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9873168                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12125346                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6508514                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3264                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       212571                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7477101                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.621664                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.137755                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2909741     38.92%     38.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2071717     27.71%     66.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       842897     11.27%     77.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       473256      6.33%     84.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       386918      5.17%     89.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       157316      2.10%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       187238      2.50%     94.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        93757      1.25%     95.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       354261      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7477101                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9873168                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12125346                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1802834                       # Number of memory references committed
system.switch_cpus2.commit.loads              1109147                       # Number of loads committed
system.switch_cpus2.commit.membars               1632                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1742091                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10925480                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       246869                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       354261                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25756700                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38183142                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4177                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 111857                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9873168                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12125346                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9873168                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.861298                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.861298                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.161038                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.161038                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        65396997                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19897143                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18862760                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3264                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8503744                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3207290                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2617479                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       215314                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1361254                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1261918                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          331376                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9543                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3325038                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17427105                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3207290                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1593294                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3778174                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1121287                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        464229                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1618887                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        83312                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8471656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.544693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.340833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4693482     55.40%     55.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          310361      3.66%     59.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          461931      5.45%     64.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          321849      3.80%     68.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          225385      2.66%     70.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          219851      2.60%     73.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          134453      1.59%     75.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          284268      3.36%     78.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1820076     21.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8471656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.377162                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.049345                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3419153                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       488659                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3606967                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        52836                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        904035                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       539266                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          202                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20876508                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        904035                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3611659                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          51560                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       161814                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3463398                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       279185                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20249428                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        115486                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        95478                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28400903                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     94268143                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     94268143                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17448188                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10952665                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3639                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1739                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           834356                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1859842                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       948628                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        11296                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       309996                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18864978                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3473                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15058475                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29794                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6311110                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19320182                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8471656                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.777513                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.915517                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3018313     35.63%     35.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1687484     19.92%     55.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1242510     14.67%     70.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       817571      9.65%     79.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       815871      9.63%     89.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       395099      4.66%     94.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       349436      4.12%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        65313      0.77%     99.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        80059      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8471656                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          81972     71.22%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         16209     14.08%     85.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16909     14.69%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12594877     83.64%     83.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       189859      1.26%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1733      0.01%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1482621      9.85%     94.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       789385      5.24%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15058475                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.770805                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             115090                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007643                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38733489                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25179603                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14638724                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15173565                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        47192                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       725957                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          667                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       227591                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        904035                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          27433                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         5034                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18868453                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        65498                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1859842                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       948628                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1739                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4184                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       130866                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       116949                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       247815                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14779899                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1383951                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       278575                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2154246                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2099229                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            770295                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.738046                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14645312                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14638724                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9483596                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26952374                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.721445                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351865                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10144892                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12505208                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6363255                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3468                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       216881                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7567621                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.652462                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.174982                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2886982     38.15%     38.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2170412     28.68%     66.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       820440     10.84%     77.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       458311      6.06%     83.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       390167      5.16%     88.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       174743      2.31%     91.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       166926      2.21%     93.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       114076      1.51%     94.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       385564      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7567621                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10144892                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12505208                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1854919                       # Number of memory references committed
system.switch_cpus3.commit.loads              1133882                       # Number of loads committed
system.switch_cpus3.commit.membars               1734                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1814410                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11257884                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       258648                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       385564                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26050520                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38641557                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1858                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  32088                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10144892                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12505208                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10144892                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.838229                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.838229                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.192991                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.192991                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66381111                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20364489                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19181126                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3468                       # number of misc regfile writes
system.l2.replacements                           4335                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                          1557235                       # Total number of references to valid blocks.
system.l2.sampled_refs                          69871                       # Sample count of references to valid blocks.
system.l2.avg_refs                          22.287287                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          4636.172343                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.975436                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    621.194028                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.939160                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    681.612209                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.971038                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    739.173278                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     15.962546                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    217.812446                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          17297.148242                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          18028.378358                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          14910.051928                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           8349.608989                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.070742                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000152                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.009479                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000228                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.010401                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.011279                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000244                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.003324                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.263934                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000015                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.275091                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.227509                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.127405                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         8647                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4062                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         5838                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2986                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   21533                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6359                       # number of Writeback hits
system.l2.Writeback_hits::total                  6359                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         8647                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4062                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         5838                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2986                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21533                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         8647                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4062                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         5838                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2986                       # number of overall hits
system.l2.overall_hits::total                   21533                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1181                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1290                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1402                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          408                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4335                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1181                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1290                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1402                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          408                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4335                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1181                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1290                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1402                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          408                       # number of overall misses
system.l2.overall_misses::total                  4335                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       422266                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     54516524                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       668988                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     59082930                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       656698                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     62961774                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       740582                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     19015841                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       198065603                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       422266                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     54516524                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       668988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     59082930                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       656698                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     62961774                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       740582                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     19015841                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        198065603                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       422266                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     54516524                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       668988                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     59082930                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       656698                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     62961774                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       740582                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     19015841                       # number of overall miss cycles
system.l2.overall_miss_latency::total       198065603                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9828                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5352                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7240                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3394                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               25868                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6359                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6359                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9828                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5352                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7240                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3394                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25868                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9828                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5352                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7240                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3394                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25868                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.120167                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.241031                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.193646                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.120212                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.167582                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.120167                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.241031                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.193646                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.120212                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.167582                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.120167                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.241031                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.193646                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.120212                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.167582                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 42226.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 46161.324301                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44599.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45800.720930                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 50515.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 44908.540656                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 46286.375000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 46607.453431                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45689.873818                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 42226.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 46161.324301                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44599.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45800.720930                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 50515.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 44908.540656                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 46286.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 46607.453431                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45689.873818                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 42226.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 46161.324301                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44599.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45800.720930                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 50515.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 44908.540656                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 46286.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 46607.453431                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45689.873818                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1820                       # number of writebacks
system.l2.writebacks::total                      1820                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1181                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1290                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1402                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          408                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4335                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1181                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1290                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1402                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          408                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4335                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1181                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1290                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1402                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          408                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4335                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       364359                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     47689964                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       581158                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     51604340                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       583386                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     54846703                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       649563                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     16663395                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    172982868                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       364359                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     47689964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       581158                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     51604340                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       583386                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     54846703                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       649563                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     16663395                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    172982868                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       364359                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     47689964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       581158                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     51604340                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       583386                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     54846703                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       649563                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     16663395                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    172982868                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.120167                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.241031                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.193646                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.120212                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.167582                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.120167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.241031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.193646                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.120212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.167582                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.120167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.241031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.193646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.120212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.167582                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36435.900000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40381.002540                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38743.866667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40003.364341                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 44875.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39120.330243                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 40597.687500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 40841.654412                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39903.775779                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 36435.900000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 40381.002540                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38743.866667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40003.364341                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 44875.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39120.330243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 40597.687500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 40841.654412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39903.775779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 36435.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 40381.002540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38743.866667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40003.364341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 44875.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39120.330243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 40597.687500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 40841.654412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39903.775779                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975419                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573522                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821042.767273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975419                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015986                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565861                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565861                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565861                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565861                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565861                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565861                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       503575                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       503575                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       503575                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       503575                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       503575                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       503575                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565872                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565872                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565872                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565872                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565872                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565872                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 45779.545455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 45779.545455                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 45779.545455                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 45779.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 45779.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 45779.545455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       432266                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       432266                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       432266                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       432266                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       432266                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       432266                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43226.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43226.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 43226.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43226.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 43226.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43226.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9828                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174470277                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10084                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17301.693475                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.784186                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.215814                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897594                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102406                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1168504                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1168504                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776692                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776692                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1661                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1661                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1945196                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1945196                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1945196                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1945196                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37957                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37957                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37957                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37957                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37957                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37957                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1026986150                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1026986150                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1026986150                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1026986150                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1026986150                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1026986150                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1206461                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1206461                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1983153                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1983153                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1983153                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1983153                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031461                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031461                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019140                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019140                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019140                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019140                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27056.567958                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27056.567958                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27056.567958                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27056.567958                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27056.567958                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27056.567958                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1809                       # number of writebacks
system.cpu0.dcache.writebacks::total             1809                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28129                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28129                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28129                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28129                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28129                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28129                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9828                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9828                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9828                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9828                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9828                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9828                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    144320649                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    144320649                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    144320649                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    144320649                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    144320649                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    144320649                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008146                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008146                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004956                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004956                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004956                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004956                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14684.640720                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14684.640720                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14684.640720                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14684.640720                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14684.640720                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14684.640720                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.939133                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913269488                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1684999.055351                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.939133                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023941                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868492                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1803498                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1803498                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1803498                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1803498                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1803498                       # number of overall hits
system.cpu1.icache.overall_hits::total        1803498                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       776724                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       776724                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       776724                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       776724                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       776724                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       776724                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1803514                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1803514                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1803514                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1803514                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1803514                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1803514                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48545.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48545.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48545.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48545.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48545.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48545.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       693012                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       693012                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       693012                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       693012                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       693012                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       693012                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46200.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46200.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46200.800000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46200.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46200.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46200.800000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5352                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207681348                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5608                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              37033.050642                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   199.738208                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    56.261792                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.780227                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.219773                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2230169                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2230169                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       479774                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        479774                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1101                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1101                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1100                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1100                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2709943                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2709943                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2709943                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2709943                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        16231                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16231                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        16231                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         16231                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        16231                       # number of overall misses
system.cpu1.dcache.overall_misses::total        16231                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    568795550                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    568795550                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    568795550                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    568795550                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    568795550                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    568795550                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2246400                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2246400                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       479774                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       479774                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2726174                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2726174                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2726174                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2726174                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007225                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007225                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005954                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005954                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005954                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005954                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35043.777340                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35043.777340                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 35043.777340                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35043.777340                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 35043.777340                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35043.777340                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1362                       # number of writebacks
system.cpu1.dcache.writebacks::total             1362                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        10879                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        10879                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        10879                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10879                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        10879                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10879                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5352                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5352                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5352                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5352                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5352                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5352                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     96860518                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     96860518                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     96860518                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     96860518                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     96860518                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     96860518                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18098.004111                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18098.004111                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18098.004111                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18098.004111                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18098.004111                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18098.004111                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.971008                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006595858                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2029427.133065                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.971008                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020787                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794825                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1515103                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1515103                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1515103                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1515103                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1515103                       # number of overall hits
system.cpu2.icache.overall_hits::total        1515103                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       910839                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       910839                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       910839                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       910839                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       910839                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       910839                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1515119                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1515119                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1515119                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1515119                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1515119                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1515119                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 56927.437500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 56927.437500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 56927.437500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 56927.437500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 56927.437500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 56927.437500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       706756                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       706756                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       706756                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       706756                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       706756                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       706756                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 54365.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 54365.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 54365.846154                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 54365.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 54365.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 54365.846154                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7240                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165474493                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7496                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              22075.039088                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   225.040801                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    30.959199                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.879066                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.120934                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1046721                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1046721                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       690423                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        690423                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2157                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2157                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1632                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1632                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1737144                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1737144                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1737144                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1737144                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        15890                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        15890                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        15890                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         15890                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        15890                       # number of overall misses
system.cpu2.dcache.overall_misses::total        15890                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    470694672                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    470694672                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    470694672                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    470694672                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    470694672                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    470694672                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1062611                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1062611                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       690423                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       690423                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1632                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1632                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1753034                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1753034                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1753034                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1753034                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014954                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014954                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009064                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009064                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009064                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009064                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 29622.068722                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 29622.068722                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 29622.068722                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 29622.068722                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 29622.068722                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 29622.068722                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2306                       # number of writebacks
system.cpu2.dcache.writebacks::total             2306                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8650                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8650                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8650                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8650                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8650                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8650                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7240                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7240                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7240                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7240                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7240                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7240                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    118730422                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    118730422                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    118730422                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    118730422                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    118730422                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    118730422                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006813                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006813                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004130                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004130                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004130                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004130                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16399.229558                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16399.229558                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16399.229558                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16399.229558                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16399.229558                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16399.229558                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.962510                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007969434                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2181752.021645                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.962510                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025581                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740325                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1618869                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1618869                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1618869                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1618869                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1618869                       # number of overall hits
system.cpu3.icache.overall_hits::total        1618869                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           18                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           18                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           18                       # number of overall misses
system.cpu3.icache.overall_misses::total           18                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       914746                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       914746                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       914746                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       914746                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       914746                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       914746                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1618887                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1618887                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1618887                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1618887                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1618887                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1618887                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 50819.222222                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 50819.222222                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 50819.222222                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 50819.222222                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 50819.222222                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 50819.222222                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       792923                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       792923                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       792923                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       792923                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       792923                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       792923                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 49557.687500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 49557.687500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 49557.687500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 49557.687500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 49557.687500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 49557.687500                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3394                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148915413                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3650                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              40798.743288                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   214.439441                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    41.560559                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.837654                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.162346                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1053671                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1053671                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       717570                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        717570                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1736                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1736                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1734                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1734                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1771241                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1771241                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1771241                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1771241                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7035                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7035                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         7035                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          7035                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         7035                       # number of overall misses
system.cpu3.dcache.overall_misses::total         7035                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    178134634                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    178134634                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    178134634                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    178134634                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    178134634                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    178134634                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1060706                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1060706                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       717570                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       717570                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1778276                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1778276                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1778276                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1778276                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006632                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006632                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003956                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003956                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003956                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003956                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 25321.198863                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 25321.198863                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 25321.198863                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 25321.198863                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 25321.198863                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 25321.198863                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          882                       # number of writebacks
system.cpu3.dcache.writebacks::total              882                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3641                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3641                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3641                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3641                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3641                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3641                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3394                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3394                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3394                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3394                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3394                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3394                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     47875990                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     47875990                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     47875990                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     47875990                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     47875990                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     47875990                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003200                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003200                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001909                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001909                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001909                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001909                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 14106.066588                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 14106.066588                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 14106.066588                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 14106.066588                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 14106.066588                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 14106.066588                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
