{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639039284702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639039284710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 03:41:24 2021 " "Processing started: Thu Dec 09 03:41:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639039284710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639039284710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off text_encryption -c text_encryption " "Command: quartus_map --read_settings_files=on --write_settings_files=off text_encryption -c text_encryption" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639039284711 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639039285227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639039285228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_encryption.v 1 1 " "Found 1 design units, including 1 entities, in source file text_encryption.v" { { "Info" "ISGN_ENTITY_NAME" "1 text_encryption " "Found entity 1: text_encryption" {  } { { "text_encryption.v" "" { Text "M:/text_encryption/text_encryption.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639039292853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639039292853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "M:/text_encryption/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639039292859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639039292859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_hex_vals.v 1 1 " "Found 1 design units, including 1 entities, in source file four_hex_vals.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_hex_vals " "Found entity 1: four_hex_vals" {  } { { "four_hex_vals.v" "" { Text "M:/text_encryption/four_hex_vals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639039292864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639039292864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encrypt_value.v 1 1 " "Found 1 design units, including 1 entities, in source file encrypt_value.v" { { "Info" "ISGN_ENTITY_NAME" "1 encrypt_value " "Found entity 1: encrypt_value" {  } { { "encrypt_value.v" "" { Text "M:/text_encryption/encrypt_value.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639039292871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639039292871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/temp_encr.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/temp_encr.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_encr " "Found entity 1: temp_encr" {  } { { "output_files/temp_encr.v" "" { Text "M:/text_encryption/output_files/temp_encr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639039292889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639039292889 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "text_encryption " "Elaborating entity \"text_encryption\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639039293038 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "text_encryption.v(112) " "Verilog HDL Case Statement information at text_encryption.v(112): all case item expressions in this case statement are onehot" {  } { { "text_encryption.v" "" { Text "M:/text_encryption/text_encryption.v" 112 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1639039293042 "|text_encryption"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "text_encryption.v(340) " "Verilog HDL Case Statement information at text_encryption.v(340): all case item expressions in this case statement are onehot" {  } { { "text_encryption.v" "" { Text "M:/text_encryption/text_encryption.v" 340 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1639039293042 "|text_encryption"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_hex_vals four_hex_vals:my_disp " "Elaborating entity \"four_hex_vals\" for hierarchy \"four_hex_vals:my_disp\"" {  } { { "text_encryption.v" "my_disp" { Text "M:/text_encryption/text_encryption.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639039293373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment four_hex_vals:my_disp\|seven_segment:leftmost " "Elaborating entity \"seven_segment\" for hierarchy \"four_hex_vals:my_disp\|seven_segment:leftmost\"" {  } { { "four_hex_vals.v" "leftmost" { Text "M:/text_encryption/four_hex_vals.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639039293381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_encr temp_encr:my_encr_value " "Elaborating entity \"temp_encr\" for hierarchy \"temp_encr:my_encr_value\"" {  } { { "text_encryption.v" "my_encr_value" { Text "M:/text_encryption/text_encryption.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639039293392 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "s_box " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"s_box\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639039293444 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639039337635 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639039355167 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639039355834 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639039355834 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4324 " "Implemented 4324 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639039356405 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639039356405 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4269 " "Implemented 4269 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639039356405 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639039356405 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639039356518 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 03:42:36 2021 " "Processing ended: Thu Dec 09 03:42:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639039356518 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639039356518 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639039356518 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639039356518 ""}
