Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Apr 16 17:05:48 2025
| Host         : aubervilliers running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file cva6_zybo_z7_20_control_sets_placed.rpt
| Design       : cva6_zybo_z7_20
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   243 |
|    Minimum number of control sets                        |   243 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   752 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   243 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |    15 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |    21 |
| >= 10 to < 12      |    13 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     3 |
| >= 16              |   164 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             178 |           78 |
| No           | No                    | Yes                    |            8667 |         3393 |
| No           | Yes                   | No                     |              67 |           32 |
| Yes          | No                    | No                     |             466 |          164 |
| Yes          | No                    | Yes                    |            6353 |         2643 |
| Yes          | Yes                   | No                     |             453 |          183 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal             |                                                                                                                             Enable Signal                                                                                                                            |                                                                                                 Set/Reset Signal                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~tck_IBUF_BUFG                       |                                                                                                                                                                                                                                                                      | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_fpga_queue.fifo_ram/gen_spill_reg.a_fill_16                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              1 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              1 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                         | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                1 |              1 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/M_READY_I                                                                                                                        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                1 |              1 |         1.00 |
| ~i_cva6/i_frontend/icache_vaddr_q[1] |                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_req_q                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              2 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_req_q                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              2 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[2].i_wt_dcache_ctrl/rd_req_q                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              2 |         2.00 |
|  i_cva6/i_frontend/icache_vaddr_q[1] |                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                1 |              3 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_w_fifo/gen_spill_reg.a_fill                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              3 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_w_fifo/gen_spill_reg.a_fill                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              3 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                1 |              3 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/FSM_sequential_gaxi_full_sm.present_state_reg[0]_1                                                                                                                                      | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                               |                1 |              3 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/fifo_ram_we                                                                                                                                                                          |                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1        |                                                                                                                                                                                                                                                                      | i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                                                                                                                                   |                3 |              4 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_wr_dcache_id/status_cnt_q_reg[1]_1                                                                                                                                                                        |                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_rd_dcache_id/status_cnt_q_reg[1]_0                                                                                                                                                                        |                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                              | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c                                                                                                                                                                                | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                               |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_rstgen_main/i_rstgen_bypass/Q[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                              | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                            | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                           | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_fpga_bht.bht_ram_wdata[2]                                                                                                                                                                                    |                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_32                                                                                                                                                                                            |                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg[0]                                                                                                              | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                                          | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                3 |              7 |         2.33 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                                         | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[aw_chan][atop][4]_0                                                                                                               |                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/fifo_ram_we                                                                                                                                                                                      |                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/fifo_ram_we_0                                                                                                                                                                                    |                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/status_cnt_q_reg[2]                                                                                                                                                                              |                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0                                                                                                                  | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                                         | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                                         | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                                         | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                                         | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                                         | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                                         | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                                         | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/fifo_ram_we                                                                                                                                                                                        |                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/E[0]                                                                                                                                                                                     | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                               |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/p_0_in1_out                                                                                                                                                                              |                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                                                                                                                                                    | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                               |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_0                                                                                                                                                                         | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                               |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                      | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                3 |              9 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                    |                                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                4 |             10 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[1]_3[0]                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             11 |         1.57 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                      | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                5 |             11 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_w_fifo/gen_spill_reg.a_fill                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_w_fifo/gen_spill_reg.a_fill                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             11 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[1]_6[0]                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                5 |             12 |         2.40 |
|  i_xlnx_clk_gen/inst/clk_out1        |                                                                                                                                                                                                                                                                      | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                4 |             12 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             12 |         1.50 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             12 |         1.71 |
|  i_xlnx_clk_gen/inst/clk_out1        |                                                                                                                                                                                                                                                                      | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                7 |             12 |         1.71 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[1]_2[0]                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             12 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1        |                                                                                                                                                                                                                                                                      | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                4 |             12 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[1]_2[0]                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             12 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_w_fifo/gen_spill_reg.a_fill                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                9 |             14 |         1.56 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             14 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                      |                                                                                                                                                                                                                  |                5 |             15 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                6 |             16 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_b_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_onehot_CS_reg[9]                                                                                                                                             |                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_demux.lock_ar_valid_q_reg                                                                                                                                |                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             16 |         1.45 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__9_n_0                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             16 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_b_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_onehot_CS_reg[9]                                                                                                                                             |                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_demux.lock_ar_valid_q_reg                                                                                                                                |                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/ax_req_d                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             16 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_b_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_onehot_CS_reg[9]                                                                                                                                  |                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_1[0]                                                                                                                                                                      | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                               |               12 |             19 |         1.58 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__24_n_0                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                9 |             19 |         2.11 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_wvalid_0[0]                                                                                                                                                                        | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                               |               10 |             19 |         1.90 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             19 |         1.90 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             19 |         2.71 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_w_fifo/gen_spill_reg.a_fill                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             19 |         1.90 |
|  i_xlnx_clk_gen/inst/clk_out1        |                                                                                                                                                                                                                                                                      | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                               |                9 |             21 |         2.33 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                9 |             21 |         2.33 |
|  i_xlnx_clk_gen/inst/clk_out1        |                                                                                                                                                                                                                                                                      | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |               14 |             24 |         1.71 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                  |                5 |             25 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             25 |         2.08 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[data][31]_i_1_n_0                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               18 |             25 |         1.39 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             25 |         3.57 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[data][31]_i_1__0_n_0                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |             25 |         4.17 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                  |                5 |             25 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__1_n_0                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                9 |             26 |         2.89 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                  |                6 |             26 |         4.33 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                  |                5 |             26 |         5.20 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_1[0]                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |             26 |         4.33 |
|  i_xlnx_clk_gen/inst/clk_out1        |                                                                                                                                                                                                                                                                      | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               12 |             28 |         2.33 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0                                                                                                                  | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               12 |             31 |         2.58 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               11 |             31 |         2.82 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                              | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                              |               10 |             32 |         3.20 |
|  lsu_in_0_20603_BUFG                 |                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                  |               23 |             32 |         1.39 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                              |               12 |             32 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               15 |             33 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                           |                                                                                                                                                                                                                  |               14 |             34 |         2.43 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                           |                                                                                                                                                                                                                  |               13 |             34 |         2.62 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/tbl_q[17][63]_i_1_n_0                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             34 |         2.83 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/tbl_q[0][63]_i_1_n_0                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             34 |         4.25 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/tbl_q[16][63]_i_1_n_0                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             34 |         4.86 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/tbl_q[18][63]_i_1_n_0                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             34 |         4.25 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/tbl_q[19][63]_i_1_n_0                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             34 |         3.40 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/tbl_q[1][63]_i_1_n_0                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             34 |         3.09 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/tbl_q[2][63]_i_1_n_0                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             34 |         3.09 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                  |                5 |             34 |         6.80 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/tbl_q[3][63]_i_1_n_0                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                9 |             34 |         3.78 |
|  tck_IBUF_BUFG                       | i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/p_2_out                                                                                                                                                                                                                        | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                 |                8 |             34 |         4.25 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_i_1__0_n_0                                                                                                                                                                                                           | cpu_reset_IBUF                                                                                                                                                                                                   |                7 |             35 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                  |                5 |             36 |         7.20 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_fpga_queue.fifo_ram/gen_spill_reg.a_fill_12                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               16 |             37 |         2.31 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_2[0]                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             37 |         3.08 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/E[0]                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               16 |             37 |         2.31 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               21 |             38 |         1.81 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               24 |             38 |         1.58 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             38 |         2.53 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/branch_valid_q_reg[0]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               23 |             38 |         1.65 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             38 |         3.17 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_w_fifo/gen_spill_reg.a_fill                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               22 |             39 |         1.77 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             39 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                  |               18 |             39 |         2.17 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               21 |             40 |         1.90 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_w_fifo/gen_spill_reg.a_fill                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               22 |             40 |         1.82 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/fifo_ram_we_24                                                                                                                                                     |                                                                                                                                                                                                                  |                5 |             40 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__10_n_0                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             40 |         2.86 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[1]_17[0]                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               18 |             40 |         2.22 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/fifo_ram_we                                                                                                                                                        |                                                                                                                                                                                                                  |                5 |             40 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                  |               15 |             40 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               25 |             41 |         1.64 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[1]_3[0]                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               22 |             41 |         1.86 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/p_2_out                                                                                                                                                                                                                         | cpu_reset_IBUF                                                                                                                                                                                                   |               10 |             41 |         4.10 |
|  tck_IBUF_BUFG                       | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/E[0]                                                                                                                                                                                                                            | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                 |                7 |             42 |         6.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               26 |             43 |         1.65 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__8_n_0                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               18 |             43 |         2.39 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/fifo_ram_we                                                                                                                                                                                                                     |                                                                                                                                                                                                                  |                6 |             44 |         7.33 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/status_cnt_q_reg[2]                                                                                                                                                                  |                                                                                                                                                                                                                  |                6 |             44 |         7.33 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_riscv_atomics/i_atomics/i_amos/addr_d                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               30 |             45 |         1.50 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi2rom/req_addr_q[3]_i_1__0_n_0                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             46 |         3.83 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               26 |             46 |         1.77 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               21 |             46 |         2.19 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_fifo/gen_spill_reg.a_fill                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               25 |             47 |         1.88 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               16 |             47 |         2.94 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/status_cnt_q_reg[1]_1                                                                                                                                                                    |                                                                                                                                                                                                                  |                6 |             48 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/fifo_ram_we_20                                                                                                                                                   |                                                                                                                                                                                                                  |                6 |             48 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/debug_mode_q_reg_rep_0                                                                                                                                                                                           |                                                                                                                                                                                                                  |                6 |             48 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/fifo_ram_we_27                                                                                                                                                     |                                                                                                                                                                                                                  |                6 |             48 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/fifo_ram_we_21                                                                                                                                                     |                                                                                                                                                                                                                  |                6 |             48 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/debug_mode_q_reg_rep                                                                                                                                                                                             |                                                                                                                                                                                                                  |                6 |             48 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_0                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               17 |             49 |         2.88 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/issue_stage_i/i_scoreboard/E[0]                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               18 |             49 |         2.72 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_0                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             49 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_1                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               19 |             49 |         2.58 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               30 |             50 |         1.67 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/fifo_ram_we_21                                                                                                                                                   |                                                                                                                                                                                                                  |                7 |             50 |         7.14 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_axi_shim/FSM_onehot_wr_state_q_reg[1]_1[0]                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               27 |             50 |         1.85 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/E[0]                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               35 |             64 |         1.83 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/E[0]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               42 |             64 |         1.52 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/en_ld_st_translation_q_reg_3[0]                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               34 |             64 |         1.88 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/trans_id_q_reg[0]_0[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               28 |             64 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/trans_id_q_reg[1]_2[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               27 |             64 |         2.37 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/en_ld_st_translation_q_reg_2[0]                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               35 |             64 |         1.83 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               30 |             64 |         2.13 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_riscv_atomics/i_atomics/i_amos/result_q[63]_i_1_n_0                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               32 |             64 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_riscv_atomics/i_atomics/i_amos/r_d_valid_d                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               33 |             64 |         1.94 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_dm_axi2mem/E[0]                                                                                                                                                                                                                                                    | cpu_reset_IBUF                                                                                                                                                                                                   |               39 |             64 |         1.64 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_0                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               38 |             64 |         1.68 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               19 |             65 |         3.42 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                  |                                                                                                                                                                                                                  |               19 |             65 |         3.42 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                              |                                                                                                                                                                                                                  |               19 |             65 |         3.42 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q[2][address][33]_i_1_n_0                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               29 |             68 |         2.34 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             68 |         4.53 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_fpga_queue.fifo_ram/gen_spill_reg.a_fill_13                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               36 |             68 |         1.89 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__6_n_0                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               23 |             68 |         2.96 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               39 |             68 |         1.74 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__5_n_0                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               40 |             68 |         1.70 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_n                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               30 |             68 |         2.27 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q[0][address][33]_i_1_n_0                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               31 |             68 |         2.19 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               19 |             68 |         3.58 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               23 |             68 |         2.96 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__7_n_0                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               30 |             68 |         2.27 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q[1][address][33]_i_1_n_0                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               28 |             68 |         2.43 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_axi_shim/gen_spill_reg.b_full_q_reg[0]                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               23 |             69 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               36 |             69 |         1.92 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               23 |             70 |         3.04 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__3_n_0                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               66 |             70 |         1.06 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__4_n_0                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               21 |             70 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__2_n_0                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               61 |             70 |         1.15 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             70 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[1]_1[0]                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             70 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/gen_fpga_queue.fifo_ram/fifo_ram_we                                                                                                                                                            |                                                                                                                                                                                                                  |               41 |             72 |         1.76 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_riscv_atomics/i_atomics/i_amos/strb_d                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               46 |             72 |         1.57 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_fpga_queue.fifo_ram/gen_spill_reg.a_fill_15                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               30 |             72 |         2.40 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               19 |             72 |         3.79 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_fpga_queue.fifo_ram/gen_spill_reg.a_fill_7                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               31 |             73 |         2.35 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_axi_shim/FSM_onehot_wr_state_q_reg[0]_1[0]                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               21 |             73 |         3.48 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               22 |             73 |         3.32 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               29 |             73 |         2.52 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_2[0]                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               21 |             73 |         3.48 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill_0                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               17 |             73 |         4.29 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[1]_3[0]                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               20 |             73 |         3.65 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               39 |             73 |         1.87 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_fpga_queue.fifo_ram/gen_spill_reg.a_fill                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               34 |             73 |         2.15 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               20 |             73 |         3.65 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_fpga_queue.fifo_ram/gen_spill_reg.a_fill_8                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               37 |             73 |         1.97 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/fifo_ram_we_30                                                                                                                                                     |                                                                                                                                                                                                                  |               10 |             80 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/mem_n                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               33 |             81 |         2.45 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/mem_q[0][vaddr][31]_i_1_n_0                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               30 |             81 |         2.70 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/issue_stage_i/i_scoreboard/we_gpr_commit_id                                                                                                                                                                                                          |                                                                                                                                                                                                                  |               11 |             88 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/fifo_ram_we_33                                                                                                                                                     |                                                                                                                                                                                                                  |               11 |             88 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/i_frontend/i_instr_realign/fifo_ram_we_0                                                                                                                                                                                                             |                                                                                                                                                                                                                  |               12 |             96 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/i_frontend/i_instr_realign/fifo_ram_we                                                                                                                                                                                                               |                                                                                                                                                                                                                  |               12 |             96 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/fifo_ram_we_5                                                                                                                                                    |                                                                                                                                                                                                                  |               13 |             98 |         7.54 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/fifo_ram_we_18                                                                                                                                        |                                                                                                                                                                                                                  |               13 |             98 |         7.54 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/FSM_onehot_state_q_reg[2]_0[0]                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               54 |            101 |         1.87 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/fifo_ram_we_17                                                                                                                                        |                                                                                                                                                                                                                  |               14 |            108 |         7.71 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/fifo_ram_we_4                                                                                                                                                    |                                                                                                                                                                                                                  |               14 |            108 |         7.71 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_dcache_data_fifo/fifo_ram_we_0                                                                                                                                                                            |                                                                                                                                                                                                                  |               14 |            112 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/issue_stage_i/i_scoreboard/lsu_commit_commit_ex                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               34 |            135 |         3.97 |
|  i_xlnx_clk_gen/inst/clk_out1        |                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                  |               51 |            143 |         2.80 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/id_stage_i/fetch_ready_id_if                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               57 |            169 |         2.96 |
|  tck_IBUF_BUFG                       |                                                                                                                                                                                                                                                                      | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                 |               57 |            184 |         3.23 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_axi_shim/E[0]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               81 |            193 |         2.38 |
|  i_xlnx_clk_gen/inst/clk_out1        | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/icache_rtrn_rd_en                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               77 |            257 |         3.34 |
|  i_xlnx_clk_gen/inst/clk_out1        |                                                                                                                                                                                                                                                                      | cpu_reset_IBUF                                                                                                                                                                                                   |              347 |            673 |         1.94 |
|  i_xlnx_clk_gen/inst/clk_out1        |                                                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |             2971 |           7763 |         2.61 |
+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


