{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 16 10:04:49 2021 " "Info: Processing started: Wed Jun 16 10:04:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MCU8951 -c MCU8951 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MCU8951 -c MCU8951" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/组成实验箱/keil study/quartusbasic_90/IRAM.VHD " "Warning: Can't analyze file -- file D:/组成实验箱/keil study/quartusbasic_90/IRAM.VHD is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/组成实验箱/keil study/quartusbasic_90/ROM4K.VHD " "Warning: Can't analyze file -- file D:/组成实验箱/keil study/quartusbasic_90/ROM4K.VHD is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/组成实验箱/keil study/quartusbasic_90/reg8b.vhd " "Warning: Can't analyze file -- file D:/组成实验箱/keil study/quartusbasic_90/reg8b.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ETESTER.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file ETESTER.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 etester-behav " "Info: Found design unit 1: etester-behav" {  } { { "ETESTER.VHD" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/ETESTER.VHD" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 etester " "Info: Found entity 1: etester" {  } { { "ETESTER.VHD" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/ETESTER.VHD" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/组成实验箱/keil study/quartusbasic_90/reg4b.vhd " "Warning: Can't analyze file -- file D:/组成实验箱/keil study/quartusbasic_90/reg4b.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "MCU8951.bdf 1 1 " "Warning: Using design file MCU8951.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MCU8951 " "Info: Found entity 1: MCU8951" {  } { { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartusbasic_90/MCU8951.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MCU8951 " "Info: Elaborating entity \"MCU8951\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU8051V1.vqm 1 1 " "Warning: Using design file CPU8051V1.vqm, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPU8051V1 " "Info: Found entity 1: CPU8051V1" {  } { { "CPU8051V1.vqm" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 21 18 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU8051V1 CPU8051V1:inst2 " "Info: Elaborating entity \"CPU8051V1\" for hierarchy \"CPU8051V1:inst2\"" {  } { { "MCU8951.bdf" "inst2" { Schematic "D:/组成实验箱/keil study/quartusbasic_90/MCU8951.bdf" { { 176 840 1032 624 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pll50.vhd 2 1 " "Warning: Using design file pll50.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll50-SYN " "Info: Found design unit 1: pll50-SYN" {  } { { "pll50.vhd" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/pll50.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll50 " "Info: Found entity 1: pll50" {  } { { "pll50.vhd" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/pll50.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll50 pll50:inst8 " "Info: Elaborating entity \"pll50\" for hierarchy \"pll50:inst8\"" {  } { { "MCU8951.bdf" "inst8" { Schematic "D:/组成实验箱/keil study/quartusbasic_90/MCU8951.bdf" { { 144 488 728 304 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll50:inst8\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll50:inst8\|altpll:altpll_component\"" {  } { { "pll50.vhd" "altpll_component" { Text "D:/组成实验箱/keil study/quartusbasic_90/pll50.vhd" 132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll50:inst8\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll50:inst8\|altpll:altpll_component\"" {  } { { "pll50.vhd" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/pll50.vhd" 132 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll50:inst8\|altpll:altpll_component " "Info: Instantiated megafunction \"pll50:inst8\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Info: Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Info: Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll50.vhd" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/pll50.vhd" 132 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3so1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_3so1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3so1 " "Info: Found entity 1: altpll_3so1" {  } { { "db/altpll_3so1.tdf" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/db/altpll_3so1.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3so1 pll50:inst8\|altpll:altpll_component\|altpll_3so1:auto_generated " "Info: Elaborating entity \"altpll_3so1\" for hierarchy \"pll50:inst8\|altpll:altpll_component\|altpll_3so1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 882 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ram256.vhd 2 1 " "Warning: Using design file ram256.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram256-SYN " "Info: Found design unit 1: ram256-SYN" {  } { { "ram256.vhd" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/ram256.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram256 " "Info: Found entity 1: ram256" {  } { { "ram256.vhd" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/ram256.vhd" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram256 ram256:inst6 " "Info: Elaborating entity \"ram256\" for hierarchy \"ram256:inst6\"" {  } { { "MCU8951.bdf" "inst6" { Schematic "D:/组成实验箱/keil study/quartusbasic_90/MCU8951.bdf" { { 416 600 760 528 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram256:inst6\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ram256:inst6\|altsyncram:altsyncram_component\"" {  } { { "ram256.vhd" "altsyncram_component" { Text "D:/组成实验箱/keil study/quartusbasic_90/ram256.vhd" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram256:inst6\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ram256:inst6\|altsyncram:altsyncram_component\"" {  } { { "ram256.vhd" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/ram256.vhd" 92 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram256:inst6\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ram256:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=ram1 " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=ram1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram256.vhd" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/ram256.vhd" 92 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d8a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_d8a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d8a1 " "Info: Found entity 1: altsyncram_d8a1" {  } { { "db/altsyncram_d8a1.tdf" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/db/altsyncram_d8a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d8a1 ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_d8a1:auto_generated " "Info: Elaborating entity \"altsyncram_d8a1\" for hierarchy \"ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_d8a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kk82.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_kk82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kk82 " "Info: Found entity 1: altsyncram_kk82" {  } { { "db/altsyncram_kk82.tdf" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/db/altsyncram_kk82.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kk82 ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_d8a1:auto_generated\|altsyncram_kk82:altsyncram1 " "Info: Elaborating entity \"altsyncram_kk82\" for hierarchy \"ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_d8a1:auto_generated\|altsyncram_kk82:altsyncram1\"" {  } { { "db/altsyncram_d8a1.tdf" "altsyncram1" { Text "D:/组成实验箱/keil study/quartusbasic_90/db/altsyncram_d8a1.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_d8a1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_d8a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_d8a1.tdf" "mgl_prim2" { Text "D:/组成实验箱/keil study/quartusbasic_90/db/altsyncram_d8a1.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_d8a1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborated megafunction instantiation \"ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_d8a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_d8a1.tdf" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/db/altsyncram_d8a1.tdf" 37 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_d8a1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Instantiated megafunction \"ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_d8a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Info: Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Info: Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1918987569 " "Info: Parameter \"NODE_NAME\" = \"1918987569\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Info: Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Info: Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Info: Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/altsyncram_d8a1.tdf" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/db/altsyncram_d8a1.tdf" 37 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_d8a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Info: Elaborating entity \"sld_rom_sr\" for hierarchy \"ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_d8a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 631 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ROM1.vhd 2 1 " "Warning: Using design file ROM1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom1-SYN " "Info: Found design unit 1: rom1-SYN" {  } { { "ROM1.vhd" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/ROM1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ROM1 " "Info: Found entity 1: ROM1" {  } { { "ROM1.vhd" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/ROM1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM1 ROM1:inst1 " "Info: Elaborating entity \"ROM1\" for hierarchy \"ROM1:inst1\"" {  } { { "MCU8951.bdf" "inst1" { Schematic "D:/组成实验箱/keil study/quartusbasic_90/MCU8951.bdf" { { 552 624 784 632 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM1:inst1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ROM1:inst1\|altsyncram:altsyncram_component\"" {  } { { "ROM1.vhd" "altsyncram_component" { Text "D:/组成实验箱/keil study/quartusbasic_90/ROM1.vhd" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM1:inst1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ROM1:inst1\|altsyncram:altsyncram_component\"" {  } { { "ROM1.vhd" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/ROM1.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM1:inst1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ROM1:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../基本模型机C/base.hex " "Info: Parameter \"init_file\" = \"../../../基本模型机C/base.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rm1 " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rm1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ROM1.vhd" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/ROM1.vhd" 83 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hs51.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hs51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hs51 " "Info: Found entity 1: altsyncram_hs51" {  } { { "db/altsyncram_hs51.tdf" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/db/altsyncram_hs51.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hs51 ROM1:inst1\|altsyncram:altsyncram_component\|altsyncram_hs51:auto_generated " "Info: Elaborating entity \"altsyncram_hs51\" for hierarchy \"ROM1:inst1\|altsyncram:altsyncram_component\|altsyncram_hs51:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eh72.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_eh72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eh72 " "Info: Found entity 1: altsyncram_eh72" {  } { { "db/altsyncram_eh72.tdf" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/db/altsyncram_eh72.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eh72 ROM1:inst1\|altsyncram:altsyncram_component\|altsyncram_hs51:auto_generated\|altsyncram_eh72:altsyncram1 " "Info: Elaborating entity \"altsyncram_eh72\" for hierarchy \"ROM1:inst1\|altsyncram:altsyncram_component\|altsyncram_hs51:auto_generated\|altsyncram_eh72:altsyncram1\"" {  } { { "db/altsyncram_hs51.tdf" "altsyncram1" { Text "D:/组成实验箱/keil study/quartusbasic_90/db/altsyncram_hs51.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ROM1:inst1\|altsyncram:altsyncram_component\|altsyncram_hs51:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ROM1:inst1\|altsyncram:altsyncram_component\|altsyncram_hs51:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hs51.tdf" "mgl_prim2" { Text "D:/组成实验箱/keil study/quartusbasic_90/db/altsyncram_hs51.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM1:inst1\|altsyncram:altsyncram_component\|altsyncram_hs51:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborated megafunction instantiation \"ROM1:inst1\|altsyncram:altsyncram_component\|altsyncram_hs51:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hs51.tdf" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/db/altsyncram_hs51.tdf" 35 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM1:inst1\|altsyncram:altsyncram_component\|altsyncram_hs51:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Instantiated megafunction \"ROM1:inst1\|altsyncram:altsyncram_component\|altsyncram_hs51:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Info: Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Info: Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1919758592 " "Info: Parameter \"NODE_NAME\" = \"1919758592\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Info: Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Info: Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Info: Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/altsyncram_hs51.tdf" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/db/altsyncram_hs51.tdf" 35 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ROM1:inst1\|altsyncram:altsyncram_component\|altsyncram_hs51:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Info: Elaborating entity \"sld_rom_sr\" for hierarchy \"ROM1:inst1\|altsyncram:altsyncram_component\|altsyncram_hs51:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 631 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pap3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pap3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pap3 " "Info: Found entity 1: altsyncram_pap3" {  } { { "db/altsyncram_pap3.tdf" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/db/altsyncram_pap3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_krc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_krc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_krc " "Info: Found entity 1: mux_krc" {  } { { "db/mux_krc.tdf" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/db/mux_krc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4uf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4uf " "Info: Found entity 1: decode_4uf" {  } { { "db/decode_4uf.tdf" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/db/decode_4uf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6fi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_6fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6fi " "Info: Found entity 1: cntr_6fi" {  } { { "db/cntr_6fi.tdf" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/db/cntr_6fi.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d8j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_d8j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d8j " "Info: Found entity 1: cntr_d8j" {  } { { "db/cntr_d8j.tdf" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/db/cntr_d8j.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7fi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_7fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7fi " "Info: Found entity 1: cntr_7fi" {  } { { "db/cntr_7fi.tdf" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/db/cntr_7fi.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ifc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ifc " "Info: Found entity 1: cmpr_ifc" {  } { { "db/cmpr_ifc.tdf" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/db/cmpr_ifc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p1j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p1j " "Info: Found entity 1: cntr_p1j" {  } { { "db/cntr_p1j.tdf" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/db/cntr_p1j.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_efc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_efc " "Info: Found entity 1: cmpr_efc" {  } { { "db/cmpr_efc.tdf" "" { Text "D:/组成实验箱/keil study/quartusbasic_90/db/cmpr_efc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "P3\[0\] acq_trigger_in\[7\] HELLO " "Critical Warning: Can't connect pre-synthesis signal \"P3\[0\]\" to port \"acq_trigger_in\[7\]\" on SignalTap II instance \"HELLO\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "P3\[0\] acq_data_in\[7\] HELLO " "Critical Warning: Can't connect pre-synthesis signal \"P3\[0\]\" to port \"acq_data_in\[7\]\" on SignalTap II instance \"HELLO\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "P3\[1\] acq_trigger_in\[8\] HELLO " "Critical Warning: Can't connect pre-synthesis signal \"P3\[1\]\" to port \"acq_trigger_in\[8\]\" on SignalTap II instance \"HELLO\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "P3\[1\] acq_data_in\[8\] HELLO " "Critical Warning: Can't connect pre-synthesis signal \"P3\[1\]\" to port \"acq_data_in\[8\]\" on SignalTap II instance \"HELLO\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "P3\[2\] acq_trigger_in\[9\] HELLO " "Critical Warning: Can't connect pre-synthesis signal \"P3\[2\]\" to port \"acq_trigger_in\[9\]\" on SignalTap II instance \"HELLO\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "P3\[2\] acq_data_in\[9\] HELLO " "Critical Warning: Can't connect pre-synthesis signal \"P3\[2\]\" to port \"acq_data_in\[9\]\" on SignalTap II instance \"HELLO\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "P3\[3\] acq_trigger_in\[10\] HELLO " "Critical Warning: Can't connect pre-synthesis signal \"P3\[3\]\" to port \"acq_trigger_in\[10\]\" on SignalTap II instance \"HELLO\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "P3\[3\] acq_data_in\[10\] HELLO " "Critical Warning: Can't connect pre-synthesis signal \"P3\[3\]\" to port \"acq_data_in\[10\]\" on SignalTap II instance \"HELLO\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "P3\[4\] acq_trigger_in\[11\] HELLO " "Critical Warning: Can't connect pre-synthesis signal \"P3\[4\]\" to port \"acq_trigger_in\[11\]\" on SignalTap II instance \"HELLO\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "P3\[4\] acq_data_in\[11\] HELLO " "Critical Warning: Can't connect pre-synthesis signal \"P3\[4\]\" to port \"acq_data_in\[11\]\" on SignalTap II instance \"HELLO\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "P3\[5\] acq_trigger_in\[12\] HELLO " "Critical Warning: Can't connect pre-synthesis signal \"P3\[5\]\" to port \"acq_trigger_in\[12\]\" on SignalTap II instance \"HELLO\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "P3\[5\] acq_data_in\[12\] HELLO " "Critical Warning: Can't connect pre-synthesis signal \"P3\[5\]\" to port \"acq_data_in\[12\]\" on SignalTap II instance \"HELLO\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "P3\[6\] acq_trigger_in\[13\] HELLO " "Critical Warning: Can't connect pre-synthesis signal \"P3\[6\]\" to port \"acq_trigger_in\[13\]\" on SignalTap II instance \"HELLO\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "P3\[6\] acq_data_in\[13\] HELLO " "Critical Warning: Can't connect pre-synthesis signal \"P3\[6\]\" to port \"acq_data_in\[13\]\" on SignalTap II instance \"HELLO\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "P3\[7\] acq_trigger_in\[14\] HELLO " "Critical Warning: Can't connect pre-synthesis signal \"P3\[7\]\" to port \"acq_trigger_in\[14\]\" on SignalTap II instance \"HELLO\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "P3\[7\] acq_data_in\[14\] HELLO " "Critical Warning: Can't connect pre-synthesis signal \"P3\[7\]\" to port \"acq_data_in\[14\]\" on SignalTap II instance \"HELLO\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "HELLO " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"HELLO\"" { { "Info" "ISGN_AE_CONNECT_TO_PORT" "CLK acq_clk " "Info: Source node \"CLK\" connects to port \"acq_clk\"" {  } { { "MCU8951.bdf" "CLK" { Schematic "D:/组成实验箱/keil study/quartusbasic_90/MCU8951.bdf" { { 200 312 480 216 "CLK" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "P0O\[0\] acq_trigger_in\[0\] " "Info: Source node \"P0O\[0\]\" connects to port \"acq_trigger_in\[0\]\"" {  } { { "MCU8951.bdf" "P0O\[0\]" { Schematic "D:/组成实验箱/keil study/quartusbasic_90/MCU8951.bdf" { { 424 1096 1272 440 "P0O\[7..0\]" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "P0O\[0\] acq_data_in\[0\] " "Info: Source node \"P0O\[0\]\" connects to port \"acq_data_in\[0\]\"" {  } { { "MCU8951.bdf" "P0O\[0\]" { Schematic "D:/组成实验箱/keil study/quartusbasic_90/MCU8951.bdf" { { 424 1096 1272 440 "P0O\[7..0\]" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "P0O\[1\] acq_trigger_in\[1\] " "Info: Source node \"P0O\[1\]\" connects to port \"acq_trigger_in\[1\]\"" {  } { { "MCU8951.bdf" "P0O\[1\]" { Schematic "D:/组成实验箱/keil study/quartusbasic_90/MCU8951.bdf" { { 424 1096 1272 440 "P0O\[7..0\]" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "P0O\[1\] acq_data_in\[1\] " "Info: Source node \"P0O\[1\]\" connects to port \"acq_data_in\[1\]\"" {  } { { "MCU8951.bdf" "P0O\[1\]" { Schematic "D:/组成实验箱/keil study/quartusbasic_90/MCU8951.bdf" { { 424 1096 1272 440 "P0O\[7..0\]" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "P0O\[2\] acq_trigger_in\[2\] " "Info: Source node \"P0O\[2\]\" connects to port \"acq_trigger_in\[2\]\"" {  } { { "MCU8951.bdf" "P0O\[2\]" { Schematic "D:/组成实验箱/keil study/quartusbasic_90/MCU8951.bdf" { { 424 1096 1272 440 "P0O\[7..0\]" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "P0O\[2\] acq_data_in\[2\] " "Info: Source node \"P0O\[2\]\" connects to port \"acq_data_in\[2\]\"" {  } { { "MCU8951.bdf" "P0O\[2\]" { Schematic "D:/组成实验箱/keil study/quartusbasic_90/MCU8951.bdf" { { 424 1096 1272 440 "P0O\[7..0\]" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "P0O\[3\] acq_trigger_in\[3\] " "Info: Source node \"P0O\[3\]\" connects to port \"acq_trigger_in\[3\]\"" {  } { { "MCU8951.bdf" "P0O\[3\]" { Schematic "D:/组成实验箱/keil study/quartusbasic_90/MCU8951.bdf" { { 424 1096 1272 440 "P0O\[7..0\]" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "P0O\[3\] acq_data_in\[3\] " "Info: Source node \"P0O\[3\]\" connects to port \"acq_data_in\[3\]\"" {  } { { "MCU8951.bdf" "P0O\[3\]" { Schematic "D:/组成实验箱/keil study/quartusbasic_90/MCU8951.bdf" { { 424 1096 1272 440 "P0O\[7..0\]" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "P0O\[4\] acq_trigger_in\[4\] " "Info: Source node \"P0O\[4\]\" connects to port \"acq_trigger_in\[4\]\"" {  } { { "MCU8951.bdf" "P0O\[4\]" { Schematic "D:/组成实验箱/keil study/quartusbasic_90/MCU8951.bdf" { { 424 1096 1272 440 "P0O\[7..0\]" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "P0O\[4\] acq_data_in\[4\] " "Info: Source node \"P0O\[4\]\" connects to port \"acq_data_in\[4\]\"" {  } { { "MCU8951.bdf" "P0O\[4\]" { Schematic "D:/组成实验箱/keil study/quartusbasic_90/MCU8951.bdf" { { 424 1096 1272 440 "P0O\[7..0\]" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "P0O\[5\] acq_trigger_in\[5\] " "Info: Source node \"P0O\[5\]\" connects to port \"acq_trigger_in\[5\]\"" {  } { { "MCU8951.bdf" "P0O\[5\]" { Schematic "D:/组成实验箱/keil study/quartusbasic_90/MCU8951.bdf" { { 424 1096 1272 440 "P0O\[7..0\]" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "P0O\[5\] acq_data_in\[5\] " "Info: Source node \"P0O\[5\]\" connects to port \"acq_data_in\[5\]\"" {  } { { "MCU8951.bdf" "P0O\[5\]" { Schematic "D:/组成实验箱/keil study/quartusbasic_90/MCU8951.bdf" { { 424 1096 1272 440 "P0O\[7..0\]" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "P0O\[6\] acq_trigger_in\[6\] " "Info: Source node \"P0O\[6\]\" connects to port \"acq_trigger_in\[6\]\"" {  } { { "MCU8951.bdf" "P0O\[6\]" { Schematic "D:/组成实验箱/keil study/quartusbasic_90/MCU8951.bdf" { { 424 1096 1272 440 "P0O\[7..0\]" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "P0O\[6\] acq_data_in\[6\] " "Info: Source node \"P0O\[6\]\" connects to port \"acq_data_in\[6\]\"" {  } { { "MCU8951.bdf" "P0O\[6\]" { Schematic "D:/组成实验箱/keil study/quartusbasic_90/MCU8951.bdf" { { 424 1096 1272 440 "P0O\[7..0\]" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RST acq_trigger_in\[15\] " "Info: Source node \"RST\" connects to port \"acq_trigger_in\[15\]\"" {  } { { "MCU8951.bdf" "RST" { Schematic "D:/组成实验箱/keil study/quartusbasic_90/MCU8951.bdf" { { 320 544 712 336 "RST" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "RST acq_data_in\[15\] " "Info: Source node \"RST\" connects to port \"acq_data_in\[15\]\"" {  } { { "MCU8951.bdf" "RST" { Schematic "D:/组成实验箱/keil study/quartusbasic_90/MCU8951.bdf" { { 320 544 712 336 "RST" "" } } } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSUTIL_SUTIL_QOR_LOSS_DUE_TO_CYCLONE_WYS_TARGETED_FOR_CYCLONE_II" "III " "Warning: Resynthesizing Cyclone or Stratix WYSIWYG primitives into Cyclone III WYSIWYG primitives; however, resynthesized WYSIWYG primitives may not produce optimal compilation results." {  } {  } 0 0 "Resynthesizing Cyclone or Stratix WYSIWYG primitives into Cyclone %1!s! WYSIWYG primitives; however, resynthesized WYSIWYG primitives may not produce optimal compilation results." 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } } { "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 88 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "POE\[7\] GND " "Warning (13410): Pin \"POE\[7\]\" is stuck at GND" {  } { { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartusbasic_90/MCU8951.bdf" { { 536 1056 1232 552 "POE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "POE\[6\] VCC " "Warning (13410): Pin \"POE\[6\]\" is stuck at VCC" {  } { { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartusbasic_90/MCU8951.bdf" { { 536 1056 1232 552 "POE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "POE\[5\] GND " "Warning (13410): Pin \"POE\[5\]\" is stuck at GND" {  } { { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartusbasic_90/MCU8951.bdf" { { 536 1056 1232 552 "POE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "POE\[4\] GND " "Warning (13410): Pin \"POE\[4\]\" is stuck at GND" {  } { { "MCU8951.bdf" "" { Schematic "D:/组成实验箱/keil study/quartusbasic_90/MCU8951.bdf" { { 536 1056 1232 552 "POE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 36 " "Info: 36 registers lost all their fanouts during netlist optimizations. The first 36 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|IDLE " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|IDLE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|DLMSTQ\[0\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|DLMSTQ\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|DLMSTQ\[1\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|DLMSTQ\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|QALE " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|QALE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|POPMEN " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|POPMEN\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PODMEN " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PODMEN\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[7\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[6\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[5\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[4\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[3\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[2\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[1\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[0\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT1_DEL\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[7\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[6\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[5\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[4\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[3\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[2\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[1\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[0\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT2_DEL\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|NRD " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|NRD\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[7\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|NWR " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|NWR\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[6\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[5\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[4\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[3\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[2\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s028bo:U15\|SETTXCLK " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s028bo:U15\|SETTXCLK\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s028bo:U15\|TXCLK " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s028bo:U15\|TXCLK\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s028bo:U15\|m3s030bo:U9\|DAT\[1\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s028bo:U15\|m3s030bo:U9\|DAT\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s028bo:U15\|m3s030bo:U9\|DAT\[0\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s028bo:U15\|m3s030bo:U9\|DAT\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[1\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[0\] " "Info: Register \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|PORT3_DEL\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|OA\[7\]~1928 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|OA\[7\]~1928\"" {  } { { "CPU8051V1.vqm" "OA\[7\]~1928_I" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 24200 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|OA\[6\]~1932 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|OA\[6\]~1932\"" {  } { { "CPU8051V1.vqm" "OA\[6\]~1932_I" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 24268 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|OA\[5\]~1936 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|OA\[5\]~1936\"" {  } { { "CPU8051V1.vqm" "OA\[5\]~1936_I" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 24336 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|OA\[4\]~1940 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|OA\[4\]~1940\"" {  } { { "CPU8051V1.vqm" "OA\[4\]~1940_I" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 24404 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|OA\[3\]~1944 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|OA\[3\]~1944\"" {  } { { "CPU8051V1.vqm" "OA\[3\]~1944_I" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 24472 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|OA\[2\]~1948 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|OA\[2\]~1948\"" {  } { { "CPU8051V1.vqm" "OA\[2\]~1948_I" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 24540 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|OA\[1\]~1952 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|OA\[1\]~1952\"" {  } { { "CPU8051V1.vqm" "OA\[1\]~1952_I" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 24608 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|OA\[0\]~1956 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|OA\[0\]~1956\"" {  } { { "CPU8051V1.vqm" "OA\[0\]~1956_I" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 24676 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN~97 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN~97\"" {  } { { "CPU8051V1.vqm" "EXT_PROG_EN~97_I" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 23473 57 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s008bo:U7\|muxrdat~0 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s008bo:U7\|muxrdat~0\"" {  } { { "CPU8051V1.vqm" "muxrdat~0_I" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 4917 52 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s010bo:U8\|update_program_counter~547 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s010bo:U8\|update_program_counter~547\"" {  } { { "CPU8051V1.vqm" "update_program_counter~547_I" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 9096 69 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s001bo:U1\|SMF~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s001bo:U1\|SMF~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "SMF~0" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 264 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|L_EXPMEM~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s018bo:U10\|L_EXPMEM~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "L_EXPMEM~0" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 1793 45 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s025bo:U14\|L_OPLOAD~48 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s025bo:U14\|L_OPLOAD~48\"" {  } { { "CPU8051V1.vqm" "L_OPLOAD~48_I" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 3615 55 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s008bo:U7\|SFRWE~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s008bo:U7\|SFRWE~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "SFRWE~0" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 1716 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|FO\[7\]~80 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|FO\[7\]~80\"" {  } { { "CPU8051V1.vqm" "FO\[7\]~80_I" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 25776 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|FO\[6\]~81 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|FO\[6\]~81\"" {  } { { "CPU8051V1.vqm" "FO\[6\]~81_I" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 25788 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|FO\[5\]~82 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|FO\[5\]~82\"" {  } { { "CPU8051V1.vqm" "FO\[5\]~82_I" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 25800 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|FO\[4\]~83 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|FO\[4\]~83\"" {  } { { "CPU8051V1.vqm" "FO\[4\]~83_I" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 25812 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s008bo:U7\|RAMDI\[3\]~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s008bo:U7\|RAMDI\[3\]~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "RAMDI\[3\]~4" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 2047 47 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|FO\[3\]~84 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|FO\[3\]~84\"" {  } { { "CPU8051V1.vqm" "FO\[3\]~84_I" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 25824 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s008bo:U7\|RAMDI\[2\]~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s008bo:U7\|RAMDI\[2\]~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "RAMDI\[2\]~5" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 2047 47 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|FO\[2\]~85 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|FO\[2\]~85\"" {  } { { "CPU8051V1.vqm" "FO\[2\]~85_I" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 25836 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s008bo:U7\|RAMDI\[1\]~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s008bo:U7\|RAMDI\[1\]~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "RAMDI\[1\]~6" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 2047 47 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|FO\[1\]~86 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|FO\[1\]~86\"" {  } { { "CPU8051V1.vqm" "FO\[1\]~86_I" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 25848 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s008bo:U7\|RAMDI\[0\]~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s008bo:U7\|RAMDI\[0\]~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "RAMDI\[0\]~7" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 2047 47 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|FO\[0\]~87 " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|FO\[0\]~87\"" {  } { { "CPU8051V1.vqm" "FO\[0\]~87_I" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 25860 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s001bo:U1\|SMC~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s001bo:U1\|SMC~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "SMC~0" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 267 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s001bo:U1\|SMD~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s001bo:U1\|SMD~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "SMD~0" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 268 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s001bo:U1\|SME~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s001bo:U1\|SME~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "SME~0" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 269 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s001bo:U1\|SMA~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s001bo:U1\|SMA~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "SMA~0" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 265 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s001bo:U1\|SMB~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s001bo:U1\|SMB~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "SMB~0" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 266 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s001bo:U1\|STATE12~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s001bo:U1\|STATE12~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "STATE12~0" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 745 43 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s019bo:U11\|INT_EN~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s019bo:U11\|INT_EN~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "INT_EN~0" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 270 43 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s028bo:U15\|RXC9~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s028bo:U15\|RXC9~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "RXC9~0" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 899 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s028bo:U15\|RXC8~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s028bo:U15\|RXC8~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "RXC8~0" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 880 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst2\|MCU80512:inst3\|m3s028bo:U15\|RXC7~ICOMBOUT " "Info (17048): Logic cell \"CPU8051V1:inst2\|MCU80512:inst3\|m3s028bo:U15\|RXC7~ICOMBOUT\"" {  } { { "CPU8051V1.vqm" "RXC7~0" { Text "D:/组成实验箱/keil study/quartusbasic_90/CPU8051V1.vqm" 883 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2616 " "Info: Implemented 2616 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2526 " "Info: Implemented 2526 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "259 " "Info: Peak virtual memory: 259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 16 10:05:05 2021 " "Info: Processing ended: Wed Jun 16 10:05:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
