{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1501261025290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1501261025290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 28 19:57:05 2017 " "Processing started: Fri Jul 28 19:57:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1501261025290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1501261025290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pian -c pian " "Command: quartus_map --read_settings_files=on --write_settings_files=off pian -c pian" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1501261025290 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1501261025900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pian.v 1 1 " "Found 1 design units, including 1 entities, in source file pian.v" { { "Info" "ISGN_ENTITY_NAME" "1 pian " "Found entity 1: pian" {  } { { "pian.v" "" { Text "D:/FPGA-BUN/FPGA-BUN/proiect-pian/pian.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501261025978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501261025978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.v 1 1 " "Found 1 design units, including 1 entities, in source file sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "sync.v" "" { Text "D:/FPGA-BUN/FPGA-BUN/proiect-pian/sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501261025978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501261025978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "ps2.v" "" { Text "D:/FPGA-BUN/FPGA-BUN/proiect-pian/ps2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501261025993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501261025993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "afisaj7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file afisaj7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 afisaj7seg " "Found entity 1: afisaj7seg" {  } { { "afisaj7seg.v" "" { Text "D:/FPGA-BUN/FPGA-BUN/proiect-pian/afisaj7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501261025993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501261025993 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do clape.v(20) " "Verilog HDL Declaration warning at clape.v(20): \"do\" is SystemVerilog-2005 keyword" {  } { { "clape.v" "" { Text "D:/FPGA-BUN/FPGA-BUN/proiect-pian/clape.v" 20 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1501261025993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clape.v 1 1 " "Found 1 design units, including 1 entities, in source file clape.v" { { "Info" "ISGN_ENTITY_NAME" "1 clape " "Found entity 1: clape" {  } { { "clape.v" "" { Text "D:/FPGA-BUN/FPGA-BUN/proiect-pian/clape.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501261025993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501261025993 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pian " "Elaborating entity \"pian\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1501261026040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:ps21 " "Elaborating entity \"ps2\" for hierarchy \"ps2:ps21\"" {  } { { "pian.v" "ps21" { Text "D:/FPGA-BUN/FPGA-BUN/proiect-pian/pian.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501261026071 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ps2.v(28) " "Verilog HDL assignment warning at ps2.v(28): truncated value with size 32 to match size of target (5)" {  } { { "ps2.v" "" { Text "D:/FPGA-BUN/FPGA-BUN/proiect-pian/ps2.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501261026071 "|pian|ps2:ps21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clape clape:clape1 " "Elaborating entity \"clape\" for hierarchy \"clape:clape1\"" {  } { { "pian.v" "clape1" { Text "D:/FPGA-BUN/FPGA-BUN/proiect-pian/pian.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501261026087 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 clape.v(39) " "Verilog HDL assignment warning at clape.v(39): truncated value with size 32 to match size of target (26)" {  } { { "clape.v" "" { Text "D:/FPGA-BUN/FPGA-BUN/proiect-pian/clape.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501261026087 "|pian|clape:clape1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:sync1 " "Elaborating entity \"sync\" for hierarchy \"sync:sync1\"" {  } { { "pian.v" "sync1" { Text "D:/FPGA-BUN/FPGA-BUN/proiect-pian/pian.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501261026134 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sync.v(12) " "Verilog HDL assignment warning at sync.v(12): truncated value with size 32 to match size of target (1)" {  } { { "sync.v" "" { Text "D:/FPGA-BUN/FPGA-BUN/proiect-pian/sync.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501261026134 "|pian|sync:sync1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sync.v(24) " "Verilog HDL assignment warning at sync.v(24): truncated value with size 32 to match size of target (11)" {  } { { "sync.v" "" { Text "D:/FPGA-BUN/FPGA-BUN/proiect-pian/sync.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501261026134 "|pian|sync:sync1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sync.v(26) " "Verilog HDL assignment warning at sync.v(26): truncated value with size 32 to match size of target (11)" {  } { { "sync.v" "" { Text "D:/FPGA-BUN/FPGA-BUN/proiect-pian/sync.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501261026134 "|pian|sync:sync1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sync.v(29) " "Verilog HDL assignment warning at sync.v(29): truncated value with size 32 to match size of target (10)" {  } { { "sync.v" "" { Text "D:/FPGA-BUN/FPGA-BUN/proiect-pian/sync.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501261026134 "|pian|sync:sync1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sync.v(32) " "Verilog HDL assignment warning at sync.v(32): truncated value with size 32 to match size of target (10)" {  } { { "sync.v" "" { Text "D:/FPGA-BUN/FPGA-BUN/proiect-pian/sync.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501261026134 "|pian|sync:sync1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sync.v(34) " "Verilog HDL assignment warning at sync.v(34): truncated value with size 32 to match size of target (10)" {  } { { "sync.v" "" { Text "D:/FPGA-BUN/FPGA-BUN/proiect-pian/sync.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501261026134 "|pian|sync:sync1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sync.v(37) " "Verilog HDL assignment warning at sync.v(37): truncated value with size 32 to match size of target (10)" {  } { { "sync.v" "" { Text "D:/FPGA-BUN/FPGA-BUN/proiect-pian/sync.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501261026134 "|pian|sync:sync1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sync.v(38) " "Verilog HDL assignment warning at sync.v(38): truncated value with size 32 to match size of target (11)" {  } { { "sync.v" "" { Text "D:/FPGA-BUN/FPGA-BUN/proiect-pian/sync.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501261026134 "|pian|sync:sync1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afisaj7seg afisaj7seg:afisaj7seg1 " "Elaborating entity \"afisaj7seg\" for hierarchy \"afisaj7seg:afisaj7seg1\"" {  } { { "pian.v" "afisaj7seg1" { Text "D:/FPGA-BUN/FPGA-BUN/proiect-pian/pian.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501261026165 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1501261027716 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1501261027966 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501261027966 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "275 " "Implemented 275 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1501261028278 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1501261028278 ""} { "Info" "ICUT_CUT_TM_LCELLS" "231 " "Implemented 231 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1501261028278 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1501261028278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1501261028325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 28 19:57:08 2017 " "Processing ended: Fri Jul 28 19:57:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1501261028325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1501261028325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1501261028325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1501261028325 ""}
