============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.24-s065_1
  Generated on:           Nov 27 2019  07:04:44 pm
  Module:                 AddShift
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                    Type      Fanout  Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)                      launch                                   0 R 
(AddShift.sdc_line_11_16_1)      ext delay                     +100     100 R 
InputVector[3]                   in port         7 105.3    0    +0     100 R 
MULT/A4[22] 
  g1853__9867/A                                                  +0     100   
  g1853__9867/Z                  XOR2_C          2  31.0  238  +161     261 R 
  g1825__1591/B                                                  +0     261   
  g1825__1591/Z                  XNOR2_C         2  29.0  183  +157     418 F 
  g1803__9771/B                                                  +0     418   
  g1803__9771/Z                  XOR2_C          2  29.0  186  +160     578 F 
  CPA_1_g1283__2001/A                                            +0     578   
  CPA_1_g1283__2001/Z            AND2_H          1  19.5   52  +123     701 F 
  CPA_1_g1281__6789/CIN                                          +0     701   
  CPA_1_g1281__6789/COUT         ADDF_E          1  19.5  135  +139     839 F 
  CPA_1_g1280__1591/CIN                                          +0     839   
  CPA_1_g1280__1591/COUT         ADDF_E          1  19.5  135  +151     990 F 
  CPA_1_g1279__9719/CIN                                          +0     990   
  CPA_1_g1279__9719/COUT         ADDF_E          1  19.5  135  +151    1142 F 
  CPA_1_g1278__3377/CIN                                          +0    1142   
  CPA_1_g1278__3377/COUT         ADDF_E          1  19.5  137  +151    1293 F 
  CPA_1_g1277__9867/CIN                                          +0    1293   
  CPA_1_g1277__9867/COUT         ADDF_E          1  19.5  137  +152    1444 F 
  CPA_1_g1276__7765/CIN                                          +0    1444   
  CPA_1_g1276__7765/COUT         ADDF_E          1  19.5  137  +152    1596 F 
  CPA_1_g1275__7547/CIN                                          +0    1596   
  CPA_1_g1275__7547/COUT         ADDF_E          1  19.5  137  +152    1747 F 
  CPA_1_g1274__2833/CIN                                          +0    1747   
  CPA_1_g1274__2833/COUT         ADDF_E          1  19.5  137  +152    1899 F 
  CPA_1_g1273__2006/CIN                                          +0    1899   
  CPA_1_g1273__2006/COUT         ADDF_E          1  19.5  137  +152    2050 F 
  CPA_1_g1272__1297/CIN                                          +0    2050   
  CPA_1_g1272__1297/COUT         ADDF_E          1  19.5  135  +152    2202 F 
  CPA_1_g1271__1237/CIN                                          +0    2202   
  CPA_1_g1271__1237/COUT         ADDF_E          1  19.5  135  +151    2353 F 
  CPA_1_g1270__2007/CIN                                          +0    2353   
  CPA_1_g1270__2007/COUT         ADDF_E          1  19.5  135  +151    2504 F 
  CPA_1_g1269__3779/CIN                                          +0    2504   
  CPA_1_g1269__3779/COUT         ADDF_E          1  19.5  135  +151    2655 F 
  CPA_1_g1268__4599/CIN                                          +0    2655   
  CPA_1_g1268__4599/COUT         ADDF_E          1  19.5  135  +151    2807 F 
  CPA_1_g1267__3717/CIN                                          +0    2807   
  CPA_1_g1267__3717/COUT         ADDF_E          1  19.5  139  +151    2958 F 
  CPA_1_g1266__1377/CIN                                          +0    2958   
  CPA_1_g1266__1377/COUT         ADDF_E          1  19.5  137  +152    3110 F 
  CPA_1_g1265__8867/CIN                                          +0    3110   
  CPA_1_g1265__8867/COUT         ADDF_E          1  19.5  137  +151    3261 F 
  CPA_1_g1264__7654/CIN                                          +0    3261   
  CPA_1_g1264__7654/COUT         ADDF_E          1  19.5  137  +151    3412 F 
  CPA_1_g1263__7557/CIN                                          +0    3412   
  CPA_1_g1263__7557/COUT         ADDF_E          1  19.5  139  +152    3564 F 
  CPA_1_g1262__7837/CIN                                          +0    3564   
  CPA_1_g1262__7837/COUT         ADDF_E          1  19.5  139  +152    3716 F 
  CPA_1_g1261__6179/CIN                                          +0    3716   
  CPA_1_g1261__6179/COUT         ADDF_E          1  19.5  139  +152    3867 F 
  CPA_1_g1260__1279/CIN                                          +0    3867   
  CPA_1_g1260__1279/COUT         ADDF_E          1  19.5  139  +152    4019 F 
  CPA_1_g1259__3457/CIN                                          +0    4019   
  CPA_1_g1259__3457/COUT         ADDF_E          1  19.5  141  +152    4171 F 
  CPA_1_g1258__9771/CIN                                          +0    4171   
  CPA_1_g1258__9771/COUT         ADDF_E          1  19.5  137  +152    4323 F 
  CPA_1_g1257__2005/CIN                                          +0    4323   
  CPA_1_g1257__2005/COUT         ADDF_E          1  19.5  139  +152    4474 F 
  CPA_1_g1256__1122/CIN                                          +0    4474   
  CPA_1_g1256__1122/COUT         ADDF_E          1  19.5  140  +152    4626 F 
  CPA_1_g1255__2001/CIN                                          +0    4626   
  CPA_1_g1255__2001/COUT         ADDF_E          1  19.5  139  +152    4778 F 
  CPA_1_g1254__5927/CIN                                          +0    4778   
  CPA_1_g1254__5927/COUT         ADDF_E          2  35.2  156  +178    4955 F 
  CPA_1_g1253__6789/A                                            +0    4955   
  CPA_1_g1253__6789/Z            NAND2_F         2  37.5  140  +105    5060 R 
  CPA_1_g1252/A                                                  +0    5060   
  CPA_1_g1252/Z                  INVERT_F        1  21.5   58   +35    5095 F 
  CPA_1_g1250__9719/A                                            +0    5095   
  CPA_1_g1250__9719/Z            NAND2_F         2  36.4  115   +82    5177 R 
  CPA_1_g1248__9867/A                                            +0    5177   
  CPA_1_g1248__9867/Z            NOR2_E          2  35.2  154   +90    5267 F 
  CPA_1_g1245__7547/A                                            +0    5267   
  CPA_1_g1245__7547/Z            NAND2_F         2  36.4  137  +103    5370 R 
  CPA_1_g1242__2006/B                                            +0    5370   
  CPA_1_g1242__2006/Z            XNOR2_C         1   8.8  113  +114    5484 R 
MULT/OutputVector[38] 
OutputVector[38]            <<<  out port                        +0    5484 R 
(AddShift.sdc_line_12_21_1)      ext delay                     +200    5684 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                              20000 R 
------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   14316ps 
Start-point  : InputVector[3]
End-point    : OutputVector[38]
