/*
 * SPDX-FileCopyrightText: 2020 Efabless Corporation
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *      http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 * SPDX-License-Identifier: Apache-2.0
 */

// This include is relative to $CARAVEL_PATH (see Makefile)
#include <defs.h>
#include <stub.c>

/*
	IO Test:
		- Configures MPRJ lower 8-IO pins as outputs
		- Observes counter value through the MPRJ lower 8 IO pins (in the testbench)
*/

//#define reg_wb_start_tb      (*(volatile uint32_t*)0x30000000)
#define ENABLE_ADDRESS   	(*(volatile uint32_t*)0x30000000)
#define FREQUENCY_ADDRESS   (*(volatile uint32_t*)0x30000004)
#define PHI_P_ADDRESS    	(*(volatile uint32_t*)0x30000008)
#define PHI_L1_ADDRESS    	(*(volatile uint32_t*)0x3000000C)
#define PHI_L2_ADDRESS    	(*(volatile uint32_t*)0x30000010)
#define PHI_R_ADDRESS    	(*(volatile uint32_t*)0x30000014)
#define CLOCK_ADDRESS 		(*(volatile uint32_t*)0x30000018)
#define	RETURN_ADDRESS		(*(volatile uint32_t*)0x3000001C)


void delay(volatile uint32_t time) {
    while (time > 0) time--;
}

void main()
{
	//int j=0;
	uint32_t value;
	int time;
	int contador;
	//uint32_t *p = (uint32_t *) &reg_get_value; 
	/* Set up the housekeeping SPI to be connected internally so	*/
	/* that external pin changes don't affect it.			*/

	// reg_spimaster_control = SPI_MASTER_ENABLE | (2 & SPI_MASTER_DIV_MASK);
	// reg_spimaster_control |= SPI_HOUSEKEEPING_CONN;
	// Connect the housekeeping SPI to the SPI master
	// so that the CSB line is not left floating.  This allows
	// all of the GPIO pins to be used for user functions.

	// Configure lower 8-IOs as user output
	// Observe counter value in the testbench
	
	reg_mprj_io_37 =  GPIO_MODE_USER_STD_INPUT_NOPULL; 	// frequency selector[3]
	reg_mprj_io_36 =  GPIO_MODE_USER_STD_INPUT_NOPULL; 	// frequency selector[2]
	reg_mprj_io_35 =  GPIO_MODE_USER_STD_INPUT_NOPULL; 	// frequency selector[1]
	reg_mprj_io_34 =  GPIO_MODE_USER_STD_INPUT_NOPULL; 	// frequency selector[0]
	reg_mprj_io_33 =  GPIO_MODE_USER_STD_INPUT_NOPULL; 	// enable
	reg_mprj_io_32 =  GPIO_MODE_MGMT_STD_OUTPUT; 		// pixel flag
	reg_mprj_io_31 =  GPIO_MODE_MGMT_STD_OUTPUT;		// control signal
	reg_mprj_io_30 =  GPIO_MODE_MGMT_STD_OUTPUT; 		// ADC frame
	reg_mprj_io_29 =  GPIO_MODE_MGMT_STD_OUTPUT; 		// phi P
	reg_mprj_io_28 =  GPIO_MODE_MGMT_STD_OUTPUT; 		// phi R
	reg_mprj_io_27 =  GPIO_MODE_MGMT_STD_OUTPUT; 		// phi L1
	reg_mprj_io_26 =  GPIO_MODE_MGMT_STD_OUTPUT; 		// phi L2
	reg_mprj_io_25 =  GPIO_MODE_USER_STD_INPUT_NOPULL; 	// signal selector
	reg_mprj_io_13 =  GPIO_MODE_USER_STD_INPUT_NOPULL; 	// clock
	reg_mprj_io_12 =  GPIO_MODE_MGMT_STD_OUTPUT; 		// test_out[4]
	reg_mprj_io_11 =  GPIO_MODE_MGMT_STD_OUTPUT; 		// test_out[3]
	reg_mprj_io_10 =  GPIO_MODE_MGMT_STD_OUTPUT; 		// test_out[2]
	reg_mprj_io_9 =   GPIO_MODE_MGMT_STD_OUTPUT; 		// test_out[1]
	reg_mprj_io_8 =   GPIO_MODE_MGMT_STD_OUTPUT; 		// test_out[0]
	reg_mprj_io_7 =   GPIO_MODE_USER_STD_INPUT_NOPULL; 	// test selector

	
	// Set UART clock to 64 kbaud (enable before I/O configuration)
	// reg_uart_clkdiv = 625;
	
	reg_wb_enable=1;
	
	reg_mprj_xfer = 1;

	/* Apply configuration */
	while (reg_mprj_xfer == 1);


	time = 50; // 1000 
	contador = 0;

	ENABLE_ADDRESS = 1;
	FREQUENCY_ADDRESS = 0x0;
	CLOCK_ADDRESS = 0;
	// delay(20000);
	// ENABLE_ADDRESS = 1;
	
	while(1)
	{
		while(contador < 18){ // 150us 
			CLOCK_ADDRESS = ~CLOCK_ADDRESS;
			contador = contador + 1;
			delay(time);
		}
		if (PHI_P_ADDRESS == 1 && PHI_R_ADDRESS == 1 && PHI_L2_ADDRESS == 1 && PHI_L1_ADDRESS == 0) {
			RETURN_ADDRESS = 0x01;
		}
		while(contador < 38){ //300us + 
			CLOCK_ADDRESS = ~CLOCK_ADDRESS;
			contador = contador + 1;
			delay(time);
		}
		if (PHI_P_ADDRESS == 0 && PHI_R_ADDRESS == 0 && PHI_L2_ADDRESS == 0 && PHI_L1_ADDRESS == 1) {
			RETURN_ADDRESS = RETURN_ADDRESS | 0x02;
		}
		while(contador < 41){
			CLOCK_ADDRESS = ~CLOCK_ADDRESS;
			contador = contador + 1;
			delay(time);
		}
		if (PHI_P_ADDRESS == 0 && PHI_R_ADDRESS == 1 && PHI_L2_ADDRESS == 1 && PHI_L1_ADDRESS == 0) {
			RETURN_ADDRESS = RETURN_ADDRESS | 0x08;
		}
		while(contador < 43){
			CLOCK_ADDRESS = ~CLOCK_ADDRESS;
			contador = contador + 1;
			delay(time);
		}
		if (PHI_P_ADDRESS == 0 && PHI_R_ADDRESS == 0 && PHI_L2_ADDRESS == 1 && PHI_L1_ADDRESS == 0) {
			RETURN_ADDRESS = RETURN_ADDRESS | 0x10;
		}
		ENABLE_ADDRESS = 0;
	}
}
