{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652454615954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652454615956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 13 17:10:15 2022 " "Processing started: Fri May 13 17:10:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652454615956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454615956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ziggHard -c ziggHard " "Command: quartus_map --read_settings_files=on --write_settings_files=off ziggHard -c ziggHard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454615956 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652454616557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652454616557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qCounter-behavioural " "Found design unit 1: qCounter-behavioural" {  } { { "qCounter.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/qCounter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625381 ""} { "Info" "ISGN_ENTITY_NAME" "1 qCounter " "Found entity 1: qCounter" {  } { { "qCounter.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/qCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zigghard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zigghard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ziggHard-behavioural " "Found design unit 1: ziggHard-behavioural" {  } { { "ziggHard.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ziggHard.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625386 ""} { "Info" "ISGN_ENTITY_NAME" "1 ziggHard " "Found entity 1: ziggHard" {  } { { "ziggHard.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ziggHard.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zhcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zhcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZHcontrol-behavioural " "Found design unit 1: ZHcontrol-behavioural" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625390 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZHcontrol " "Found entity 1: ZHcontrol" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux1-bhv " "Found design unit 1: Mux1-bhv" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625394 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux1 " "Found entity 1: Mux1" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zhdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zhdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZHdata-behavioural " "Found design unit 1: ZHdata-behavioural" {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625399 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZHdata " "Found entity 1: ZHdata" {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2-bhv " "Found design unit 1: Mux2-bhv" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625403 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3-bhv " "Found design unit 1: Mux3-bhv" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625407 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3 " "Found entity 1: Mux3" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4-bhv " "Found design unit 1: Mux4-bhv" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625411 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux6-bhv " "Found design unit 1: Mux6-bhv" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625415 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux6 " "Found entity 1: Mux6" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux5-bhv " "Found design unit 1: Mux5-bhv" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625419 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux5 " "Found entity 1: Mux5" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux7-bhv " "Found design unit 1: Mux7-bhv" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625423 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux7 " "Found entity 1: Mux7" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8-bhv " "Found design unit 1: Mux8-bhv" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625427 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8 " "Found entity 1: Mux8" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux9-bhv " "Found design unit 1: Mux9-bhv" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625431 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux9 " "Found entity 1: Mux9" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux10-bhv " "Found design unit 1: Mux10-bhv" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625435 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux10 " "Found entity 1: Mux10" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux11-bhv " "Found design unit 1: Mux11-bhv" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625439 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux11 " "Found entity 1: Mux11" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux12-bhv " "Found design unit 1: Mux12-bhv" {  } { { "mux12.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux12.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625443 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux12 " "Found entity 1: Mux12" {  } { { "mux12.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux12.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux13-bhv " "Found design unit 1: Mux13-bhv" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625447 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux13 " "Found entity 1: Mux13" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux14-bhv " "Found design unit 1: Mux14-bhv" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625451 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux14 " "Found entity 1: Mux14" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux15-bhv " "Found design unit 1: Mux15-bhv" {  } { { "mux15.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux15.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625456 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux15 " "Found entity 1: Mux15" {  } { { "mux15.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux15.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult1-behavioural " "Found design unit 1: mult1-behavioural" {  } { { "mult1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625460 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult1 " "Found entity 1: mult1" {  } { { "mult1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625460 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mult2 mult2.vhd " "Entity \"mult2\" obtained from \"mult2.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mult2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1652454625464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult2-behavioural " "Found design unit 1: mult2-behavioural" {  } { { "mult2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625464 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult2 " "Found entity 1: mult2" {  } { { "mult2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp1-behavioural " "Found design unit 1: comp1-behavioural" {  } { { "comp1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625469 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp1 " "Found entity 1: comp1" {  } { { "comp1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add1-behavioural " "Found design unit 1: add1-behavioural" {  } { { "add1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/add1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625473 ""} { "Info" "ISGN_ENTITY_NAME" "1 add1 " "Found entity 1: add1" {  } { { "add1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/add1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp2-behavioural " "Found design unit 1: comp2-behavioural" {  } { { "comp2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625477 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp2 " "Found entity 1: comp2" {  } { { "comp2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16-bhv " "Found design unit 1: Mux16-bhv" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625481 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16 " "Found entity 1: Mux16" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux17.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux17.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux17-bhv " "Found design unit 1: Mux17-bhv" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625486 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux17 " "Found entity 1: Mux17" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux18-bhv " "Found design unit 1: Mux18-bhv" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625490 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux18 " "Found entity 1: Mux18" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux19-bhv " "Found design unit 1: Mux19-bhv" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625494 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux19 " "Found entity 1: Mux19" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux20-bhv " "Found design unit 1: Mux20-bhv" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625498 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux20 " "Found entity 1: Mux20" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux21-bhv " "Found design unit 1: Mux21-bhv" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625502 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux21 " "Found entity 1: Mux21" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux22-bhv " "Found design unit 1: Mux22-bhv" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625506 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux22 " "Found entity 1: Mux22" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux23.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux23.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux23-bhv " "Found design unit 1: Mux23-bhv" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625510 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux23 " "Found entity 1: Mux23" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux24-bhv " "Found design unit 1: Mux24-bhv" {  } { { "mux24.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux24.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625514 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux24 " "Found entity 1: Mux24" {  } { { "mux24.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux24.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 V1-behavioural " "Found design unit 1: V1-behavioural" {  } { { "V1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625518 ""} { "Info" "ISGN_ENTITY_NAME" "1 V1 " "Found entity 1: V1" {  } { { "V1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 V2-behavioural " "Found design unit 1: V2-behavioural" {  } { { "V2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625523 ""} { "Info" "ISGN_ENTITY_NAME" "1 V2 " "Found entity 1: V2" {  } { { "V2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 V3-behavioural " "Found design unit 1: V3-behavioural" {  } { { "V3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625527 ""} { "Info" "ISGN_ENTITY_NAME" "1 V3 " "Found entity 1: V3" {  } { { "V3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 V4-behavioural " "Found design unit 1: V4-behavioural" {  } { { "V4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625531 ""} { "Info" "ISGN_ENTITY_NAME" "1 V4 " "Found entity 1: V4" {  } { { "V4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_33.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_33.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_33-Behavioral " "Found design unit 1: LFSR_33-Behavioral" {  } { { "LFSR_33.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/LFSR_33.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625537 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_33 " "Found entity 1: LFSR_33" {  } { { "LFSR_33.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/LFSR_33.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zighardlut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zighardlut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zighardlut-SYN " "Found design unit 1: zighardlut-SYN" {  } { { "zighardLUT.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/zighardLUT.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625541 ""} { "Info" "ISGN_ENTITY_NAME" "1 zighardLUT " "Found entity 1: zighardLUT" {  } { { "zighardLUT.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/zighardLUT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625541 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ziggHard " "Elaborating entity \"ziggHard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652454625706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZHdata ZHdata:c1 " "Elaborating entity \"ZHdata\" for hierarchy \"ZHdata:c1\"" {  } { { "ziggHard.vhd" "c1" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ziggHard.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454625708 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "da ZHdata.vhd(148) " "VHDL Signal Declaration warning at ZHdata.vhd(148): used explicit default value for signal \"da\" because signal was never assigned a value" {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 148 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652454625709 "|ziggHard|ZHdata:c1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "db ZHdata.vhd(149) " "VHDL Signal Declaration warning at ZHdata.vhd(149): used explicit default value for signal \"db\" because signal was never assigned a value" {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 149 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652454625709 "|ziggHard|ZHdata:c1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ea ZHdata.vhd(150) " "VHDL Signal Declaration warning at ZHdata.vhd(150): used implicit default value for signal \"ea\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 150 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652454625710 "|ziggHard|ZHdata:c1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "eb ZHdata.vhd(150) " "VHDL Signal Declaration warning at ZHdata.vhd(150): used implicit default value for signal \"eb\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 150 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652454625710 "|ziggHard|ZHdata:c1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "A ZHdata.vhd(159) " "VHDL Signal Declaration warning at ZHdata.vhd(159): used implicit default value for signal \"A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 159 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652454625710 "|ziggHard|ZHdata:c1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "YmmYmminus1 ZHdata.vhd(161) " "VHDL Signal Declaration warning at ZHdata.vhd(161): used implicit default value for signal \"YmmYmminus1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 161 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652454625710 "|ziggHard|ZHdata:c1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GRAD ZHdata.vhd(167) " "VHDL Signal Declaration warning at ZHdata.vhd(167): used implicit default value for signal \"GRAD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 167 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652454625710 "|ziggHard|ZHdata:c1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "one ZHdata.vhd(169) " "VHDL Signal Declaration warning at ZHdata.vhd(169): used implicit default value for signal \"one\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 169 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652454625710 "|ziggHard|ZHdata:c1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ymax ZHdata.vhd(171) " "VHDL Signal Declaration warning at ZHdata.vhd(171): used implicit default value for signal \"ymax\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 171 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652454625710 "|ziggHard|ZHdata:c1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "yint ZHdata.vhd(173) " "VHDL Signal Declaration warning at ZHdata.vhd(173): used implicit default value for signal \"yint\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 173 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652454625710 "|ziggHard|ZHdata:c1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zero ZHdata.vhd(175) " "VHDL Signal Declaration warning at ZHdata.vhd(175): used implicit default value for signal \"zero\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 175 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652454625710 "|ziggHard|ZHdata:c1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "A0 ZHdata.vhd(177) " "VHDL Signal Declaration warning at ZHdata.vhd(177): used implicit default value for signal \"A0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 177 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652454625710 "|ziggHard|ZHdata:c1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "twofivefive ZHdata.vhd(179) " "VHDL Signal Declaration warning at ZHdata.vhd(179): used implicit default value for signal \"twofivefive\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 179 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652454625710 "|ziggHard|ZHdata:c1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "xusqoutV ZHdata.vhd(185) " "Using initial value X (don't care) for net \"xusqoutV\" at ZHdata.vhd(185)" {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 185 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625710 "|ziggHard|ZHdata:c1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "U1AoutV ZHdata.vhd(185) " "Using initial value X (don't care) for net \"U1AoutV\" at ZHdata.vhd(185)" {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 185 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625710 "|ziggHard|ZHdata:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "V1 ZHdata:c1\|V1:c1 " "Elaborating entity \"V1\" for hierarchy \"ZHdata:c1\|V1:c1\"" {  } { { "ZHdata.vhd" "c1" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454625713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16 ZHdata:c1\|V1:c1\|Mux16:c1 " "Elaborating entity \"Mux16\" for hierarchy \"ZHdata:c1\|V1:c1\|Mux16:c1\"" {  } { { "V1.vhd" "c1" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V1.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454625724 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outTemp mux16.vhd(15) " "VHDL Process Statement warning at mux16.vhd(15): inferring latch(es) for signal or variable \"outTemp\", which holds its previous value in one or more paths through the process" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454625725 "|ziggHard|ZHdata:c1|V1:c1|Mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[0\] mux16.vhd(19) " "Inferred latch for \"outTemp\[0\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625725 "|ziggHard|ZHdata:c1|V1:c1|Mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[1\] mux16.vhd(19) " "Inferred latch for \"outTemp\[1\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625725 "|ziggHard|ZHdata:c1|V1:c1|Mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[2\] mux16.vhd(19) " "Inferred latch for \"outTemp\[2\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625725 "|ziggHard|ZHdata:c1|V1:c1|Mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[3\] mux16.vhd(19) " "Inferred latch for \"outTemp\[3\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625725 "|ziggHard|ZHdata:c1|V1:c1|Mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[4\] mux16.vhd(19) " "Inferred latch for \"outTemp\[4\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625725 "|ziggHard|ZHdata:c1|V1:c1|Mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[5\] mux16.vhd(19) " "Inferred latch for \"outTemp\[5\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625725 "|ziggHard|ZHdata:c1|V1:c1|Mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[6\] mux16.vhd(19) " "Inferred latch for \"outTemp\[6\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625725 "|ziggHard|ZHdata:c1|V1:c1|Mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[7\] mux16.vhd(19) " "Inferred latch for \"outTemp\[7\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625725 "|ziggHard|ZHdata:c1|V1:c1|Mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[8\] mux16.vhd(19) " "Inferred latch for \"outTemp\[8\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625725 "|ziggHard|ZHdata:c1|V1:c1|Mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[9\] mux16.vhd(19) " "Inferred latch for \"outTemp\[9\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625726 "|ziggHard|ZHdata:c1|V1:c1|Mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[10\] mux16.vhd(19) " "Inferred latch for \"outTemp\[10\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625726 "|ziggHard|ZHdata:c1|V1:c1|Mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[11\] mux16.vhd(19) " "Inferred latch for \"outTemp\[11\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625726 "|ziggHard|ZHdata:c1|V1:c1|Mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[12\] mux16.vhd(19) " "Inferred latch for \"outTemp\[12\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625726 "|ziggHard|ZHdata:c1|V1:c1|Mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[13\] mux16.vhd(19) " "Inferred latch for \"outTemp\[13\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625726 "|ziggHard|ZHdata:c1|V1:c1|Mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[14\] mux16.vhd(19) " "Inferred latch for \"outTemp\[14\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625726 "|ziggHard|ZHdata:c1|V1:c1|Mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[15\] mux16.vhd(19) " "Inferred latch for \"outTemp\[15\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625726 "|ziggHard|ZHdata:c1|V1:c1|Mux16:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux17 ZHdata:c1\|V1:c1\|Mux17:c2 " "Elaborating entity \"Mux17\" for hierarchy \"ZHdata:c1\|V1:c1\|Mux17:c2\"" {  } { { "V1.vhd" "c2" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V1.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454625728 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "xiout mux17.vhd(15) " "VHDL Process Statement warning at mux17.vhd(15): inferring latch(es) for signal or variable \"xiout\", which holds its previous value in one or more paths through the process" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454625729 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outout mux17.vhd(15) " "VHDL Process Statement warning at mux17.vhd(15): inferring latch(es) for signal or variable \"outout\", which holds its previous value in one or more paths through the process" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454625729 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "yout mux17.vhd(15) " "VHDL Process Statement warning at mux17.vhd(15): inferring latch(es) for signal or variable \"yout\", which holds its previous value in one or more paths through the process" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454625729 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[0\] mux17.vhd(15) " "Inferred latch for \"yout\[0\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625729 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[1\] mux17.vhd(15) " "Inferred latch for \"yout\[1\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625729 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[2\] mux17.vhd(15) " "Inferred latch for \"yout\[2\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[3\] mux17.vhd(15) " "Inferred latch for \"yout\[3\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[4\] mux17.vhd(15) " "Inferred latch for \"yout\[4\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[5\] mux17.vhd(15) " "Inferred latch for \"yout\[5\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[6\] mux17.vhd(15) " "Inferred latch for \"yout\[6\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[7\] mux17.vhd(15) " "Inferred latch for \"yout\[7\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[8\] mux17.vhd(15) " "Inferred latch for \"yout\[8\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[9\] mux17.vhd(15) " "Inferred latch for \"yout\[9\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[10\] mux17.vhd(15) " "Inferred latch for \"yout\[10\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[11\] mux17.vhd(15) " "Inferred latch for \"yout\[11\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[12\] mux17.vhd(15) " "Inferred latch for \"yout\[12\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[13\] mux17.vhd(15) " "Inferred latch for \"yout\[13\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[14\] mux17.vhd(15) " "Inferred latch for \"yout\[14\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[15\] mux17.vhd(15) " "Inferred latch for \"yout\[15\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[0\] mux17.vhd(15) " "Inferred latch for \"outout\[0\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[1\] mux17.vhd(15) " "Inferred latch for \"outout\[1\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[2\] mux17.vhd(15) " "Inferred latch for \"outout\[2\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[3\] mux17.vhd(15) " "Inferred latch for \"outout\[3\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[4\] mux17.vhd(15) " "Inferred latch for \"outout\[4\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[5\] mux17.vhd(15) " "Inferred latch for \"outout\[5\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[6\] mux17.vhd(15) " "Inferred latch for \"outout\[6\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[7\] mux17.vhd(15) " "Inferred latch for \"outout\[7\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[8\] mux17.vhd(15) " "Inferred latch for \"outout\[8\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[9\] mux17.vhd(15) " "Inferred latch for \"outout\[9\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[10\] mux17.vhd(15) " "Inferred latch for \"outout\[10\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[11\] mux17.vhd(15) " "Inferred latch for \"outout\[11\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[12\] mux17.vhd(15) " "Inferred latch for \"outout\[12\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[13\] mux17.vhd(15) " "Inferred latch for \"outout\[13\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[14\] mux17.vhd(15) " "Inferred latch for \"outout\[14\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[15\] mux17.vhd(15) " "Inferred latch for \"outout\[15\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[0\] mux17.vhd(15) " "Inferred latch for \"xiout\[0\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[1\] mux17.vhd(15) " "Inferred latch for \"xiout\[1\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[2\] mux17.vhd(15) " "Inferred latch for \"xiout\[2\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[3\] mux17.vhd(15) " "Inferred latch for \"xiout\[3\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[4\] mux17.vhd(15) " "Inferred latch for \"xiout\[4\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[5\] mux17.vhd(15) " "Inferred latch for \"xiout\[5\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[6\] mux17.vhd(15) " "Inferred latch for \"xiout\[6\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[7\] mux17.vhd(15) " "Inferred latch for \"xiout\[7\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625730 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[8\] mux17.vhd(15) " "Inferred latch for \"xiout\[8\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625731 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[9\] mux17.vhd(15) " "Inferred latch for \"xiout\[9\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625731 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[10\] mux17.vhd(15) " "Inferred latch for \"xiout\[10\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625731 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[11\] mux17.vhd(15) " "Inferred latch for \"xiout\[11\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625731 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[12\] mux17.vhd(15) " "Inferred latch for \"xiout\[12\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625731 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[13\] mux17.vhd(15) " "Inferred latch for \"xiout\[13\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625731 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[14\] mux17.vhd(15) " "Inferred latch for \"xiout\[14\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625731 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[15\] mux17.vhd(15) " "Inferred latch for \"xiout\[15\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625731 "|ziggHard|ZHdata:c1|V1:c1|Mux17:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "V2 ZHdata:c1\|V2:c2 " "Elaborating entity \"V2\" for hierarchy \"ZHdata:c1\|V2:c2\"" {  } { { "ZHdata.vhd" "c2" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454625734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux18 ZHdata:c1\|V2:c2\|Mux18:c1 " "Elaborating entity \"Mux18\" for hierarchy \"ZHdata:c1\|V2:c2\|Mux18:c1\"" {  } { { "V2.vhd" "c1" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V2.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454625743 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outTemp mux18.vhd(15) " "VHDL Process Statement warning at mux18.vhd(15): inferring latch(es) for signal or variable \"outTemp\", which holds its previous value in one or more paths through the process" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454625745 "|ziggHard|ZHdata:c1|V2:c2|Mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[0\] mux18.vhd(19) " "Inferred latch for \"outTemp\[0\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625745 "|ziggHard|ZHdata:c1|V2:c2|Mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[1\] mux18.vhd(19) " "Inferred latch for \"outTemp\[1\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625745 "|ziggHard|ZHdata:c1|V2:c2|Mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[2\] mux18.vhd(19) " "Inferred latch for \"outTemp\[2\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625745 "|ziggHard|ZHdata:c1|V2:c2|Mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[3\] mux18.vhd(19) " "Inferred latch for \"outTemp\[3\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625745 "|ziggHard|ZHdata:c1|V2:c2|Mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[4\] mux18.vhd(19) " "Inferred latch for \"outTemp\[4\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625745 "|ziggHard|ZHdata:c1|V2:c2|Mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[5\] mux18.vhd(19) " "Inferred latch for \"outTemp\[5\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625745 "|ziggHard|ZHdata:c1|V2:c2|Mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[6\] mux18.vhd(19) " "Inferred latch for \"outTemp\[6\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625745 "|ziggHard|ZHdata:c1|V2:c2|Mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[7\] mux18.vhd(19) " "Inferred latch for \"outTemp\[7\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625745 "|ziggHard|ZHdata:c1|V2:c2|Mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[8\] mux18.vhd(19) " "Inferred latch for \"outTemp\[8\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625745 "|ziggHard|ZHdata:c1|V2:c2|Mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[9\] mux18.vhd(19) " "Inferred latch for \"outTemp\[9\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625745 "|ziggHard|ZHdata:c1|V2:c2|Mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[10\] mux18.vhd(19) " "Inferred latch for \"outTemp\[10\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625745 "|ziggHard|ZHdata:c1|V2:c2|Mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[11\] mux18.vhd(19) " "Inferred latch for \"outTemp\[11\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625745 "|ziggHard|ZHdata:c1|V2:c2|Mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[12\] mux18.vhd(19) " "Inferred latch for \"outTemp\[12\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625745 "|ziggHard|ZHdata:c1|V2:c2|Mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[13\] mux18.vhd(19) " "Inferred latch for \"outTemp\[13\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625745 "|ziggHard|ZHdata:c1|V2:c2|Mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[14\] mux18.vhd(19) " "Inferred latch for \"outTemp\[14\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625745 "|ziggHard|ZHdata:c1|V2:c2|Mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[15\] mux18.vhd(19) " "Inferred latch for \"outTemp\[15\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625745 "|ziggHard|ZHdata:c1|V2:c2|Mux18:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux19 ZHdata:c1\|V2:c2\|Mux19:c2 " "Elaborating entity \"Mux19\" for hierarchy \"ZHdata:c1\|V2:c2\|Mux19:c2\"" {  } { { "V2.vhd" "c2" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V2.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454625748 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "U1out mux19.vhd(15) " "VHDL Process Statement warning at mux19.vhd(15): inferring latch(es) for signal or variable \"U1out\", which holds its previous value in one or more paths through the process" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454625749 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fxs1out mux19.vhd(15) " "VHDL Process Statement warning at mux19.vhd(15): inferring latch(es) for signal or variable \"fxs1out\", which holds its previous value in one or more paths through the process" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454625749 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[0\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[0\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625749 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[1\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[1\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625749 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[2\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[2\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625749 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[3\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[3\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625750 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[4\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[4\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625750 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[5\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[5\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625750 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[6\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[6\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625750 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[7\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[7\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625750 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[8\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[8\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625750 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[9\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[9\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625750 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[10\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[10\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625750 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[11\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[11\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625750 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[12\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[12\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625750 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[13\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[13\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625750 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[14\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[14\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625750 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[15\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[15\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625750 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[0\] mux19.vhd(15) " "Inferred latch for \"U1out\[0\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625750 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[1\] mux19.vhd(15) " "Inferred latch for \"U1out\[1\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625750 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[2\] mux19.vhd(15) " "Inferred latch for \"U1out\[2\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625750 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[3\] mux19.vhd(15) " "Inferred latch for \"U1out\[3\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625750 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[4\] mux19.vhd(15) " "Inferred latch for \"U1out\[4\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625750 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[5\] mux19.vhd(15) " "Inferred latch for \"U1out\[5\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625750 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[6\] mux19.vhd(15) " "Inferred latch for \"U1out\[6\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625750 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[7\] mux19.vhd(15) " "Inferred latch for \"U1out\[7\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625750 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[8\] mux19.vhd(15) " "Inferred latch for \"U1out\[8\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625750 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[9\] mux19.vhd(15) " "Inferred latch for \"U1out\[9\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625750 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[10\] mux19.vhd(15) " "Inferred latch for \"U1out\[10\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625750 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[11\] mux19.vhd(15) " "Inferred latch for \"U1out\[11\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625750 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[12\] mux19.vhd(15) " "Inferred latch for \"U1out\[12\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625750 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[13\] mux19.vhd(15) " "Inferred latch for \"U1out\[13\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625750 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[14\] mux19.vhd(15) " "Inferred latch for \"U1out\[14\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625750 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[15\] mux19.vhd(15) " "Inferred latch for \"U1out\[15\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625750 "|ziggHard|ZHdata:c1|V2:c2|Mux19:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "V3 ZHdata:c1\|V3:c3 " "Elaborating entity \"V3\" for hierarchy \"ZHdata:c1\|V3:c3\"" {  } { { "ZHdata.vhd" "c3" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454625753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux20 ZHdata:c1\|V3:c3\|Mux20:c1 " "Elaborating entity \"Mux20\" for hierarchy \"ZHdata:c1\|V3:c3\|Mux20:c1\"" {  } { { "V3.vhd" "c1" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V3.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454625763 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outTemp mux20.vhd(15) " "VHDL Process Statement warning at mux20.vhd(15): inferring latch(es) for signal or variable \"outTemp\", which holds its previous value in one or more paths through the process" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454625764 "|ziggHard|ZHdata:c1|V3:c3|Mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[0\] mux20.vhd(19) " "Inferred latch for \"outTemp\[0\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625764 "|ziggHard|ZHdata:c1|V3:c3|Mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[1\] mux20.vhd(19) " "Inferred latch for \"outTemp\[1\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625764 "|ziggHard|ZHdata:c1|V3:c3|Mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[2\] mux20.vhd(19) " "Inferred latch for \"outTemp\[2\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625764 "|ziggHard|ZHdata:c1|V3:c3|Mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[3\] mux20.vhd(19) " "Inferred latch for \"outTemp\[3\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625764 "|ziggHard|ZHdata:c1|V3:c3|Mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[4\] mux20.vhd(19) " "Inferred latch for \"outTemp\[4\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625764 "|ziggHard|ZHdata:c1|V3:c3|Mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[5\] mux20.vhd(19) " "Inferred latch for \"outTemp\[5\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625764 "|ziggHard|ZHdata:c1|V3:c3|Mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[6\] mux20.vhd(19) " "Inferred latch for \"outTemp\[6\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625765 "|ziggHard|ZHdata:c1|V3:c3|Mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[7\] mux20.vhd(19) " "Inferred latch for \"outTemp\[7\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625765 "|ziggHard|ZHdata:c1|V3:c3|Mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[8\] mux20.vhd(19) " "Inferred latch for \"outTemp\[8\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625765 "|ziggHard|ZHdata:c1|V3:c3|Mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[9\] mux20.vhd(19) " "Inferred latch for \"outTemp\[9\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625765 "|ziggHard|ZHdata:c1|V3:c3|Mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[10\] mux20.vhd(19) " "Inferred latch for \"outTemp\[10\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625765 "|ziggHard|ZHdata:c1|V3:c3|Mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[11\] mux20.vhd(19) " "Inferred latch for \"outTemp\[11\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625765 "|ziggHard|ZHdata:c1|V3:c3|Mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[12\] mux20.vhd(19) " "Inferred latch for \"outTemp\[12\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625765 "|ziggHard|ZHdata:c1|V3:c3|Mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[13\] mux20.vhd(19) " "Inferred latch for \"outTemp\[13\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625765 "|ziggHard|ZHdata:c1|V3:c3|Mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[14\] mux20.vhd(19) " "Inferred latch for \"outTemp\[14\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625765 "|ziggHard|ZHdata:c1|V3:c3|Mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[15\] mux20.vhd(19) " "Inferred latch for \"outTemp\[15\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625765 "|ziggHard|ZHdata:c1|V3:c3|Mux20:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux21 ZHdata:c1\|V3:c3\|Mux21:c2 " "Elaborating entity \"Mux21\" for hierarchy \"ZHdata:c1\|V3:c3\|Mux21:c2\"" {  } { { "V3.vhd" "c2" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V3.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454625767 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iout mux21.vhd(15) " "VHDL Process Statement warning at mux21.vhd(15): inferring latch(es) for signal or variable \"iout\", which holds its previous value in one or more paths through the process" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454625768 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ys1out mux21.vhd(15) " "VHDL Process Statement warning at mux21.vhd(15): inferring latch(es) for signal or variable \"ys1out\", which holds its previous value in one or more paths through the process" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454625768 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fxout mux21.vhd(15) " "VHDL Process Statement warning at mux21.vhd(15): inferring latch(es) for signal or variable \"fxout\", which holds its previous value in one or more paths through the process" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454625768 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[0\] mux21.vhd(15) " "Inferred latch for \"fxout\[0\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625768 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[1\] mux21.vhd(15) " "Inferred latch for \"fxout\[1\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625768 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[2\] mux21.vhd(15) " "Inferred latch for \"fxout\[2\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625768 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[3\] mux21.vhd(15) " "Inferred latch for \"fxout\[3\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625768 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[4\] mux21.vhd(15) " "Inferred latch for \"fxout\[4\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625768 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[5\] mux21.vhd(15) " "Inferred latch for \"fxout\[5\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625768 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[6\] mux21.vhd(15) " "Inferred latch for \"fxout\[6\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625768 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[7\] mux21.vhd(15) " "Inferred latch for \"fxout\[7\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625768 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[8\] mux21.vhd(15) " "Inferred latch for \"fxout\[8\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625768 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[9\] mux21.vhd(15) " "Inferred latch for \"fxout\[9\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625768 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[10\] mux21.vhd(15) " "Inferred latch for \"fxout\[10\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625768 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[11\] mux21.vhd(15) " "Inferred latch for \"fxout\[11\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625768 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[12\] mux21.vhd(15) " "Inferred latch for \"fxout\[12\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625768 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[13\] mux21.vhd(15) " "Inferred latch for \"fxout\[13\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[14\] mux21.vhd(15) " "Inferred latch for \"fxout\[14\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[15\] mux21.vhd(15) " "Inferred latch for \"fxout\[15\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[0\] mux21.vhd(15) " "Inferred latch for \"ys1out\[0\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[1\] mux21.vhd(15) " "Inferred latch for \"ys1out\[1\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[2\] mux21.vhd(15) " "Inferred latch for \"ys1out\[2\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[3\] mux21.vhd(15) " "Inferred latch for \"ys1out\[3\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[4\] mux21.vhd(15) " "Inferred latch for \"ys1out\[4\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[5\] mux21.vhd(15) " "Inferred latch for \"ys1out\[5\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[6\] mux21.vhd(15) " "Inferred latch for \"ys1out\[6\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[7\] mux21.vhd(15) " "Inferred latch for \"ys1out\[7\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[8\] mux21.vhd(15) " "Inferred latch for \"ys1out\[8\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[9\] mux21.vhd(15) " "Inferred latch for \"ys1out\[9\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[10\] mux21.vhd(15) " "Inferred latch for \"ys1out\[10\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[11\] mux21.vhd(15) " "Inferred latch for \"ys1out\[11\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[12\] mux21.vhd(15) " "Inferred latch for \"ys1out\[12\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[13\] mux21.vhd(15) " "Inferred latch for \"ys1out\[13\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[14\] mux21.vhd(15) " "Inferred latch for \"ys1out\[14\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[15\] mux21.vhd(15) " "Inferred latch for \"ys1out\[15\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[0\] mux21.vhd(15) " "Inferred latch for \"iout\[0\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[1\] mux21.vhd(15) " "Inferred latch for \"iout\[1\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[2\] mux21.vhd(15) " "Inferred latch for \"iout\[2\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[3\] mux21.vhd(15) " "Inferred latch for \"iout\[3\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[4\] mux21.vhd(15) " "Inferred latch for \"iout\[4\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[5\] mux21.vhd(15) " "Inferred latch for \"iout\[5\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[6\] mux21.vhd(15) " "Inferred latch for \"iout\[6\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[7\] mux21.vhd(15) " "Inferred latch for \"iout\[7\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[8\] mux21.vhd(15) " "Inferred latch for \"iout\[8\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[9\] mux21.vhd(15) " "Inferred latch for \"iout\[9\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[10\] mux21.vhd(15) " "Inferred latch for \"iout\[10\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[11\] mux21.vhd(15) " "Inferred latch for \"iout\[11\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[12\] mux21.vhd(15) " "Inferred latch for \"iout\[12\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[13\] mux21.vhd(15) " "Inferred latch for \"iout\[13\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[14\] mux21.vhd(15) " "Inferred latch for \"iout\[14\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[15\] mux21.vhd(15) " "Inferred latch for \"iout\[15\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625769 "|ziggHard|ZHdata:c1|V3:c3|Mux21:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "V4 ZHdata:c1\|V4:c4 " "Elaborating entity \"V4\" for hierarchy \"ZHdata:c1\|V4:c4\"" {  } { { "ZHdata.vhd" "c4" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454625772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux22 ZHdata:c1\|V4:c4\|Mux22:c1 " "Elaborating entity \"Mux22\" for hierarchy \"ZHdata:c1\|V4:c4\|Mux22:c1\"" {  } { { "V4.vhd" "c1" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V4.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454625783 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outTemp mux22.vhd(15) " "VHDL Process Statement warning at mux22.vhd(15): inferring latch(es) for signal or variable \"outTemp\", which holds its previous value in one or more paths through the process" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454625784 "|ziggHard|ZHdata:c1|V4:c4|Mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[0\] mux22.vhd(19) " "Inferred latch for \"outTemp\[0\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625785 "|ziggHard|ZHdata:c1|V4:c4|Mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[1\] mux22.vhd(19) " "Inferred latch for \"outTemp\[1\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625785 "|ziggHard|ZHdata:c1|V4:c4|Mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[2\] mux22.vhd(19) " "Inferred latch for \"outTemp\[2\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625785 "|ziggHard|ZHdata:c1|V4:c4|Mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[3\] mux22.vhd(19) " "Inferred latch for \"outTemp\[3\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625785 "|ziggHard|ZHdata:c1|V4:c4|Mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[4\] mux22.vhd(19) " "Inferred latch for \"outTemp\[4\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625785 "|ziggHard|ZHdata:c1|V4:c4|Mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[5\] mux22.vhd(19) " "Inferred latch for \"outTemp\[5\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625785 "|ziggHard|ZHdata:c1|V4:c4|Mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[6\] mux22.vhd(19) " "Inferred latch for \"outTemp\[6\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625785 "|ziggHard|ZHdata:c1|V4:c4|Mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[7\] mux22.vhd(19) " "Inferred latch for \"outTemp\[7\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625785 "|ziggHard|ZHdata:c1|V4:c4|Mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[8\] mux22.vhd(19) " "Inferred latch for \"outTemp\[8\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625785 "|ziggHard|ZHdata:c1|V4:c4|Mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[9\] mux22.vhd(19) " "Inferred latch for \"outTemp\[9\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625785 "|ziggHard|ZHdata:c1|V4:c4|Mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[10\] mux22.vhd(19) " "Inferred latch for \"outTemp\[10\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625785 "|ziggHard|ZHdata:c1|V4:c4|Mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[11\] mux22.vhd(19) " "Inferred latch for \"outTemp\[11\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625785 "|ziggHard|ZHdata:c1|V4:c4|Mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[12\] mux22.vhd(19) " "Inferred latch for \"outTemp\[12\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625785 "|ziggHard|ZHdata:c1|V4:c4|Mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[13\] mux22.vhd(19) " "Inferred latch for \"outTemp\[13\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625785 "|ziggHard|ZHdata:c1|V4:c4|Mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[14\] mux22.vhd(19) " "Inferred latch for \"outTemp\[14\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625785 "|ziggHard|ZHdata:c1|V4:c4|Mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[15\] mux22.vhd(19) " "Inferred latch for \"outTemp\[15\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625785 "|ziggHard|ZHdata:c1|V4:c4|Mux22:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux23 ZHdata:c1\|V4:c4\|Mux23:c2 " "Elaborating entity \"Mux23\" for hierarchy \"ZHdata:c1\|V4:c4\|Mux23:c2\"" {  } { { "V4.vhd" "c2" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V4.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454625788 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "U1Aout mux23.vhd(15) " "VHDL Process Statement warning at mux23.vhd(15): inferring latch(es) for signal or variable \"U1Aout\", which holds its previous value in one or more paths through the process" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454625789 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "xusqout mux23.vhd(15) " "VHDL Process Statement warning at mux23.vhd(15): inferring latch(es) for signal or variable \"xusqout\", which holds its previous value in one or more paths through the process" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454625789 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[0\] mux23.vhd(15) " "Inferred latch for \"xusqout\[0\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625789 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[1\] mux23.vhd(15) " "Inferred latch for \"xusqout\[1\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625789 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[2\] mux23.vhd(15) " "Inferred latch for \"xusqout\[2\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625789 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[3\] mux23.vhd(15) " "Inferred latch for \"xusqout\[3\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625789 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[4\] mux23.vhd(15) " "Inferred latch for \"xusqout\[4\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625789 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[5\] mux23.vhd(15) " "Inferred latch for \"xusqout\[5\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625789 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[6\] mux23.vhd(15) " "Inferred latch for \"xusqout\[6\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625789 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[7\] mux23.vhd(15) " "Inferred latch for \"xusqout\[7\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625789 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[8\] mux23.vhd(15) " "Inferred latch for \"xusqout\[8\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625789 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[9\] mux23.vhd(15) " "Inferred latch for \"xusqout\[9\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625789 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[10\] mux23.vhd(15) " "Inferred latch for \"xusqout\[10\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625789 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[11\] mux23.vhd(15) " "Inferred latch for \"xusqout\[11\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625789 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[12\] mux23.vhd(15) " "Inferred latch for \"xusqout\[12\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625789 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[13\] mux23.vhd(15) " "Inferred latch for \"xusqout\[13\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625789 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[14\] mux23.vhd(15) " "Inferred latch for \"xusqout\[14\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625789 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[15\] mux23.vhd(15) " "Inferred latch for \"xusqout\[15\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625789 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[0\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[0\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625789 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[1\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[1\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625789 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[2\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[2\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625789 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[3\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[3\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625789 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[4\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[4\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625789 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[5\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[5\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625789 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[6\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[6\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625789 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[7\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[7\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625789 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[8\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[8\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625789 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[9\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[9\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625789 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[10\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[10\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625789 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[11\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[11\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625790 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[12\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[12\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625790 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[13\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[13\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625790 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[14\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[14\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625790 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[15\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[15\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625790 "|ziggHard|ZHdata:c1|V4:c4|Mux23:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_33 ZHdata:c1\|LFSR_33:c5 " "Elaborating entity \"LFSR_33\" for hierarchy \"ZHdata:c1\|LFSR_33:c5\"" {  } { { "ZHdata.vhd" "c5" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454625793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zighardLUT ZHdata:c1\|zighardLUT:c6 " "Elaborating entity \"zighardLUT\" for hierarchy \"ZHdata:c1\|zighardLUT:c6\"" {  } { { "ZHdata.vhd" "c6" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454625802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ZHdata:c1\|zighardLUT:c6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ZHdata:c1\|zighardLUT:c6\|altsyncram:altsyncram_component\"" {  } { { "zighardLUT.vhd" "altsyncram_component" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/zighardLUT.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454625881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ZHdata:c1\|zighardLUT:c6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ZHdata:c1\|zighardLUT:c6\|altsyncram:altsyncram_component\"" {  } { { "zighardLUT.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/zighardLUT.vhd" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454625897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ZHdata:c1\|zighardLUT:c6\|altsyncram:altsyncram_component " "Instantiated megafunction \"ZHdata:c1\|zighardLUT:c6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Ziggurat_LUT.mif " "Parameter \"init_file\" = \"Ziggurat_LUT.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454625897 ""}  } { { "zighardLUT.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/zighardLUT.vhd" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652454625897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s1u3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s1u3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s1u3 " "Found entity 1: altsyncram_s1u3" {  } { { "db/altsyncram_s1u3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/db/altsyncram_s1u3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454625955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454625955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s1u3 ZHdata:c1\|zighardLUT:c6\|altsyncram:altsyncram_component\|altsyncram_s1u3:auto_generated " "Elaborating entity \"altsyncram_s1u3\" for hierarchy \"ZHdata:c1\|zighardLUT:c6\|altsyncram:altsyncram_component\|altsyncram_s1u3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454625958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult1 ZHdata:c1\|mult1:c7 " "Elaborating entity \"mult1\" for hierarchy \"ZHdata:c1\|mult1:c7\"" {  } { { "ZHdata.vhd" "c7" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454625997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux1 ZHdata:c1\|mult1:c7\|Mux1:c1 " "Elaborating entity \"Mux1\" for hierarchy \"ZHdata:c1\|mult1:c7\|Mux1:c1\"" {  } { { "mult1.vhd" "c1" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult1.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454626000 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outTemp Mux1.vhd(15) " "VHDL Process Statement warning at Mux1.vhd(15): inferring latch(es) for signal or variable \"outTemp\", which holds its previous value in one or more paths through the process" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454626001 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[0\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[0\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626001 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[1\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[1\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626001 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[2\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[2\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626001 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[3\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[3\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626001 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[4\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[4\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626001 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[5\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[5\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626001 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[6\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[6\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626001 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[7\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[7\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626001 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[8\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[8\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626001 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[9\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[9\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626001 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[10\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[10\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626001 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[11\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[11\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626001 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[12\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[12\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626001 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[13\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[13\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626001 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[14\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[14\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626001 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[15\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[15\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626001 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 ZHdata:c1\|mult1:c7\|Mux2:c2 " "Elaborating entity \"Mux2\" for hierarchy \"ZHdata:c1\|mult1:c7\|Mux2:c2\"" {  } { { "mult1.vhd" "c2" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult1.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454626002 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outTemp mux2.vhd(15) " "VHDL Process Statement warning at mux2.vhd(15): inferring latch(es) for signal or variable \"outTemp\", which holds its previous value in one or more paths through the process" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454626003 "|ziggHard|ZHdata:c1|mult1:c7|Mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[0\] mux2.vhd(19) " "Inferred latch for \"outTemp\[0\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626003 "|ziggHard|ZHdata:c1|mult1:c7|Mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[1\] mux2.vhd(19) " "Inferred latch for \"outTemp\[1\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626003 "|ziggHard|ZHdata:c1|mult1:c7|Mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[2\] mux2.vhd(19) " "Inferred latch for \"outTemp\[2\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626003 "|ziggHard|ZHdata:c1|mult1:c7|Mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[3\] mux2.vhd(19) " "Inferred latch for \"outTemp\[3\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626003 "|ziggHard|ZHdata:c1|mult1:c7|Mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[4\] mux2.vhd(19) " "Inferred latch for \"outTemp\[4\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626003 "|ziggHard|ZHdata:c1|mult1:c7|Mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[5\] mux2.vhd(19) " "Inferred latch for \"outTemp\[5\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626003 "|ziggHard|ZHdata:c1|mult1:c7|Mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[6\] mux2.vhd(19) " "Inferred latch for \"outTemp\[6\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626003 "|ziggHard|ZHdata:c1|mult1:c7|Mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[7\] mux2.vhd(19) " "Inferred latch for \"outTemp\[7\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626003 "|ziggHard|ZHdata:c1|mult1:c7|Mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[8\] mux2.vhd(19) " "Inferred latch for \"outTemp\[8\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626003 "|ziggHard|ZHdata:c1|mult1:c7|Mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[9\] mux2.vhd(19) " "Inferred latch for \"outTemp\[9\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626004 "|ziggHard|ZHdata:c1|mult1:c7|Mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[10\] mux2.vhd(19) " "Inferred latch for \"outTemp\[10\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626004 "|ziggHard|ZHdata:c1|mult1:c7|Mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[11\] mux2.vhd(19) " "Inferred latch for \"outTemp\[11\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626004 "|ziggHard|ZHdata:c1|mult1:c7|Mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[12\] mux2.vhd(19) " "Inferred latch for \"outTemp\[12\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626004 "|ziggHard|ZHdata:c1|mult1:c7|Mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[13\] mux2.vhd(19) " "Inferred latch for \"outTemp\[13\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626004 "|ziggHard|ZHdata:c1|mult1:c7|Mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[14\] mux2.vhd(19) " "Inferred latch for \"outTemp\[14\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626004 "|ziggHard|ZHdata:c1|mult1:c7|Mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[15\] mux2.vhd(19) " "Inferred latch for \"outTemp\[15\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626004 "|ziggHard|ZHdata:c1|mult1:c7|Mux2:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3 ZHdata:c1\|mult1:c7\|Mux3:c3 " "Elaborating entity \"Mux3\" for hierarchy \"ZHdata:c1\|mult1:c7\|Mux3:c3\"" {  } { { "mult1.vhd" "c3" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult1.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454626005 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "U1Aout mux3.vhd(15) " "VHDL Process Statement warning at mux3.vhd(15): inferring latch(es) for signal or variable \"U1Aout\", which holds its previous value in one or more paths through the process" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454626006 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "YS1out mux3.vhd(15) " "VHDL Process Statement warning at mux3.vhd(15): inferring latch(es) for signal or variable \"YS1out\", which holds its previous value in one or more paths through the process" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454626006 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[0\] mux3.vhd(15) " "Inferred latch for \"YS1out\[0\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626006 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[1\] mux3.vhd(15) " "Inferred latch for \"YS1out\[1\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626006 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[2\] mux3.vhd(15) " "Inferred latch for \"YS1out\[2\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626006 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[3\] mux3.vhd(15) " "Inferred latch for \"YS1out\[3\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626006 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[4\] mux3.vhd(15) " "Inferred latch for \"YS1out\[4\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626006 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[5\] mux3.vhd(15) " "Inferred latch for \"YS1out\[5\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626006 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[6\] mux3.vhd(15) " "Inferred latch for \"YS1out\[6\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626006 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[7\] mux3.vhd(15) " "Inferred latch for \"YS1out\[7\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626006 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[8\] mux3.vhd(15) " "Inferred latch for \"YS1out\[8\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626006 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[9\] mux3.vhd(15) " "Inferred latch for \"YS1out\[9\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626007 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[10\] mux3.vhd(15) " "Inferred latch for \"YS1out\[10\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626007 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[11\] mux3.vhd(15) " "Inferred latch for \"YS1out\[11\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626007 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[12\] mux3.vhd(15) " "Inferred latch for \"YS1out\[12\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626007 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[13\] mux3.vhd(15) " "Inferred latch for \"YS1out\[13\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626007 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[14\] mux3.vhd(15) " "Inferred latch for \"YS1out\[14\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626007 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[15\] mux3.vhd(15) " "Inferred latch for \"YS1out\[15\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626007 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[0\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[0\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626007 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[1\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[1\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626007 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[2\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[2\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626007 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[3\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[3\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626007 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[4\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[4\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626007 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[5\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[5\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626007 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[6\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[6\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626007 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[7\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[7\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626007 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[8\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[8\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626007 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[9\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[9\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626007 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[10\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[10\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626007 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[11\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[11\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626007 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[12\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[12\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626007 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[13\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[13\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626007 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[14\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[14\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626007 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[15\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[15\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626007 "|ziggHard|ZHdata:c1|mult1:c7|Mux3:c3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult2 ZHdata:c1\|mult2:c8 " "Elaborating entity \"mult2\" for hierarchy \"ZHdata:c1\|mult2:c8\"" {  } { { "ZHdata.vhd" "c8" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454626009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 ZHdata:c1\|mult2:c8\|Mux4:c1 " "Elaborating entity \"Mux4\" for hierarchy \"ZHdata:c1\|mult2:c8\|Mux4:c1\"" {  } { { "mult2.vhd" "c1" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454626012 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outTemp mux4.vhd(15) " "VHDL Process Statement warning at mux4.vhd(15): inferring latch(es) for signal or variable \"outTemp\", which holds its previous value in one or more paths through the process" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454626013 "|ziggHard|ZHdata:c1|mult2:c8|Mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[0\] mux4.vhd(19) " "Inferred latch for \"outTemp\[0\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626013 "|ziggHard|ZHdata:c1|mult2:c8|Mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[1\] mux4.vhd(19) " "Inferred latch for \"outTemp\[1\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626013 "|ziggHard|ZHdata:c1|mult2:c8|Mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[2\] mux4.vhd(19) " "Inferred latch for \"outTemp\[2\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626013 "|ziggHard|ZHdata:c1|mult2:c8|Mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[3\] mux4.vhd(19) " "Inferred latch for \"outTemp\[3\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626013 "|ziggHard|ZHdata:c1|mult2:c8|Mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[4\] mux4.vhd(19) " "Inferred latch for \"outTemp\[4\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626013 "|ziggHard|ZHdata:c1|mult2:c8|Mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[5\] mux4.vhd(19) " "Inferred latch for \"outTemp\[5\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626013 "|ziggHard|ZHdata:c1|mult2:c8|Mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[6\] mux4.vhd(19) " "Inferred latch for \"outTemp\[6\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626013 "|ziggHard|ZHdata:c1|mult2:c8|Mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[7\] mux4.vhd(19) " "Inferred latch for \"outTemp\[7\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626013 "|ziggHard|ZHdata:c1|mult2:c8|Mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[8\] mux4.vhd(19) " "Inferred latch for \"outTemp\[8\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626013 "|ziggHard|ZHdata:c1|mult2:c8|Mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[9\] mux4.vhd(19) " "Inferred latch for \"outTemp\[9\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626013 "|ziggHard|ZHdata:c1|mult2:c8|Mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[10\] mux4.vhd(19) " "Inferred latch for \"outTemp\[10\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626013 "|ziggHard|ZHdata:c1|mult2:c8|Mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[11\] mux4.vhd(19) " "Inferred latch for \"outTemp\[11\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626013 "|ziggHard|ZHdata:c1|mult2:c8|Mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[12\] mux4.vhd(19) " "Inferred latch for \"outTemp\[12\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626013 "|ziggHard|ZHdata:c1|mult2:c8|Mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[13\] mux4.vhd(19) " "Inferred latch for \"outTemp\[13\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626013 "|ziggHard|ZHdata:c1|mult2:c8|Mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[14\] mux4.vhd(19) " "Inferred latch for \"outTemp\[14\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626013 "|ziggHard|ZHdata:c1|mult2:c8|Mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[15\] mux4.vhd(19) " "Inferred latch for \"outTemp\[15\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626013 "|ziggHard|ZHdata:c1|mult2:c8|Mux4:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux5 ZHdata:c1\|mult2:c8\|Mux5:c2 " "Elaborating entity \"Mux5\" for hierarchy \"ZHdata:c1\|mult2:c8\|Mux5:c2\"" {  } { { "mult2.vhd" "c2" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454626014 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outTemp mux5.vhd(15) " "VHDL Process Statement warning at mux5.vhd(15): inferring latch(es) for signal or variable \"outTemp\", which holds its previous value in one or more paths through the process" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454626015 "|ziggHard|ZHdata:c1|mult2:c8|Mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[0\] mux5.vhd(19) " "Inferred latch for \"outTemp\[0\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626015 "|ziggHard|ZHdata:c1|mult2:c8|Mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[1\] mux5.vhd(19) " "Inferred latch for \"outTemp\[1\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626015 "|ziggHard|ZHdata:c1|mult2:c8|Mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[2\] mux5.vhd(19) " "Inferred latch for \"outTemp\[2\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626015 "|ziggHard|ZHdata:c1|mult2:c8|Mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[3\] mux5.vhd(19) " "Inferred latch for \"outTemp\[3\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626015 "|ziggHard|ZHdata:c1|mult2:c8|Mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[4\] mux5.vhd(19) " "Inferred latch for \"outTemp\[4\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626015 "|ziggHard|ZHdata:c1|mult2:c8|Mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[5\] mux5.vhd(19) " "Inferred latch for \"outTemp\[5\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626015 "|ziggHard|ZHdata:c1|mult2:c8|Mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[6\] mux5.vhd(19) " "Inferred latch for \"outTemp\[6\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626015 "|ziggHard|ZHdata:c1|mult2:c8|Mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[7\] mux5.vhd(19) " "Inferred latch for \"outTemp\[7\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626015 "|ziggHard|ZHdata:c1|mult2:c8|Mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[8\] mux5.vhd(19) " "Inferred latch for \"outTemp\[8\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626015 "|ziggHard|ZHdata:c1|mult2:c8|Mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[9\] mux5.vhd(19) " "Inferred latch for \"outTemp\[9\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626016 "|ziggHard|ZHdata:c1|mult2:c8|Mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[10\] mux5.vhd(19) " "Inferred latch for \"outTemp\[10\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626016 "|ziggHard|ZHdata:c1|mult2:c8|Mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[11\] mux5.vhd(19) " "Inferred latch for \"outTemp\[11\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626016 "|ziggHard|ZHdata:c1|mult2:c8|Mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[12\] mux5.vhd(19) " "Inferred latch for \"outTemp\[12\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626016 "|ziggHard|ZHdata:c1|mult2:c8|Mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[13\] mux5.vhd(19) " "Inferred latch for \"outTemp\[13\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626016 "|ziggHard|ZHdata:c1|mult2:c8|Mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[14\] mux5.vhd(19) " "Inferred latch for \"outTemp\[14\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626016 "|ziggHard|ZHdata:c1|mult2:c8|Mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[15\] mux5.vhd(19) " "Inferred latch for \"outTemp\[15\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626016 "|ziggHard|ZHdata:c1|mult2:c8|Mux5:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux6 ZHdata:c1\|mult2:c8\|Mux6:c3 " "Elaborating entity \"Mux6\" for hierarchy \"ZHdata:c1\|mult2:c8\|Mux6:c3\"" {  } { { "mult2.vhd" "c3" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454626016 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "xuout mux6.vhd(15) " "VHDL Process Statement warning at mux6.vhd(15): inferring latch(es) for signal or variable \"xuout\", which holds its previous value in one or more paths through the process" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454626017 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fxs1out mux6.vhd(15) " "VHDL Process Statement warning at mux6.vhd(15): inferring latch(es) for signal or variable \"fxs1out\", which holds its previous value in one or more paths through the process" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454626017 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "xusqout mux6.vhd(15) " "VHDL Process Statement warning at mux6.vhd(15): inferring latch(es) for signal or variable \"xusqout\", which holds its previous value in one or more paths through the process" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454626017 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[0\] mux6.vhd(15) " "Inferred latch for \"xusqout\[0\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626017 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[1\] mux6.vhd(15) " "Inferred latch for \"xusqout\[1\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626017 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[2\] mux6.vhd(15) " "Inferred latch for \"xusqout\[2\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626017 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[3\] mux6.vhd(15) " "Inferred latch for \"xusqout\[3\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626017 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[4\] mux6.vhd(15) " "Inferred latch for \"xusqout\[4\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626017 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[5\] mux6.vhd(15) " "Inferred latch for \"xusqout\[5\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626017 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[6\] mux6.vhd(15) " "Inferred latch for \"xusqout\[6\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626017 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[7\] mux6.vhd(15) " "Inferred latch for \"xusqout\[7\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626017 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[8\] mux6.vhd(15) " "Inferred latch for \"xusqout\[8\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626017 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[9\] mux6.vhd(15) " "Inferred latch for \"xusqout\[9\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626017 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[10\] mux6.vhd(15) " "Inferred latch for \"xusqout\[10\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626017 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[11\] mux6.vhd(15) " "Inferred latch for \"xusqout\[11\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626017 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[12\] mux6.vhd(15) " "Inferred latch for \"xusqout\[12\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626017 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[13\] mux6.vhd(15) " "Inferred latch for \"xusqout\[13\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[14\] mux6.vhd(15) " "Inferred latch for \"xusqout\[14\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[15\] mux6.vhd(15) " "Inferred latch for \"xusqout\[15\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[0\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[0\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[1\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[1\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[2\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[2\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[3\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[3\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[4\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[4\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[5\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[5\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[6\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[6\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[7\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[7\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[8\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[8\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[9\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[9\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[10\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[10\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[11\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[11\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[12\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[12\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[13\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[13\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[14\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[14\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[15\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[15\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[0\] mux6.vhd(15) " "Inferred latch for \"xuout\[0\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[1\] mux6.vhd(15) " "Inferred latch for \"xuout\[1\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[2\] mux6.vhd(15) " "Inferred latch for \"xuout\[2\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[3\] mux6.vhd(15) " "Inferred latch for \"xuout\[3\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[4\] mux6.vhd(15) " "Inferred latch for \"xuout\[4\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[5\] mux6.vhd(15) " "Inferred latch for \"xuout\[5\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[6\] mux6.vhd(15) " "Inferred latch for \"xuout\[6\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[7\] mux6.vhd(15) " "Inferred latch for \"xuout\[7\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[8\] mux6.vhd(15) " "Inferred latch for \"xuout\[8\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[9\] mux6.vhd(15) " "Inferred latch for \"xuout\[9\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[10\] mux6.vhd(15) " "Inferred latch for \"xuout\[10\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[11\] mux6.vhd(15) " "Inferred latch for \"xuout\[11\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[12\] mux6.vhd(15) " "Inferred latch for \"xuout\[12\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[13\] mux6.vhd(15) " "Inferred latch for \"xuout\[13\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[14\] mux6.vhd(15) " "Inferred latch for \"xuout\[14\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[15\] mux6.vhd(15) " "Inferred latch for \"xuout\[15\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626018 "|ziggHard|ZHdata:c1|mult2:c8|Mux6:c3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add1 ZHdata:c1\|add1:c9 " "Elaborating entity \"add1\" for hierarchy \"ZHdata:c1\|add1:c9\"" {  } { { "ZHdata.vhd" "c9" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454626020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux7 ZHdata:c1\|add1:c9\|Mux7:c1 " "Elaborating entity \"Mux7\" for hierarchy \"ZHdata:c1\|add1:c9\|Mux7:c1\"" {  } { { "add1.vhd" "c1" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/add1.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454626023 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter mux7.vhd(26) " "VHDL Process Statement warning at mux7.vhd(26): signal \"inter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652454626024 "|ziggHard|ZHdata:c1|add1:c9|Mux7:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output mux7.vhd(19) " "VHDL Process Statement warning at mux7.vhd(19): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454626024 "|ziggHard|ZHdata:c1|add1:c9|Mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] mux7.vhd(19) " "Inferred latch for \"output\[0\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626024 "|ziggHard|ZHdata:c1|add1:c9|Mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] mux7.vhd(19) " "Inferred latch for \"output\[1\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626024 "|ziggHard|ZHdata:c1|add1:c9|Mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] mux7.vhd(19) " "Inferred latch for \"output\[2\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626024 "|ziggHard|ZHdata:c1|add1:c9|Mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] mux7.vhd(19) " "Inferred latch for \"output\[3\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626024 "|ziggHard|ZHdata:c1|add1:c9|Mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] mux7.vhd(19) " "Inferred latch for \"output\[4\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626024 "|ziggHard|ZHdata:c1|add1:c9|Mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] mux7.vhd(19) " "Inferred latch for \"output\[5\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626024 "|ziggHard|ZHdata:c1|add1:c9|Mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] mux7.vhd(19) " "Inferred latch for \"output\[6\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626024 "|ziggHard|ZHdata:c1|add1:c9|Mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] mux7.vhd(19) " "Inferred latch for \"output\[7\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626024 "|ziggHard|ZHdata:c1|add1:c9|Mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] mux7.vhd(19) " "Inferred latch for \"output\[8\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626024 "|ziggHard|ZHdata:c1|add1:c9|Mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] mux7.vhd(19) " "Inferred latch for \"output\[9\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626024 "|ziggHard|ZHdata:c1|add1:c9|Mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] mux7.vhd(19) " "Inferred latch for \"output\[10\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626024 "|ziggHard|ZHdata:c1|add1:c9|Mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] mux7.vhd(19) " "Inferred latch for \"output\[11\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626024 "|ziggHard|ZHdata:c1|add1:c9|Mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] mux7.vhd(19) " "Inferred latch for \"output\[12\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626024 "|ziggHard|ZHdata:c1|add1:c9|Mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] mux7.vhd(19) " "Inferred latch for \"output\[13\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626024 "|ziggHard|ZHdata:c1|add1:c9|Mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] mux7.vhd(19) " "Inferred latch for \"output\[14\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626024 "|ziggHard|ZHdata:c1|add1:c9|Mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] mux7.vhd(19) " "Inferred latch for \"output\[15\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626024 "|ziggHard|ZHdata:c1|add1:c9|Mux7:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8 ZHdata:c1\|add1:c9\|Mux8:c2 " "Elaborating entity \"Mux8\" for hierarchy \"ZHdata:c1\|add1:c9\|Mux8:c2\"" {  } { { "add1.vhd" "c2" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/add1.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454626027 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outTemp mux8.vhd(15) " "VHDL Process Statement warning at mux8.vhd(15): inferring latch(es) for signal or variable \"outTemp\", which holds its previous value in one or more paths through the process" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454626028 "|ziggHard|ZHdata:c1|add1:c9|Mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[0\] mux8.vhd(19) " "Inferred latch for \"outTemp\[0\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626028 "|ziggHard|ZHdata:c1|add1:c9|Mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[1\] mux8.vhd(19) " "Inferred latch for \"outTemp\[1\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626028 "|ziggHard|ZHdata:c1|add1:c9|Mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[2\] mux8.vhd(19) " "Inferred latch for \"outTemp\[2\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626028 "|ziggHard|ZHdata:c1|add1:c9|Mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[3\] mux8.vhd(19) " "Inferred latch for \"outTemp\[3\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626028 "|ziggHard|ZHdata:c1|add1:c9|Mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[4\] mux8.vhd(19) " "Inferred latch for \"outTemp\[4\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626028 "|ziggHard|ZHdata:c1|add1:c9|Mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[5\] mux8.vhd(19) " "Inferred latch for \"outTemp\[5\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626028 "|ziggHard|ZHdata:c1|add1:c9|Mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[6\] mux8.vhd(19) " "Inferred latch for \"outTemp\[6\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626028 "|ziggHard|ZHdata:c1|add1:c9|Mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[7\] mux8.vhd(19) " "Inferred latch for \"outTemp\[7\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626028 "|ziggHard|ZHdata:c1|add1:c9|Mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[8\] mux8.vhd(19) " "Inferred latch for \"outTemp\[8\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626028 "|ziggHard|ZHdata:c1|add1:c9|Mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[9\] mux8.vhd(19) " "Inferred latch for \"outTemp\[9\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626028 "|ziggHard|ZHdata:c1|add1:c9|Mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[10\] mux8.vhd(19) " "Inferred latch for \"outTemp\[10\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626028 "|ziggHard|ZHdata:c1|add1:c9|Mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[11\] mux8.vhd(19) " "Inferred latch for \"outTemp\[11\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626028 "|ziggHard|ZHdata:c1|add1:c9|Mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[12\] mux8.vhd(19) " "Inferred latch for \"outTemp\[12\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626028 "|ziggHard|ZHdata:c1|add1:c9|Mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[13\] mux8.vhd(19) " "Inferred latch for \"outTemp\[13\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626028 "|ziggHard|ZHdata:c1|add1:c9|Mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[14\] mux8.vhd(19) " "Inferred latch for \"outTemp\[14\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626028 "|ziggHard|ZHdata:c1|add1:c9|Mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[15\] mux8.vhd(19) " "Inferred latch for \"outTemp\[15\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626028 "|ziggHard|ZHdata:c1|add1:c9|Mux8:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux9 ZHdata:c1\|add1:c9\|Mux9:c3 " "Elaborating entity \"Mux9\" for hierarchy \"ZHdata:c1\|add1:c9\|Mux9:c3\"" {  } { { "add1.vhd" "c3" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/add1.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454626030 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iplusout mux9.vhd(15) " "VHDL Process Statement warning at mux9.vhd(15): inferring latch(es) for signal or variable \"iplusout\", which holds its previous value in one or more paths through the process" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454626031 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "yout mux9.vhd(15) " "VHDL Process Statement warning at mux9.vhd(15): inferring latch(es) for signal or variable \"yout\", which holds its previous value in one or more paths through the process" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454626031 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fxout mux9.vhd(15) " "VHDL Process Statement warning at mux9.vhd(15): inferring latch(es) for signal or variable \"fxout\", which holds its previous value in one or more paths through the process" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454626031 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[0\] mux9.vhd(15) " "Inferred latch for \"fxout\[0\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626031 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[1\] mux9.vhd(15) " "Inferred latch for \"fxout\[1\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626031 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[2\] mux9.vhd(15) " "Inferred latch for \"fxout\[2\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626031 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[3\] mux9.vhd(15) " "Inferred latch for \"fxout\[3\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626031 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[4\] mux9.vhd(15) " "Inferred latch for \"fxout\[4\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626031 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[5\] mux9.vhd(15) " "Inferred latch for \"fxout\[5\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626031 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[6\] mux9.vhd(15) " "Inferred latch for \"fxout\[6\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626031 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[7\] mux9.vhd(15) " "Inferred latch for \"fxout\[7\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626031 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[8\] mux9.vhd(15) " "Inferred latch for \"fxout\[8\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626031 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[9\] mux9.vhd(15) " "Inferred latch for \"fxout\[9\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626031 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[10\] mux9.vhd(15) " "Inferred latch for \"fxout\[10\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626031 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[11\] mux9.vhd(15) " "Inferred latch for \"fxout\[11\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626031 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[12\] mux9.vhd(15) " "Inferred latch for \"fxout\[12\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626031 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[13\] mux9.vhd(15) " "Inferred latch for \"fxout\[13\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626031 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[14\] mux9.vhd(15) " "Inferred latch for \"fxout\[14\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626031 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[15\] mux9.vhd(15) " "Inferred latch for \"fxout\[15\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626031 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[0\] mux9.vhd(15) " "Inferred latch for \"yout\[0\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626031 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[1\] mux9.vhd(15) " "Inferred latch for \"yout\[1\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626031 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[2\] mux9.vhd(15) " "Inferred latch for \"yout\[2\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626031 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[3\] mux9.vhd(15) " "Inferred latch for \"yout\[3\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626031 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[4\] mux9.vhd(15) " "Inferred latch for \"yout\[4\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626031 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[5\] mux9.vhd(15) " "Inferred latch for \"yout\[5\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626031 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[6\] mux9.vhd(15) " "Inferred latch for \"yout\[6\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626031 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[7\] mux9.vhd(15) " "Inferred latch for \"yout\[7\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626031 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[8\] mux9.vhd(15) " "Inferred latch for \"yout\[8\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626031 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[9\] mux9.vhd(15) " "Inferred latch for \"yout\[9\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626032 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[10\] mux9.vhd(15) " "Inferred latch for \"yout\[10\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626032 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[11\] mux9.vhd(15) " "Inferred latch for \"yout\[11\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626032 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[12\] mux9.vhd(15) " "Inferred latch for \"yout\[12\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626032 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[13\] mux9.vhd(15) " "Inferred latch for \"yout\[13\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626032 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[14\] mux9.vhd(15) " "Inferred latch for \"yout\[14\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626032 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[15\] mux9.vhd(15) " "Inferred latch for \"yout\[15\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626032 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[0\] mux9.vhd(15) " "Inferred latch for \"iplusout\[0\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626032 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[1\] mux9.vhd(15) " "Inferred latch for \"iplusout\[1\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626032 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[2\] mux9.vhd(15) " "Inferred latch for \"iplusout\[2\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626032 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[3\] mux9.vhd(15) " "Inferred latch for \"iplusout\[3\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626032 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[4\] mux9.vhd(15) " "Inferred latch for \"iplusout\[4\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626032 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[5\] mux9.vhd(15) " "Inferred latch for \"iplusout\[5\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626032 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[6\] mux9.vhd(15) " "Inferred latch for \"iplusout\[6\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626032 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[7\] mux9.vhd(15) " "Inferred latch for \"iplusout\[7\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626032 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[8\] mux9.vhd(15) " "Inferred latch for \"iplusout\[8\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626032 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[9\] mux9.vhd(15) " "Inferred latch for \"iplusout\[9\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626032 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[10\] mux9.vhd(15) " "Inferred latch for \"iplusout\[10\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626032 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[11\] mux9.vhd(15) " "Inferred latch for \"iplusout\[11\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626032 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[12\] mux9.vhd(15) " "Inferred latch for \"iplusout\[12\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626032 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[13\] mux9.vhd(15) " "Inferred latch for \"iplusout\[13\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626032 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[14\] mux9.vhd(15) " "Inferred latch for \"iplusout\[14\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626032 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[15\] mux9.vhd(15) " "Inferred latch for \"iplusout\[15\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626032 "|ziggHard|ZHdata:c1|add1:c9|Mux9:c3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp1 ZHdata:c1\|comp1:c10 " "Elaborating entity \"comp1\" for hierarchy \"ZHdata:c1\|comp1:c10\"" {  } { { "ZHdata.vhd" "c10" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454626034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux10 ZHdata:c1\|comp1:c10\|Mux10:c1 " "Elaborating entity \"Mux10\" for hierarchy \"ZHdata:c1\|comp1:c10\|Mux10:c1\"" {  } { { "comp1.vhd" "c1" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp1.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454626037 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outTemp mux10.vhd(15) " "VHDL Process Statement warning at mux10.vhd(15): inferring latch(es) for signal or variable \"outTemp\", which holds its previous value in one or more paths through the process" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454626038 "|ziggHard|ZHdata:c1|comp1:c10|Mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[0\] mux10.vhd(19) " "Inferred latch for \"outTemp\[0\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626038 "|ziggHard|ZHdata:c1|comp1:c10|Mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[1\] mux10.vhd(19) " "Inferred latch for \"outTemp\[1\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626038 "|ziggHard|ZHdata:c1|comp1:c10|Mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[2\] mux10.vhd(19) " "Inferred latch for \"outTemp\[2\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626038 "|ziggHard|ZHdata:c1|comp1:c10|Mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[3\] mux10.vhd(19) " "Inferred latch for \"outTemp\[3\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626038 "|ziggHard|ZHdata:c1|comp1:c10|Mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[4\] mux10.vhd(19) " "Inferred latch for \"outTemp\[4\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626038 "|ziggHard|ZHdata:c1|comp1:c10|Mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[5\] mux10.vhd(19) " "Inferred latch for \"outTemp\[5\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626038 "|ziggHard|ZHdata:c1|comp1:c10|Mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[6\] mux10.vhd(19) " "Inferred latch for \"outTemp\[6\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626038 "|ziggHard|ZHdata:c1|comp1:c10|Mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[7\] mux10.vhd(19) " "Inferred latch for \"outTemp\[7\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626038 "|ziggHard|ZHdata:c1|comp1:c10|Mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[8\] mux10.vhd(19) " "Inferred latch for \"outTemp\[8\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626038 "|ziggHard|ZHdata:c1|comp1:c10|Mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[9\] mux10.vhd(19) " "Inferred latch for \"outTemp\[9\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626038 "|ziggHard|ZHdata:c1|comp1:c10|Mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[10\] mux10.vhd(19) " "Inferred latch for \"outTemp\[10\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626038 "|ziggHard|ZHdata:c1|comp1:c10|Mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[11\] mux10.vhd(19) " "Inferred latch for \"outTemp\[11\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626038 "|ziggHard|ZHdata:c1|comp1:c10|Mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[12\] mux10.vhd(19) " "Inferred latch for \"outTemp\[12\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626038 "|ziggHard|ZHdata:c1|comp1:c10|Mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[13\] mux10.vhd(19) " "Inferred latch for \"outTemp\[13\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626038 "|ziggHard|ZHdata:c1|comp1:c10|Mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[14\] mux10.vhd(19) " "Inferred latch for \"outTemp\[14\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626038 "|ziggHard|ZHdata:c1|comp1:c10|Mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[15\] mux10.vhd(19) " "Inferred latch for \"outTemp\[15\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626038 "|ziggHard|ZHdata:c1|comp1:c10|Mux10:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux11 ZHdata:c1\|comp1:c10\|Mux11:c2 " "Elaborating entity \"Mux11\" for hierarchy \"ZHdata:c1\|comp1:c10\|Mux11:c2\"" {  } { { "comp1.vhd" "c2" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp1.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454626041 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outTemp mux11.vhd(15) " "VHDL Process Statement warning at mux11.vhd(15): inferring latch(es) for signal or variable \"outTemp\", which holds its previous value in one or more paths through the process" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454626041 "|ziggHard|ZHdata:c1|comp1:c10|Mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[0\] mux11.vhd(19) " "Inferred latch for \"outTemp\[0\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626041 "|ziggHard|ZHdata:c1|comp1:c10|Mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[1\] mux11.vhd(19) " "Inferred latch for \"outTemp\[1\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626042 "|ziggHard|ZHdata:c1|comp1:c10|Mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[2\] mux11.vhd(19) " "Inferred latch for \"outTemp\[2\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626042 "|ziggHard|ZHdata:c1|comp1:c10|Mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[3\] mux11.vhd(19) " "Inferred latch for \"outTemp\[3\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626042 "|ziggHard|ZHdata:c1|comp1:c10|Mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[4\] mux11.vhd(19) " "Inferred latch for \"outTemp\[4\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626042 "|ziggHard|ZHdata:c1|comp1:c10|Mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[5\] mux11.vhd(19) " "Inferred latch for \"outTemp\[5\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626042 "|ziggHard|ZHdata:c1|comp1:c10|Mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[6\] mux11.vhd(19) " "Inferred latch for \"outTemp\[6\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626042 "|ziggHard|ZHdata:c1|comp1:c10|Mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[7\] mux11.vhd(19) " "Inferred latch for \"outTemp\[7\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626042 "|ziggHard|ZHdata:c1|comp1:c10|Mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[8\] mux11.vhd(19) " "Inferred latch for \"outTemp\[8\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626042 "|ziggHard|ZHdata:c1|comp1:c10|Mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[9\] mux11.vhd(19) " "Inferred latch for \"outTemp\[9\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626042 "|ziggHard|ZHdata:c1|comp1:c10|Mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[10\] mux11.vhd(19) " "Inferred latch for \"outTemp\[10\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626042 "|ziggHard|ZHdata:c1|comp1:c10|Mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[11\] mux11.vhd(19) " "Inferred latch for \"outTemp\[11\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626042 "|ziggHard|ZHdata:c1|comp1:c10|Mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[12\] mux11.vhd(19) " "Inferred latch for \"outTemp\[12\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626042 "|ziggHard|ZHdata:c1|comp1:c10|Mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[13\] mux11.vhd(19) " "Inferred latch for \"outTemp\[13\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626042 "|ziggHard|ZHdata:c1|comp1:c10|Mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[14\] mux11.vhd(19) " "Inferred latch for \"outTemp\[14\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626042 "|ziggHard|ZHdata:c1|comp1:c10|Mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[15\] mux11.vhd(19) " "Inferred latch for \"outTemp\[15\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626042 "|ziggHard|ZHdata:c1|comp1:c10|Mux11:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux12 ZHdata:c1\|comp1:c10\|Mux12:c3 " "Elaborating entity \"Mux12\" for hierarchy \"ZHdata:c1\|comp1:c10\|Mux12:c3\"" {  } { { "comp1.vhd" "c3" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp1.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454626044 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D3out mux12.vhd(15) " "VHDL Process Statement warning at mux12.vhd(15): inferring latch(es) for signal or variable \"D3out\", which holds its previous value in one or more paths through the process" {  } { { "mux12.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux12.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454626044 "|ziggHard|ZHdata:c1|comp1:c10|Mux12:c3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D4out mux12.vhd(15) " "VHDL Process Statement warning at mux12.vhd(15): inferring latch(es) for signal or variable \"D4out\", which holds its previous value in one or more paths through the process" {  } { { "mux12.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux12.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454626044 "|ziggHard|ZHdata:c1|comp1:c10|Mux12:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4out mux12.vhd(15) " "Inferred latch for \"D4out\" at mux12.vhd(15)" {  } { { "mux12.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux12.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626044 "|ziggHard|ZHdata:c1|comp1:c10|Mux12:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3out mux12.vhd(15) " "Inferred latch for \"D3out\" at mux12.vhd(15)" {  } { { "mux12.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux12.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626044 "|ziggHard|ZHdata:c1|comp1:c10|Mux12:c3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp2 ZHdata:c1\|comp2:c11 " "Elaborating entity \"comp2\" for hierarchy \"ZHdata:c1\|comp2:c11\"" {  } { { "ZHdata.vhd" "c11" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454626047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux13 ZHdata:c1\|comp2:c11\|Mux13:c1 " "Elaborating entity \"Mux13\" for hierarchy \"ZHdata:c1\|comp2:c11\|Mux13:c1\"" {  } { { "comp2.vhd" "c1" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp2.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454626049 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outTemp mux13.vhd(15) " "VHDL Process Statement warning at mux13.vhd(15): inferring latch(es) for signal or variable \"outTemp\", which holds its previous value in one or more paths through the process" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454626050 "|ziggHard|ZHdata:c1|comp2:c11|Mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[0\] mux13.vhd(19) " "Inferred latch for \"outTemp\[0\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626050 "|ziggHard|ZHdata:c1|comp2:c11|Mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[1\] mux13.vhd(19) " "Inferred latch for \"outTemp\[1\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626050 "|ziggHard|ZHdata:c1|comp2:c11|Mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[2\] mux13.vhd(19) " "Inferred latch for \"outTemp\[2\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626050 "|ziggHard|ZHdata:c1|comp2:c11|Mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[3\] mux13.vhd(19) " "Inferred latch for \"outTemp\[3\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626050 "|ziggHard|ZHdata:c1|comp2:c11|Mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[4\] mux13.vhd(19) " "Inferred latch for \"outTemp\[4\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626050 "|ziggHard|ZHdata:c1|comp2:c11|Mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[5\] mux13.vhd(19) " "Inferred latch for \"outTemp\[5\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626050 "|ziggHard|ZHdata:c1|comp2:c11|Mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[6\] mux13.vhd(19) " "Inferred latch for \"outTemp\[6\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626050 "|ziggHard|ZHdata:c1|comp2:c11|Mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[7\] mux13.vhd(19) " "Inferred latch for \"outTemp\[7\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626050 "|ziggHard|ZHdata:c1|comp2:c11|Mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[8\] mux13.vhd(19) " "Inferred latch for \"outTemp\[8\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626050 "|ziggHard|ZHdata:c1|comp2:c11|Mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[9\] mux13.vhd(19) " "Inferred latch for \"outTemp\[9\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626050 "|ziggHard|ZHdata:c1|comp2:c11|Mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[10\] mux13.vhd(19) " "Inferred latch for \"outTemp\[10\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626050 "|ziggHard|ZHdata:c1|comp2:c11|Mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[11\] mux13.vhd(19) " "Inferred latch for \"outTemp\[11\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626050 "|ziggHard|ZHdata:c1|comp2:c11|Mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[12\] mux13.vhd(19) " "Inferred latch for \"outTemp\[12\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626050 "|ziggHard|ZHdata:c1|comp2:c11|Mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[13\] mux13.vhd(19) " "Inferred latch for \"outTemp\[13\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626050 "|ziggHard|ZHdata:c1|comp2:c11|Mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[14\] mux13.vhd(19) " "Inferred latch for \"outTemp\[14\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626050 "|ziggHard|ZHdata:c1|comp2:c11|Mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[15\] mux13.vhd(19) " "Inferred latch for \"outTemp\[15\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626050 "|ziggHard|ZHdata:c1|comp2:c11|Mux13:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux14 ZHdata:c1\|comp2:c11\|Mux14:c2 " "Elaborating entity \"Mux14\" for hierarchy \"ZHdata:c1\|comp2:c11\|Mux14:c2\"" {  } { { "comp2.vhd" "c2" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp2.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454626052 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outTemp mux14.vhd(15) " "VHDL Process Statement warning at mux14.vhd(15): inferring latch(es) for signal or variable \"outTemp\", which holds its previous value in one or more paths through the process" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454626053 "|ziggHard|ZHdata:c1|comp2:c11|Mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[0\] mux14.vhd(19) " "Inferred latch for \"outTemp\[0\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626053 "|ziggHard|ZHdata:c1|comp2:c11|Mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[1\] mux14.vhd(19) " "Inferred latch for \"outTemp\[1\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626053 "|ziggHard|ZHdata:c1|comp2:c11|Mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[2\] mux14.vhd(19) " "Inferred latch for \"outTemp\[2\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626053 "|ziggHard|ZHdata:c1|comp2:c11|Mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[3\] mux14.vhd(19) " "Inferred latch for \"outTemp\[3\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626053 "|ziggHard|ZHdata:c1|comp2:c11|Mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[4\] mux14.vhd(19) " "Inferred latch for \"outTemp\[4\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626053 "|ziggHard|ZHdata:c1|comp2:c11|Mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[5\] mux14.vhd(19) " "Inferred latch for \"outTemp\[5\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626053 "|ziggHard|ZHdata:c1|comp2:c11|Mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[6\] mux14.vhd(19) " "Inferred latch for \"outTemp\[6\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626053 "|ziggHard|ZHdata:c1|comp2:c11|Mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[7\] mux14.vhd(19) " "Inferred latch for \"outTemp\[7\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626053 "|ziggHard|ZHdata:c1|comp2:c11|Mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[8\] mux14.vhd(19) " "Inferred latch for \"outTemp\[8\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626053 "|ziggHard|ZHdata:c1|comp2:c11|Mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[9\] mux14.vhd(19) " "Inferred latch for \"outTemp\[9\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626053 "|ziggHard|ZHdata:c1|comp2:c11|Mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[10\] mux14.vhd(19) " "Inferred latch for \"outTemp\[10\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626053 "|ziggHard|ZHdata:c1|comp2:c11|Mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[11\] mux14.vhd(19) " "Inferred latch for \"outTemp\[11\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626053 "|ziggHard|ZHdata:c1|comp2:c11|Mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[12\] mux14.vhd(19) " "Inferred latch for \"outTemp\[12\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626053 "|ziggHard|ZHdata:c1|comp2:c11|Mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[13\] mux14.vhd(19) " "Inferred latch for \"outTemp\[13\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626053 "|ziggHard|ZHdata:c1|comp2:c11|Mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[14\] mux14.vhd(19) " "Inferred latch for \"outTemp\[14\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626053 "|ziggHard|ZHdata:c1|comp2:c11|Mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[15\] mux14.vhd(19) " "Inferred latch for \"outTemp\[15\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626053 "|ziggHard|ZHdata:c1|comp2:c11|Mux14:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux15 ZHdata:c1\|comp2:c11\|Mux15:c3 " "Elaborating entity \"Mux15\" for hierarchy \"ZHdata:c1\|comp2:c11\|Mux15:c3\"" {  } { { "comp2.vhd" "c3" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp2.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454626055 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D1out mux15.vhd(15) " "VHDL Process Statement warning at mux15.vhd(15): inferring latch(es) for signal or variable \"D1out\", which holds its previous value in one or more paths through the process" {  } { { "mux15.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux15.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454626056 "|ziggHard|ZHdata:c1|comp2:c11|Mux15:c3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D2out mux15.vhd(15) " "VHDL Process Statement warning at mux15.vhd(15): inferring latch(es) for signal or variable \"D2out\", which holds its previous value in one or more paths through the process" {  } { { "mux15.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux15.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454626056 "|ziggHard|ZHdata:c1|comp2:c11|Mux15:c3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D5out mux15.vhd(15) " "VHDL Process Statement warning at mux15.vhd(15): inferring latch(es) for signal or variable \"D5out\", which holds its previous value in one or more paths through the process" {  } { { "mux15.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux15.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454626056 "|ziggHard|ZHdata:c1|comp2:c11|Mux15:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5out mux15.vhd(15) " "Inferred latch for \"D5out\" at mux15.vhd(15)" {  } { { "mux15.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux15.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626056 "|ziggHard|ZHdata:c1|comp2:c11|Mux15:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2out mux15.vhd(15) " "Inferred latch for \"D2out\" at mux15.vhd(15)" {  } { { "mux15.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux15.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626056 "|ziggHard|ZHdata:c1|comp2:c11|Mux15:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1out mux15.vhd(15) " "Inferred latch for \"D1out\" at mux15.vhd(15)" {  } { { "mux15.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux15.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626056 "|ziggHard|ZHdata:c1|comp2:c11|Mux15:c3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux24 ZHdata:c1\|Mux24:c12 " "Elaborating entity \"Mux24\" for hierarchy \"ZHdata:c1\|Mux24:c12\"" {  } { { "ZHdata.vhd" "c12" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454626059 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter mux24.vhd(23) " "VHDL Process Statement warning at mux24.vhd(23): signal \"inter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux24.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux24.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652454626060 "|ziggHard|ZHdata:c1|Mux24:c12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter mux24.vhd(25) " "VHDL Process Statement warning at mux24.vhd(25): signal \"inter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux24.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux24.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652454626060 "|ziggHard|ZHdata:c1|Mux24:c12"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output mux24.vhd(18) " "VHDL Process Statement warning at mux24.vhd(18): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "mux24.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux24.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652454626060 "|ziggHard|ZHdata:c1|Mux24:c12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZHcontrol ZHcontrol:c2 " "Elaborating entity \"ZHcontrol\" for hierarchy \"ZHcontrol:c2\"" {  } { { "ziggHard.vhd" "c2" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ziggHard.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454626062 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D1en ZHcontrol.vhd(27) " "VHDL Signal Declaration warning at ZHcontrol.vhd(27): used implicit default value for signal \"D1en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652454626063 "|ziggHard|ZHcontrol:c2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D2en ZHcontrol.vhd(27) " "VHDL Signal Declaration warning at ZHcontrol.vhd(27): used implicit default value for signal \"D2en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652454626063 "|ziggHard|ZHcontrol:c2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D3en ZHcontrol.vhd(27) " "VHDL Signal Declaration warning at ZHcontrol.vhd(27): used implicit default value for signal \"D3en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652454626063 "|ziggHard|ZHcontrol:c2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D4en ZHcontrol.vhd(27) " "VHDL Signal Declaration warning at ZHcontrol.vhd(27): used implicit default value for signal \"D4en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652454626063 "|ziggHard|ZHcontrol:c2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D5en ZHcontrol.vhd(27) " "VHDL Signal Declaration warning at ZHcontrol.vhd(27): used implicit default value for signal \"D5en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652454626063 "|ziggHard|ZHcontrol:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qCounter ZHcontrol:c2\|qCounter:Q " "Elaborating entity \"qCounter\" for hierarchy \"ZHcontrol:c2\|qCounter:Q\"" {  } { { "ZHcontrol.vhd" "Q" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454626064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[15\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[15\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626527 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[14\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[14\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626527 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[13\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[13\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626527 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[12\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[12\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626527 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[11\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[11\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626527 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[10\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[10\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626527 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[9\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[9\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626527 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[8\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[8\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626528 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[7\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[7\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626528 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[6\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[6\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626528 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[5\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[5\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626528 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[4\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[4\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626528 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[3\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[3\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626528 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[2\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[2\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626528 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[1\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[1\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626528 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[0\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|Mux10:c1\|outTemp\[0\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626528 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[15\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[15\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626528 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[14\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[14\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626528 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[13\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[13\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626528 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[12\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[12\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626528 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[11\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[11\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626528 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[10\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[10\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626528 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[9\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[9\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626528 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[8\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[8\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626528 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[7\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[7\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626528 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[6\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[6\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626528 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[5\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[5\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626528 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[4\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[4\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626528 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[3\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[3\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626528 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[2\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[2\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626528 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[1\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[1\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626528 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[0\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|Mux18:c1\|outTemp\[0\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652454626528 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ZHdata:c1\|mult2:c8\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ZHdata:c1\|mult2:c8\|Mult0\"" {  } { { "mult2.vhd" "Mult0" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652454626582 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1652454626582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ZHdata:c1\|mult2:c8\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ZHdata:c1\|mult2:c8\|lpm_mult:Mult0\"" {  } { { "mult2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454626739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ZHdata:c1\|mult2:c8\|lpm_mult:Mult0 " "Instantiated megafunction \"ZHdata:c1\|mult2:c8\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454626739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454626739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454626739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454626739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454626739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454626739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454626739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454626739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652454626739 ""}  } { { "mult2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652454626739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/db/mult_36t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652454626796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454626796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[0\] " "Latch ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627133 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[1\] " "Latch ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627133 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[2\] " "Latch ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627133 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[3\] " "Latch ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627133 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[4\] " "Latch ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627133 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[5\] " "Latch ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627133 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[6\] " "Latch ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627133 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[7\] " "Latch ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627133 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[8\] " "Latch ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627133 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[9\] " "Latch ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627133 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[10\] " "Latch ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627133 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[11\] " "Latch ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627133 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[12\] " "Latch ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627134 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[13\] " "Latch ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627134 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[14\] " "Latch ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627134 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[15\] " "Latch ZHdata:c1\|V1:c1\|Mux16:c1\|outTemp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627134 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[15\] " "Latch ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627134 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[15\] " "Latch ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627134 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[14\] " "Latch ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627134 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[14\] " "Latch ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627134 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[13\] " "Latch ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627134 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[13\] " "Latch ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627134 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[12\] " "Latch ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627134 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[12\] " "Latch ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627135 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[11\] " "Latch ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627135 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[11\] " "Latch ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627135 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[10\] " "Latch ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627135 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[10\] " "Latch ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627135 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[9\] " "Latch ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627135 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[9\] " "Latch ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627135 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[8\] " "Latch ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627135 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[8\] " "Latch ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627135 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[7\] " "Latch ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627135 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[7\] " "Latch ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627135 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[6\] " "Latch ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627135 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[6\] " "Latch ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627136 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[5\] " "Latch ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627136 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[5\] " "Latch ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627136 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[4\] " "Latch ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627136 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[4\] " "Latch ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627136 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[3\] " "Latch ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627136 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[3\] " "Latch ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627136 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[2\] " "Latch ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627136 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[2\] " "Latch ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627136 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[1\] " "Latch ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627136 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[1\] " "Latch ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627136 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[0\] " "Latch ZHdata:c1\|comp2:c11\|Mux13:c1\|outTemp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627136 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[0\] " "Latch ZHdata:c1\|comp2:c11\|Mux14:c2\|outTemp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627136 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|Mux7:c1\|output\[0\] " "Latch ZHdata:c1\|add1:c9\|Mux7:c1\|output\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627137 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|Mux7:c1\|output\[1\] " "Latch ZHdata:c1\|add1:c9\|Mux7:c1\|output\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627137 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|Mux7:c1\|output\[2\] " "Latch ZHdata:c1\|add1:c9\|Mux7:c1\|output\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627137 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|Mux7:c1\|output\[3\] " "Latch ZHdata:c1\|add1:c9\|Mux7:c1\|output\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627137 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|Mux7:c1\|output\[4\] " "Latch ZHdata:c1\|add1:c9\|Mux7:c1\|output\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627137 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|Mux7:c1\|output\[5\] " "Latch ZHdata:c1\|add1:c9\|Mux7:c1\|output\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627137 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|Mux7:c1\|output\[6\] " "Latch ZHdata:c1\|add1:c9\|Mux7:c1\|output\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627137 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|Mux7:c1\|output\[7\] " "Latch ZHdata:c1\|add1:c9\|Mux7:c1\|output\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627137 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|Mux7:c1\|output\[8\] " "Latch ZHdata:c1\|add1:c9\|Mux7:c1\|output\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627137 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|Mux7:c1\|output\[9\] " "Latch ZHdata:c1\|add1:c9\|Mux7:c1\|output\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627137 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|Mux7:c1\|output\[10\] " "Latch ZHdata:c1\|add1:c9\|Mux7:c1\|output\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627137 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|Mux7:c1\|output\[11\] " "Latch ZHdata:c1\|add1:c9\|Mux7:c1\|output\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627137 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|Mux7:c1\|output\[12\] " "Latch ZHdata:c1\|add1:c9\|Mux7:c1\|output\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627137 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|Mux7:c1\|output\[13\] " "Latch ZHdata:c1\|add1:c9\|Mux7:c1\|output\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627138 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|Mux7:c1\|output\[14\] " "Latch ZHdata:c1\|add1:c9\|Mux7:c1\|output\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627138 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|Mux7:c1\|output\[15\] " "Latch ZHdata:c1\|add1:c9\|Mux7:c1\|output\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627138 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[0\] " "Latch ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627138 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[1\] " "Latch ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627138 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[2\] " "Latch ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627138 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[3\] " "Latch ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627138 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[4\] " "Latch ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627138 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[5\] " "Latch ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627138 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[6\] " "Latch ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627138 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[7\] " "Latch ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627139 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[14\] " "Latch ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627139 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[15\] " "Latch ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627139 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[10\] " "Latch ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627139 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[11\] " "Latch ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627139 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[9\] " "Latch ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627139 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[8\] " "Latch ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627139 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[12\] " "Latch ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627139 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[13\] " "Latch ZHdata:c1\|V3:c3\|Mux20:c1\|outTemp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627139 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[0\] " "Latch ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627139 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[1\] " "Latch ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627139 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[2\] " "Latch ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627139 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[3\] " "Latch ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627139 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[4\] " "Latch ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627140 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[5\] " "Latch ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627140 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[6\] " "Latch ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627140 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[7\] " "Latch ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627140 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[8\] " "Latch ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627140 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[9\] " "Latch ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627140 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[10\] " "Latch ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627140 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[11\] " "Latch ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627140 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[12\] " "Latch ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627140 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[13\] " "Latch ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627140 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[14\] " "Latch ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627140 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[15\] " "Latch ZHdata:c1\|mult2:c8\|Mux4:c1\|outTemp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627140 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[0\] " "Latch ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627140 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[1\] " "Latch ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627140 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[2\] " "Latch ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627140 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[3\] " "Latch ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627141 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[4\] " "Latch ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627141 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[5\] " "Latch ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627141 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[6\] " "Latch ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627141 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[7\] " "Latch ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627141 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[8\] " "Latch ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627141 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[9\] " "Latch ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627141 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[10\] " "Latch ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627141 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[11\] " "Latch ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627141 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[12\] " "Latch ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627141 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[13\] " "Latch ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627141 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[14\] " "Latch ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627141 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[15\] " "Latch ZHdata:c1\|mult2:c8\|Mux5:c2\|outTemp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652454627141 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652454627141 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652454627338 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652454627835 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652454628120 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652454628120 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "738 " "Implemented 738 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652454628217 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652454628217 ""} { "Info" "ICUT_CUT_TM_LCELLS" "701 " "Implemented 701 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652454628217 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1652454628217 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1652454628217 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652454628217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 320 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 320 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652454628253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 13 17:10:28 2022 " "Processing ended: Fri May 13 17:10:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652454628253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652454628253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652454628253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652454628253 ""}
