// Copyright 2016 Citra Emulator Project
// Licensed under GPLv2 or any later version
// Refer to the license.txt file included.

#include <cinttypes>
#include <cstdio>
#include <cstring>
#include <memory>
#include <vector>

#include <catch.hpp>

#include "common/common_types.h"
#include "common/scope_exit.h"

#include "core/arm/disassembler/arm_disasm.h"
#include "core/arm/dyncom/arm_dyncom.h"
#include "core/arm/jit_x64/interface.h"
#include "core/core.h"
#include "core/memory_setup.h"
#include "core/mmio.h"

#include "tests/core/arm/jit_x64/fuzz_arm_common.h"
#include "tests/core/arm/jit_x64/rand_int.h"

std::pair<u32, u32> FromBitString32(const char* str) {
    REQUIRE(strlen(str) == 32);

    u32 bits = 0;
    u32 mask = 0;
    for (int i = 0; i < 32; i++) {
        const u32 bit = 1 << (31 - i);
        switch (str[i]) {
        case '0':
            mask |= bit;
            break;
        case '1':
            bits |= bit;
            mask |= bit;
            break;
        default:
            // Do nothing
            break;
        }
    }
    return{ bits, mask };
}

class TestMemory final : public Memory::MMIORegion {
public:
    static constexpr size_t CODE_MEMORY_SIZE = 4096 * 2;
    std::array<u32, CODE_MEMORY_SIZE> code_mem{};

    u8 Read8(VAddr addr) override { return addr; }
    u16 Read16(VAddr addr) override { return addr; }
    u32 Read32(VAddr addr) override {
        if (addr < CODE_MEMORY_SIZE) {
            return code_mem[addr/4];
        } else {
            return addr;
        }
    }
    u64 Read64(VAddr addr) override { return addr; }

    struct WriteRecord {
        WriteRecord(size_t size, VAddr addr, u64 data) : size(size), addr(addr), data(data) {}
        size_t size;
        VAddr addr;
        u64 data;
        bool operator==(const WriteRecord& o) const {
            return std::tie(size, addr, data) == std::tie(o.size, o.addr, o.data);
        }
    };

    std::vector<WriteRecord> recording;

    void Write8(VAddr addr, u8 data) override { recording.emplace_back(1, addr, data); }
    void Write16(VAddr addr, u16 data) override { recording.emplace_back(2, addr, data); }
    void Write32(VAddr addr, u32 data) override { recording.emplace_back(4, addr, data); }
    void Write64(VAddr addr, u64 data) override { recording.emplace_back(8, addr, data); }
};

static bool DoesBehaviorMatch(const ARM_DynCom& interp, const JitX64::ARM_Jit& jit, std::vector<TestMemory::WriteRecord> interp_mem_recording, std::vector<TestMemory::WriteRecord> jit_mem_recording) {
    if (interp.GetCPSR() != jit.GetCPSR())
        return false;

    for (int i = 0; i <= 15; i++) {
        if (interp.GetReg(i) != jit.GetReg(i))
            return false;
    }

    if (interp_mem_recording != jit_mem_recording)
        return false;

    return true;
}

void FuzzJit(const int instruction_count, const int instructions_to_execute_count, const int run_count, const std::function<u32()> instruction_generator) {
    // Init core
    Core::Init();
    SCOPE_EXIT({ Core::Shutdown(); });

    // Prepare memory (we take over the entire address space)
    std::shared_ptr<TestMemory> test_mem = std::make_shared<TestMemory>();
    Memory::MapIoRegion(0x00000000, 0x80000000, test_mem);
    Memory::MapIoRegion(0x80000000, 0x80000000, test_mem);
    SCOPE_EXIT({
        Memory::UnmapRegion(0x00000000, 0x80000000);
        Memory::UnmapRegion(0x80000000, 0x80000000);
    });

    // Prepare test subjects
    JitX64::ARM_Jit jit(PrivilegeMode::USER32MODE);
    ARM_DynCom interp(PrivilegeMode::USER32MODE);
    SCOPE_EXIT({
        jit.FastClearCache();
        interp.ClearCache();
    });

    for (int run_number = 0; run_number < run_count; run_number++) {
        jit.FastClearCache();
        interp.ClearCache();

        u32 initial_regs[15];
        for (int i = 0; i < 15; i++) {
            u32 val = RandInt<u32>(0, 0xFFFFFFFF);
            interp.SetReg(i, val);
            jit.SetReg(i, val);
            initial_regs[i] = val;
        }

        interp.SetCPSR(0x000001d0);
        jit.SetCPSR(0x000001d0);

        interp.SetPC(0);
        jit.SetPC(0);

        std::generate_n(test_mem->code_mem.begin(), instruction_count, instruction_generator);

        test_mem->code_mem[instruction_count] = 0xEAFFFFFE; // b +#0 // busy wait loop

        test_mem->recording.clear();
        interp.ExecuteInstructions(instructions_to_execute_count);
        auto interp_mem_recording = test_mem->recording;

        test_mem->recording.clear();
        jit.ExecuteInstructions(instructions_to_execute_count);
        auto jit_mem_recording = test_mem->recording;

        if (!DoesBehaviorMatch(interp, jit, interp_mem_recording, jit_mem_recording)) {
            printf("Failed at execution number %i\n", run_number);

            printf("\nInstruction Listing: \n");
            for (int i = 0; i < instruction_count; i++) {
                printf("%s\n", ARM_Disasm::Disassemble(i * 4, Memory::Read32(i * 4)).c_str());
            }

            printf("\nFinal Register Listing: \n");
            printf("   R  interp   jit\n");
            for (int i = 0; i <= 15; i++) {
                printf("%4i: %08x %08x %s\n", i, interp.GetReg(i), jit.GetReg(i), interp.GetReg(i) != jit.GetReg(i) ? "*" : "");
            }
            printf("CPSR: %08x %08x %s\n", interp.GetCPSR(), jit.GetCPSR(), interp.GetCPSR() != jit.GetCPSR() ? "*" : "");

            if (interp_mem_recording != jit_mem_recording) {
                printf("memory write recording mismatch *\n");
                size_t i = 0;
                while (i < interp_mem_recording.size() || i < jit_mem_recording.size()) {
                    if (i < interp_mem_recording.size())
                        printf("interp: %zu %08x %08" PRIx64 "\n", interp_mem_recording[i].size, interp_mem_recording[i].addr, interp_mem_recording[i].data);
                    if (i < jit_mem_recording.size())
                        printf("jit   : %zu %08x %08" PRIx64 "\n", jit_mem_recording[i].size, jit_mem_recording[i].addr, jit_mem_recording[i].data);
                    i++;
                }
            }

            printf("\nInterpreter walkthrough:\n");
            interp.ClearCache();
            interp.SetPC(0);
            interp.SetCPSR(0x000001d0);
            for (int i = 0; i < 15; i++) {
                interp.SetReg(i, initial_regs[i]);
                printf("%4i: %08x\n", i, interp.GetReg(i));
            }
            test_mem->recording.clear();
            for (int inst = 0; inst < instruction_count; inst++) {
                printf("%s\n", ARM_Disasm::Disassemble(inst * 4, Memory::Read32(inst * 4)).c_str());
                interp.Step();
                for (int i = 0; i <= 15; i++) {
                    printf("%4i: %08x\n", i, interp.GetReg(i));
                }
                printf("CPSR: %08x\n", interp.GetCPSR());
            }

#ifdef _MSC_VER
            DebugBreak();
#endif
            FAIL();
        }

        printf("%i\r", run_number);
        if (run_number % 50 == 0) {
            fflush(stdout);
        }
    }
}
