

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:256:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_1hzeQA
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_GSM4bl"
Running: cat _ptx_GSM4bl | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_ttfrY5
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_ttfrY5 --output-file  /dev/null 2> _ptx_GSM4blinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_GSM4bl _ptx2_ttfrY5 _ptx_GSM4blinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(68,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92032 (ipc=184.1) sim_rate=46016 (inst/sec) elapsed = 0:0:00:02 / Sun Feb 28 21:33:52 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(58,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(36,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1259,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1259,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1259,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1259,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1259,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1259,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1260,0)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1260,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1261,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1261,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1262,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1262,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1273,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1273,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1273,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1273,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1274,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1275,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1276,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1277,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1281,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1282,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1282,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1282,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1282,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1282,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1283,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1284,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1284,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1284,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1284,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1284,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1285,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1285,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1286,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1286,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1286,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1286,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1287,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1288,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1293,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1293,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1293,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1294,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1295,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1296,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1299,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1299,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1299,0), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1300,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1300,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1300,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1300,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1300,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1301,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1301,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1301,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1301,0), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1302,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1302,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1302,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1303,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1303,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1304,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1304,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1309,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1309,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1309,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1309,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1309,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1309,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1310,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1310,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1311,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1311,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1312,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1313,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1313,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1314,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1314,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1314,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1314,0), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1315,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1316,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1317,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1317,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1318,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1318,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1318,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1318,0), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1319,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1319,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1319,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1320,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1320,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1321,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1321,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1325,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1325,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1326,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1327,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1327,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1327,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1327,0), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1328,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1329,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1330,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1334,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1334,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1334,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1334,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1335,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1335,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1335,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1335,0), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1336,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1336,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1337,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1337,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1337,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1337,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1338,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1338,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1338,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1338,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1338,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1338,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1338,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1339,0)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1339,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1339,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1339,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1339,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1339,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1339,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1339,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1339,0), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1340,0)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1340,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1340,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1341,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1341,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1341,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1342,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1342,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1342,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1343,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1349,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1350,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1353,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1353,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1353,0), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1354,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1355,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1356,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1365,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1365,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1365,0), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1366,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1367,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1367,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1367,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1368,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1368,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1369,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1377,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1377,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1377,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1378,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(131,0,0) tid=(21,0,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1379,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1379,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1379,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1380,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1380,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1381,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(128,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 465644 (ipc=310.4) sim_rate=155214 (inst/sec) elapsed = 0:0:00:03 / Sun Feb 28 21:33:53 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(168,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1755,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1756,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1761,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1762,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1778,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1779,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1783,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1784,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1788,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1789,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1789,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1790,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1794,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1794,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1795,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1795,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1796,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1796,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1804,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1805,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1808,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1809,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1809,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1810,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1813,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1813,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1814,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1816,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1817,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1817,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1818,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1830,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1831,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1833,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1833,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1833,0), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1834,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1834,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1835,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1835,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1836,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1840,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1841,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1843,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1844,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1847,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1847,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1848,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1848,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1848,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1848,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1849,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1850,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1850,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1851,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1851,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1852,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1853,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1858,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1859,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1859,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1860,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1862,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1863,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1877,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1877,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1878,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1878,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1879,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1880,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1882,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1882,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1883,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1884,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1884,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1885,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1885,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1885,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1885,0), 3 CTAs running
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(197,0,0) tid=(107,0,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1886,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1887,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1887,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1888,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1888,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1891,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1891,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1892,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1893,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1894,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1895,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1898,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1899,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1899,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1900,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1902,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1903,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1910,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1911,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1913,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1914,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1916,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1917,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1918,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1919,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1924,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1925,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1929,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1930,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1936,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1937,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1938,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1939,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1939,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1940,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1945,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1946,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1954,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1955,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1958,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1959,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1961,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1961,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1962,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1962,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1966,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1967,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1969,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1970,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1972,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1972,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1973,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1973,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1974,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1975,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1977,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1978,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1984,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1985,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1986,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1987,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1990,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1990,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1991,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1991,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1996,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1997,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1998,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 734961 (ipc=367.5) sim_rate=183740 (inst/sec) elapsed = 0:0:00:04 / Sun Feb 28 21:33:54 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2003,0), 5 CTAs running
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(209,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2003,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(2004,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2005,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2005,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2009,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2015,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2018,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2034,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2038,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2041,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2043,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2055,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2057,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(179,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2137,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2198,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2205,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2215,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2217,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2224,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2240,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2254,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2268,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2269,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2282,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2296,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2300,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2305,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2311,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2319,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2320,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2322,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2324,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2332,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2335,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2335,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2344,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2346,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2348,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2348,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2349,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2352,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2355,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2356,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2356,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2363,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2367,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2373,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2379,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2383,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2386,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2389,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2392,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2392,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2396,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2398,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2401,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2401,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2408,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2409,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2410,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2416,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2420,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2422,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2424,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2427,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2428,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2432,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2433,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2435,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2444,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2446,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2451,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2454,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2454,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2456,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2457,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2460,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2461,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2467,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2470,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2471,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2471,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2476,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2477,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2477,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2486,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2487,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2500,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5745,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5746
gpu_sim_insn = 917736
gpu_ipc =     159.7174
gpu_tot_sim_cycle = 5746
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     159.7174
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 290
gpu_stall_icnt2sh    = 413
gpu_total_sim_rate=229434

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0518
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6699
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 67, Miss_rate = 0.342, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[9]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[11]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[12]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[13]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[14]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 547
	L1D_total_cache_miss_rate = 0.2585
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17597
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6699
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3172
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7201	W0_Idle:18466	W0_Scoreboard:23730	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 26 
maxdqlatency = 0 
maxmflatency = 341 
averagemflatency = 266 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5745 
mrq_lat_table:231 	7 	25 	23 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	76 	488 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	191 	312 	35 	0 	0 	0 	0 	2 	11 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1985         0      5727         0         0         0         0         0         0         0       934       899      1754      1794         0         0 
dram[1]:      1182         0         0         0         0         0         0         0         0         0       938       906      1763      1751         0      3766 
dram[2]:         0         0         0      2881         0      1412         0         0         0      4104       941       910      1763      1382         0         0 
dram[3]:         0         0         0      4910         0      4507         0         0         0         0       947       919      1738      1760         0         0 
dram[4]:         0      3693         0         0         0      5313         0         0         0         0      1038      2377      1749      1791      2951         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       918       922      1759      1768      5387         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.000000 11.000000 11.000000 11.000000      -nan      -nan 
dram[1]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.000000 11.000000 13.000000 11.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 10.000000 11.000000 11.000000 12.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 10.000000 11.000000 11.000000 10.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  4.666667  6.500000 11.000000 10.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 11.000000 11.000000 11.000000 10.000000  1.000000      -nan 
average row locality = 290/42 = 6.904762
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         1         0         0         0         0         0         0         0        10        11        11        11         0         0 
dram[1]:         1         0         0         0         0         0         0         0         0         0        10        11        13        11         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        10        11        11        11         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        10        11        11        10         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        13        12        11        10         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        11        11        11        10         1         0 
total reads: 280
min_bank_accesses = 0!
chip skew: 50/44 = 1.14
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1407    none         126    none      none      none      none      none      none      none         536       543       568       531    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         565       544       483       556    none         266
dram[2]:     none      none      none         126    none         273    none      none      none         125       553       532       543       474    none      none  
dram[3]:     none      none      none         125    none         125    none      none      none      none         555       573       556       542    none      none  
dram[4]:     none         126    none      none      none         125    none      none      none      none         537       486       528       534       267    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         537       541       561       535       273    none  
maximum mf latency per bank:
dram[0]:        283         0       252         0         0         0         0         0         0         0       288       280       308       288         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       297       303       285       341         0       272
dram[2]:          0         0         0       252         0       273         0         0         0       251       308       291       312       297         0         0
dram[3]:          0         0         0       251         0       251         0         0         0         0       291       298       287       305         0         0
dram[4]:          0       252         0         0         0       251         0         0         0         0       290       290       288       285       272         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       306       287       327       288       273         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f36ffc52cb0 :  mf: uid= 34671, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5745), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7584 n_nop=7386 n_act=8 n_pre=2 n_req=48 n_rd=187 n_write=1 bw_util=0.04958
n_activity=906 dram_eff=0.415
bk0: 12a 7493i bk1: 0a 7581i bk2: 3a 7559i bk3: 0a 7583i bk4: 0a 7584i bk5: 0a 7584i bk6: 0a 7585i bk7: 0a 7585i bk8: 0a 7586i bk9: 0a 7586i bk10: 40a 7466i bk11: 44a 7419i bk12: 44a 7445i bk13: 44a 7434i bk14: 0a 7582i bk15: 0a 7582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0106804
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7584 n_nop=7382 n_act=6 n_pre=0 n_req=49 n_rd=196 n_write=0 bw_util=0.05169
n_activity=846 dram_eff=0.4634
bk0: 4a 7558i bk1: 0a 7581i bk2: 0a 7581i bk3: 0a 7581i bk4: 0a 7582i bk5: 0a 7582i bk6: 0a 7584i bk7: 0a 7585i bk8: 0a 7587i bk9: 0a 7588i bk10: 40a 7468i bk11: 44a 7374i bk12: 52a 7420i bk13: 44a 7381i bk14: 0a 7583i bk15: 12a 7540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0158228
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7584 n_nop=7390 n_act=7 n_pre=0 n_req=49 n_rd=184 n_write=3 bw_util=0.04931
n_activity=813 dram_eff=0.46
bk0: 0a 7583i bk1: 0a 7584i bk2: 0a 7584i bk3: 4a 7556i bk4: 0a 7584i bk5: 4a 7562i bk6: 0a 7584i bk7: 0a 7585i bk8: 0a 7587i bk9: 4a 7558i bk10: 40a 7464i bk11: 44a 7398i bk12: 44a 7431i bk13: 44a 7369i bk14: 0a 7582i bk15: 0a 7582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0216245
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7584 n_nop=7400 n_act=6 n_pre=0 n_req=46 n_rd=176 n_write=2 bw_util=0.04694
n_activity=728 dram_eff=0.489
bk0: 0a 7584i bk1: 0a 7585i bk2: 0a 7585i bk3: 4a 7556i bk4: 0a 7584i bk5: 4a 7555i bk6: 0a 7582i bk7: 0a 7584i bk8: 0a 7586i bk9: 0a 7586i bk10: 40a 7460i bk11: 44a 7414i bk12: 44a 7416i bk13: 40a 7391i bk14: 0a 7580i bk15: 0a 7582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0181962
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7584 n_nop=7367 n_act=10 n_pre=3 n_req=54 n_rd=200 n_write=4 bw_util=0.0538
n_activity=976 dram_eff=0.418
bk0: 0a 7581i bk1: 4a 7555i bk2: 0a 7582i bk3: 0a 7584i bk4: 0a 7584i bk5: 4a 7556i bk6: 0a 7584i bk7: 0a 7586i bk8: 0a 7587i bk9: 0a 7589i bk10: 52a 7372i bk11: 48a 7332i bk12: 44a 7430i bk13: 40a 7432i bk14: 8a 7548i bk15: 0a 7580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0146361
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7584 n_nop=7403 n_act=5 n_pre=0 n_req=44 n_rd=176 n_write=0 bw_util=0.04641
n_activity=689 dram_eff=0.5109
bk0: 0a 7581i bk1: 0a 7583i bk2: 0a 7584i bk3: 0a 7584i bk4: 0a 7584i bk5: 0a 7585i bk6: 0a 7585i bk7: 0a 7585i bk8: 0a 7585i bk9: 0a 7586i bk10: 44a 7456i bk11: 44a 7401i bk12: 44a 7450i bk13: 40a 7423i bk14: 4a 7560i bk15: 0a 7581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0039557

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 25, Miss_rate = 0.325, Pending_hits = 27, Reservation_fails = 231
L2_cache_bank[1]: Access = 44, Miss = 22, Miss_rate = 0.500, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 24, Miss_rate = 0.393, Pending_hits = 24, Reservation_fails = 107
L2_cache_bank[3]: Access = 47, Miss = 25, Miss_rate = 0.532, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 21, Miss_rate = 0.500, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 25, Miss_rate = 0.543, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 21, Miss_rate = 0.467, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 23, Miss_rate = 0.500, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 26, Miss_rate = 0.464, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 24, Miss_rate = 0.533, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 23, Miss_rate = 0.511, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 21, Miss_rate = 0.500, Pending_hits = 21, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 280
L2_total_cache_miss_rate = 0.4698
L2_total_cache_pending_hits = 265
L2_total_cache_reservation_fails = 338
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 227
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.4237
	minimum = 6
	maximum = 58
Network latency average = 10.0067
	minimum = 6
	maximum = 45
Slowest packet = 14
Flit latency average = 8.98356
	minimum = 6
	maximum = 41
Slowest flit = 1978
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00768328
	minimum = 0.00609119 (at node 8)
	maximum = 0.0134006 (at node 15)
Accepted packet rate average = 0.00768328
	minimum = 0.00609119 (at node 8)
	maximum = 0.0134006 (at node 15)
Injected flit rate average = 0.0223537
	minimum = 0.00609119 (at node 8)
	maximum = 0.0596937 (at node 15)
Accepted flit rate average= 0.0223537
	minimum = 0.00730943 (at node 19)
	maximum = 0.045945 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.4237 (1 samples)
	minimum = 6 (1 samples)
	maximum = 58 (1 samples)
Network latency average = 10.0067 (1 samples)
	minimum = 6 (1 samples)
	maximum = 45 (1 samples)
Flit latency average = 8.98356 (1 samples)
	minimum = 6 (1 samples)
	maximum = 41 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00768328 (1 samples)
	minimum = 0.00609119 (1 samples)
	maximum = 0.0134006 (1 samples)
Accepted packet rate average = 0.00768328 (1 samples)
	minimum = 0.00609119 (1 samples)
	maximum = 0.0134006 (1 samples)
Injected flit rate average = 0.0223537 (1 samples)
	minimum = 0.00609119 (1 samples)
	maximum = 0.0596937 (1 samples)
Accepted flit rate average = 0.0223537 (1 samples)
	minimum = 0.00730943 (1 samples)
	maximum = 0.045945 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 229434 (inst/sec)
gpgpu_simulation_rate = 1436 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5746)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5746)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5746)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5746)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5746)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5746)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5746)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5746)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5746)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5746)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5746)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5746)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5746)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5746)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5746)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5746)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5746)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5746)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5746)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5746)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5746)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5746)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5746)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5746)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5746)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5746)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5746)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5746)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5746)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5746)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5746)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5746)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5746)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5746)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5746)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5746)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5746)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5746)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5746)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5746)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5746)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5746)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5746)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5746)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5746)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5746)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5746)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5746)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5746)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5746)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5746)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5746)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5746)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5746)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5746)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5746)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5746)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5746)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5746)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5746)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5746)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5746)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5746)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5746)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5746)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5746)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5746)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5746)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5746)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5746)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5746)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5746)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5746)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5746)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5746)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5746)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5746)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5746)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5746)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5746)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5746)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5746)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5746)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5746)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5746)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5746)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5746)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5746)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5746)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5746)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(40,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(22,0,0) tid=(108,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(46,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5746), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5746)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (373,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (373,5746), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(374,5746)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(374,5746)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (375,5746), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(376,5746)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (376,5746), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(377,5746)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (378,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5746), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5746)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(379,5746)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (385,5746), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(386,5746)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (386,5746), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(387,5746)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (387,5746), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(388,5746)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (388,5746), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(389,5746)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (390,5746), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(391,5746)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (391,5746), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(392,5746)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (392,5746), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(393,5746)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (393,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (393,5746), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(394,5746)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(394,5746)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (394,5746), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(395,5746)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (397,5746), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(398,5746)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5746), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5746)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (401,5746), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(402,5746)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (402,5746), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(403,5746)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(53,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (405,5746), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(406,5746)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (407,5746), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(408,5746)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (411,5746), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(412,5746)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (416,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (416,5746), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(417,5746)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (417,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (417,5746), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(418,5746)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(418,5746)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(419,5746)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (419,5746), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(420,5746)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (423,5746), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(424,5746)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (437,5746), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(438,5746)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (439,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (439,5746), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (439,5746), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(440,5746)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(441,5746)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(442,5746)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (450,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (450,5746), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(451,5746)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(451,5746)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (454,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (454,5746), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(455,5746)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (455,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (455,5746), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (455,5746), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(456,5746)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(456,5746)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(457,5746)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(458,5746)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (458,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (458,5746), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(459,5746)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(460,5746)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (460,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (460,5746), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(461,5746)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(462,5746)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (464,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (464,5746), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(465,5746)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (465,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (465,5746), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(466,5746)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(466,5746)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(466,5746)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (467,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (467,5746), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(468,5746)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(469,5746)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (470,5746), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(471,5746)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (472,5746), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(473,5746)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (474,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (474,5746), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(475,5746)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(476,5746)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (483,5746), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(484,5746)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (484,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (484,5746), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(485,5746)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(485,5746)
GPGPU-Sim uArch: cycles simulated: 6246  inst.: 1279689 (ipc=723.9) sim_rate=255937 (inst/sec) elapsed = 0:0:00:05 / Sun Feb 28 21:33:55 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(133,0,0) tid=(166,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (535,5746), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(536,5746)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (536,5746), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(537,5746)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (544,5746), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(545,5746)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (547,5746), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(548,5746)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (554,5746), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(555,5746)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (555,5746), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(556,5746)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (556,5746), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(557,5746)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (566,5746), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(567,5746)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (570,5746), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(571,5746)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (573,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (573,5746), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(574,5746)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (574,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (574,5746), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(575,5746)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(575,5746)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(576,5746)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (576,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (576,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (576,5746), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(577,5746)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(577,5746)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(577,5746)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (580,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (580,5746), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(581,5746)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (581,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (581,5746), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(582,5746)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(582,5746)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (582,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (582,5746), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(583,5746)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(583,5746)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(584,5746)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (590,5746), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(591,5746)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (593,5746), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(594,5746)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (597,5746), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(598,5746)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (599,5746), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(600,5746)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (601,5746), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(602,5746)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (602,5746), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(603,5746)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (608,5746), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(609,5746)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(130,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (685,5746), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(686,5746)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (714,5746), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(715,5746)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (717,5746), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(718,5746)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (751,5746), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(752,5746)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (759,5746), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(760,5746)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (768,5746), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(769,5746)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(167,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (771,5746), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(772,5746)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (776,5746), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(777,5746)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (784,5746), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(785,5746)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (789,5746), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(790,5746)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (791,5746), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(792,5746)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (793,5746), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(794,5746)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (805,5746), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(806,5746)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (806,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (806,5746), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(807,5746)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(807,5746)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (817,5746), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(818,5746)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (822,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (822,5746), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(823,5746)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(823,5746)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (825,5746), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(826,5746)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (826,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (826,5746), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(827,5746)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(827,5746)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (827,5746), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(828,5746)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (829,5746), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(830,5746)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (832,5746), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(833,5746)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (837,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (837,5746), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(838,5746)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(838,5746)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (848,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (848,5746), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(849,5746)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(850,5746)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (850,5746), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(851,5746)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (857,5746), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(858,5746)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (861,5746), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(862,5746)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (862,5746), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(863,5746)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (866,5746), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(867,5746)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (870,5746), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(871,5746)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (871,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (871,5746), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(872,5746)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(873,5746)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (873,5746), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(874,5746)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (876,5746), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(877,5746)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (892,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (892,5746), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(893,5746)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(894,5746)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (898,5746), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(899,5746)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (906,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (906,5746), 4 CTAs running
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(194,0,0) tid=(133,0,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(907,5746)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(908,5746)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (909,5746), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(910,5746)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (910,5746), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(911,5746)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (912,5746), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(913,5746)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (915,5746), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(916,5746)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (925,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (925,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (925,5746), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (925,5746), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(926,5746)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(926,5746)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (926,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (926,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (926,5746), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(927,5746)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(927,5746)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(927,5746)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(927,5746)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(928,5746)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (929,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (929,5746), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(930,5746)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(931,5746)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (932,5746), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(933,5746)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (933,5746), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(934,5746)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (934,5746), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(935,5746)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (966,5746), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(967,5746)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (974,5746), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(975,5746)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (981,5746), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(982,5746)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (995,5746), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(996,5746)
GPGPU-Sim uArch: cycles simulated: 6746  inst.: 1648981 (ipc=731.2) sim_rate=274830 (inst/sec) elapsed = 0:0:00:06 / Sun Feb 28 21:33:56 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1001,5746), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1002,5746)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1007,5746), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1008,5746)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1013,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1013,5746), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1014,5746)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1014,5746)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1014,5746), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1015,5746)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1018,5746), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1019,5746)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1022,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1022,5746), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1023,5746)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1024,5746)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1026,5746), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1027,5746)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1028,5746), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1029,5746)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(239,0,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1034,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1034,5746), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1035,5746)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1036,5746)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1039,5746), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1040,5746)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1044,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1044,5746), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1045,5746)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1046,5746)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1046,5746), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1047,5746)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1048,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1050,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1054,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1055,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1060,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1061,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1061,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1072,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1110,5746), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1117,5746), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1137,5746), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1143,5746), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1144,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1145,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1152,5746), 4 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(219,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1156,5746), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1158,5746), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1160,5746), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1162,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1165,5746), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1165,5746), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1170,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1182,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1185,5746), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1185,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1187,5746), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1189,5746), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1192,5746), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1193,5746), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1195,5746), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1195,5746), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1203,5746), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1204,5746), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1205,5746), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1207,5746), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1216,5746), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1217,5746), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1221,5746), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1237,5746), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1242,5746), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1252,5746), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1255,5746), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1256,5746), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1262,5746), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1263,5746), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1265,5746), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1268,5746), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1268,5746), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1268,5746), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1278,5746), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1281,5746), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1285,5746), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1291,5746), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1295,5746), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1298,5746), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1298,5746), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1299,5746), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1301,5746), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1304,5746), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1307,5746), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1309,5746), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1309,5746), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1310,5746), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1311,5746), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1328,5746), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1331,5746), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1331,5746), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1345,5746), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1345,5746), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1351,5746), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1355,5746), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1357,5746), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1358,5746), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1362,5746), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1367,5746), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1376,5746), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1387,5746), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1392,5746), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1403,5746), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1410,5746), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1416,5746), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1428,5746), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7246  inst.: 1835102 (ipc=611.6) sim_rate=262157 (inst/sec) elapsed = 0:0:00:07 / Sun Feb 28 21:33:57 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3145,5746), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3822,5746), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4261,5746), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4453,5746), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4791,5746), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5306,5746), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5490,5746), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (5931,5746), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5932
gpu_sim_insn = 919016
gpu_ipc =     154.9252
gpu_tot_sim_cycle = 11678
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     157.2831
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 290
gpu_stall_icnt2sh    = 668
gpu_total_sim_rate=262393

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 976
	L1I_total_cache_miss_rate = 0.0258
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6699
L1D_cache:
	L1D_cache_core[0]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[1]: Access = 332, Miss = 99, Miss_rate = 0.298, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 358, Miss = 111, Miss_rate = 0.310, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 380, Miss = 120, Miss_rate = 0.316, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 326, Miss = 94, Miss_rate = 0.288, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[5]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[6]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[7]: Access = 318, Miss = 93, Miss_rate = 0.292, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[8]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[9]: Access = 318, Miss = 94, Miss_rate = 0.296, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[10]: Access = 326, Miss = 98, Miss_rate = 0.301, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[11]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[12]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[13]: Access = 280, Miss = 64, Miss_rate = 0.229, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[14]: Access = 294, Miss = 81, Miss_rate = 0.276, Pending_hits = 192, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1266
	L1D_total_cache_miss_rate = 0.2755
	L1D_total_cache_pending_hits = 3006
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 309
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1095
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 171
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36849
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 976
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6699
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 75, 75, 75, 75, 75, 75, 75, 75, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3172
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1095
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8098	W0_Idle:43060	W0_Scoreboard:54769	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8760 {8:1095,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 368 {8:46,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148920 {136:1095,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 6256 {136:46,}
maxmrqlatency = 26 
maxdqlatency = 0 
maxmflatency = 341 
averagemflatency = 208 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11677 
mrq_lat_table:348 	7 	48 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	740 	556 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1331 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	605 	463 	42 	0 	0 	0 	0 	2 	11 	40 	133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        10        11         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         1         0         0        10         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        11        12         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        10         0         0        10         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        11         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1985      3628      5727      4049         0         0         0      4512      2508      3634      2165      3183      1754      1794      1725      3341 
dram[1]:      1182         0         0         0      4222      3001         0      2697       922         0      1663       906      1763      1751      2500      3766 
dram[2]:         0      4769      4037      2881         0      2915         0      5288         0      4104       941       910      1763      2307      2118      3882 
dram[3]:      1326      3268      2310      4910         0      4507      2585      3225      4366      4378       947       919      1738      1889      2381      2488 
dram[4]:      3404      3693         0         0         0      5313      2828         0      4576      2822      1038      2377      1749      1791      2951      2482 
dram[5]:      1351      2416      2209      1659      2721      1428      3679      1438      3501      3526       918       922      1759      1768      5387      2101 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000  6.000000  6.500000 12.000000 11.000000  3.000000  2.000000 
dram[1]:  1.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.500000  1.000000      -nan  6.000000 11.000000 14.000000 12.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.000000 10.000000 11.000000  6.000000  4.666667  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000  5.500000 11.000000 12.000000  4.000000  3.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  3.750000  7.500000 11.000000 13.000000  7.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000  6.000000 11.000000 11.000000 11.000000  1.333333  3.000000 
average row locality = 439/103 = 4.262136
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         1         2         1         0         0         0         1         2         2        11        12        12        11         3         2 
dram[1]:         1         0         0         0         1         1         0         2         1         0        11        11        14        12         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         5        10        11        12        13         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        11        11        12        12         3         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        14        13        11        13         7         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        12        11        11        11         4         3 
total reads: 384
min_bank_accesses = 0!
chip skew: 70/60 = 1.17
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         4         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 55
min_bank_accesses = 0!
chip skew: 11/4 = 2.75
average mf latency per bank:
dram[0]:       1407       126       160       126    none      none      none         126       177       124       735       783       864       844       266       267
dram[1]:          0    none      none      none         126       125    none         225       277    none         789       869       715       794       273       377
dram[2]:     none         126       126       160    none         178    none         125    none         174       822       873       812       734       416       272
dram[3]:        280       126       124       160    none         197       126       124       126       274       828       926       853       715       314       264
dram[4]:        126       197    none      none      none         160       124    none         180       126      1214       668       795       705       324       313
dram[5]:        272       147       126       273       127       273       125       272       125       125       798       871       875       784       310       313
maximum mf latency per bank:
dram[0]:        283       252       252       252         0         0         0       252       272       252       288       280       308       288       273       272
dram[1]:          0         0         0         0       252       251         0       273       277         0       297       303       285       341       273       272
dram[2]:          0       252       252       252         0       273         0       251         0       281       308       291       312       297       273       272
dram[3]:        280       252       251       251         0       251       252       252       252       274       291       298       287       305       273       272
dram[4]:        253       252         0         0         0       251       252         0       281       252       290       290       288       285       272       272
dram[5]:        272       252       252       273       259       273       251       272       251       251       306       287       327       288       282       272

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15413 n_nop=15128 n_act=18 n_pre=5 n_req=73 n_rd=252 n_write=10 bw_util=0.034
n_activity=1460 dram_eff=0.3589
bk0: 12a 15318i bk1: 4a 15370i bk2: 8a 15364i bk3: 4a 15385i bk4: 0a 15415i bk5: 0a 15417i bk6: 0a 15419i bk7: 4a 15390i bk8: 8a 15354i bk9: 8a 15359i bk10: 44a 15252i bk11: 48a 15205i bk12: 48a 15259i bk13: 44a 15260i bk14: 12a 15368i bk15: 8a 15376i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0107701
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15413 n_nop=15154 n_act=13 n_pre=2 n_req=64 n_rd=240 n_write=4 bw_util=0.03166
n_activity=1234 dram_eff=0.3955
bk0: 4a 15387i bk1: 0a 15411i bk2: 0a 15411i bk3: 0a 15412i bk4: 4a 15385i bk5: 4a 15383i bk6: 0a 15414i bk7: 8a 15352i bk8: 4a 15392i bk9: 0a 15415i bk10: 44a 15256i bk11: 44a 15201i bk12: 56a 15237i bk13: 48a 15198i bk14: 4a 15389i bk15: 20a 15348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0110297
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15413 n_nop=15138 n_act=18 n_pre=6 n_req=71 n_rd=240 n_write=11 bw_util=0.03257
n_activity=1403 dram_eff=0.3578
bk0: 0a 15412i bk1: 4a 15386i bk2: 4a 15381i bk3: 8a 15349i bk4: 0a 15413i bk5: 8a 15352i bk6: 0a 15413i bk7: 4a 15386i bk8: 0a 15416i bk9: 20a 15270i bk10: 40a 15290i bk11: 44a 15226i bk12: 48a 15228i bk13: 52a 15129i bk14: 4a 15386i bk15: 4a 15386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0144034
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15413 n_nop=15118 n_act=18 n_pre=3 n_req=76 n_rd=264 n_write=10 bw_util=0.03555
n_activity=1433 dram_eff=0.3824
bk0: 4a 15389i bk1: 4a 15385i bk2: 8a 15364i bk3: 8a 15362i bk4: 0a 15412i bk5: 4a 15385i bk6: 4a 15384i bk7: 8a 15365i bk8: 4a 15386i bk9: 4a 15390i bk10: 44a 15254i bk11: 44a 15242i bk12: 48a 15236i bk13: 48a 15151i bk14: 12a 15365i bk15: 20a 15347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0111594
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240200, atomic=0 1 entries : 0x7f36fd719390 :  mf: uid= 60678, sid02:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11677), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15413 n_nop=15101 n_act=17 n_pre=5 n_req=81 n_rd=279 n_write=11 bw_util=0.03763
n_activity=1544 dram_eff=0.3756
bk0: 4a 15380i bk1: 4a 15382i bk2: 0a 15409i bk3: 0a 15412i bk4: 0a 15413i bk5: 7a 15368i bk6: 8a 15362i bk7: 0a 15416i bk8: 8a 15355i bk9: 4a 15378i bk10: 56a 15165i bk11: 52a 15138i bk12: 44a 15259i bk13: 52a 15231i bk14: 28a 15328i bk15: 12a 15367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00979692
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15413 n_nop=15122 n_act=19 n_pre=3 n_req=74 n_rd=260 n_write=9 bw_util=0.03491
n_activity=1428 dram_eff=0.3768
bk0: 4a 15387i bk1: 12a 15341i bk2: 4a 15386i bk3: 4a 15390i bk4: 8a 15346i bk5: 4a 15392i bk6: 4a 15386i bk7: 4a 15391i bk8: 4a 15384i bk9: 4a 15386i bk10: 48a 15249i bk11: 44a 15228i bk12: 44a 15280i bk13: 44a 15243i bk14: 16a 15310i bk15: 12a 15366i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00551483

========= L2 cache stats =========
L2_cache_bank[0]: Access = 141, Miss = 33, Miss_rate = 0.234, Pending_hits = 27, Reservation_fails = 231
L2_cache_bank[1]: Access = 102, Miss = 30, Miss_rate = 0.294, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[2]: Access = 121, Miss = 29, Miss_rate = 0.240, Pending_hits = 24, Reservation_fails = 107
L2_cache_bank[3]: Access = 103, Miss = 31, Miss_rate = 0.301, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[4]: Access = 88, Miss = 24, Miss_rate = 0.273, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[5]: Access = 113, Miss = 36, Miss_rate = 0.319, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[6]: Access = 105, Miss = 31, Miss_rate = 0.295, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 35, Miss_rate = 0.337, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 37, Miss_rate = 0.228, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[9]: Access = 101, Miss = 33, Miss_rate = 0.327, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[10]: Access = 102, Miss = 33, Miss_rate = 0.324, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[11]: Access = 100, Miss = 32, Miss_rate = 0.320, Pending_hits = 21, Reservation_fails = 0
L2_total_cache_accesses = 1342
L2_total_cache_misses = 384
L2_total_cache_miss_rate = 0.2861
L2_total_cache_pending_hits = 265
L2_total_cache_reservation_fails = 338
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 513
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 326
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 131
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 55
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 227
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=5936
icnt_total_pkts_simt_to_mem=1528
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.87198
	minimum = 6
	maximum = 32
Network latency average = 8.42493
	minimum = 6
	maximum = 27
Slowest packet = 1434
Flit latency average = 7.20871
	minimum = 6
	maximum = 23
Slowest flit = 3958
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00931545
	minimum = 0.00505732 (at node 13)
	maximum = 0.0178692 (at node 23)
Accepted packet rate average = 0.00931545
	minimum = 0.00505732 (at node 13)
	maximum = 0.0178692 (at node 23)
Injected flit rate average = 0.0249494
	minimum = 0.00505732 (at node 13)
	maximum = 0.0515846 (at node 23)
Accepted flit rate average= 0.0249494
	minimum = 0.00826028 (at node 19)
	maximum = 0.0509103 (at node 3)
Injected packet length average = 2.67828
Accepted packet length average = 2.67828
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1478 (2 samples)
	minimum = 6 (2 samples)
	maximum = 45 (2 samples)
Network latency average = 9.21582 (2 samples)
	minimum = 6 (2 samples)
	maximum = 36 (2 samples)
Flit latency average = 8.09614 (2 samples)
	minimum = 6 (2 samples)
	maximum = 32 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00849937 (2 samples)
	minimum = 0.00557426 (2 samples)
	maximum = 0.0156349 (2 samples)
Accepted packet rate average = 0.00849937 (2 samples)
	minimum = 0.00557426 (2 samples)
	maximum = 0.0156349 (2 samples)
Injected flit rate average = 0.0236516 (2 samples)
	minimum = 0.00557426 (2 samples)
	maximum = 0.0556392 (2 samples)
Accepted flit rate average = 0.0236516 (2 samples)
	minimum = 0.00778486 (2 samples)
	maximum = 0.0484277 (2 samples)
Injected packet size average = 2.78274 (2 samples)
Accepted packet size average = 2.78274 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 262393 (inst/sec)
gpgpu_simulation_rate = 1668 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11678)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11678)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11678)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11678)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11678)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11678)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11678)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11678)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11678)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11678)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11678)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11678)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11678)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11678)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11678)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11678)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11678)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11678)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11678)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11678)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11678)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11678)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11678)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11678)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11678)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11678)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11678)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11678)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11678)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11678)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11678)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11678)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11678)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11678)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11678)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11678)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11678)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11678)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11678)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11678)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11678)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11678)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11678)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11678)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11678)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11678)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11678)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11678)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11678)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11678)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11678)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11678)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11678)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11678)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11678)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11678)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11678)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11678)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11678)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11678)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11678)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11678)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11678)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11678)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11678)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11678)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11678)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11678)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11678)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11678)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11678)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11678)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11678)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11678)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11678)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11678)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11678)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11678)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11678)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11678)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11678)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11678)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11678)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11678)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11678)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11678)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11678)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11678)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11678)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11678)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(88,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(52,0,0) tid=(124,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(75,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (373,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (373,11678), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(374,11678)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,11678)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(374,11678)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (376,11678), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(377,11678)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,11678)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (378,11678), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(379,11678)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (379,11678), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(380,11678)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (384,11678), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(385,11678)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (387,11678), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(388,11678)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (390,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (390,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (390,11678), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(391,11678)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(391,11678)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(391,11678)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (391,11678), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(392,11678)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (396,11678), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(397,11678)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (397,11678), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(398,11678)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (400,11678), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(401,11678)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (401,11678), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(402,11678)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (402,11678), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(403,11678)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (406,11678), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(407,11678)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (410,11678), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(411,11678)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (413,11678), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(414,11678)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (417,11678), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(418,11678)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (419,11678), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(420,11678)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (422,11678), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(423,11678)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (423,11678), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(424,11678)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (424,11678), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(425,11678)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(99,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (429,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (429,11678), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(430,11678)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(431,11678)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (440,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (440,11678), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(441,11678)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (441,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (441,11678), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(442,11678)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(442,11678)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(442,11678)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (443,11678), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(444,11678)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (449,11678), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(450,11678)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (450,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (450,11678), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (450,11678), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (450,11678), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(451,11678)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(451,11678)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(452,11678)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(453,11678)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (457,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (457,11678), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(458,11678)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(458,11678)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (459,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (459,11678), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(460,11678)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(461,11678)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (462,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (462,11678), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (462,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (462,11678), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(463,11678)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(463,11678)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(464,11678)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(464,11678)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (466,11678), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(467,11678)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (470,11678), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(471,11678)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (472,11678), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(473,11678)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (474,11678), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(475,11678)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (481,11678), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(482,11678)
GPGPU-Sim uArch: cycles simulated: 12178  inst.: 2197193 (ipc=720.9) sim_rate=274649 (inst/sec) elapsed = 0:0:00:08 / Sun Feb 28 21:33:58 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (522,11678), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(523,11678)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (529,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (529,11678), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(530,11678)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(531,11678)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (543,11678), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(544,11678)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (546,11678), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(547,11678)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(122,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (559,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (559,11678), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(560,11678)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (560,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (560,11678), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(561,11678)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(561,11678)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (561,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (561,11678), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(562,11678)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(562,11678)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (562,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (562,11678), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(563,11678)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(563,11678)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(564,11678)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (566,11678), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(567,11678)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (571,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (571,11678), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(572,11678)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(573,11678)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (573,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (573,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (573,11678), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (573,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (573,11678), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(574,11678)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(574,11678)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(574,11678)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(575,11678)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(575,11678)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (580,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (580,11678), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(581,11678)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(581,11678)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (583,11678), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(584,11678)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (594,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (594,11678), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(595,11678)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(595,11678)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (640,11678), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(641,11678)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(138,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (690,11678), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(691,11678)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (722,11678), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(723,11678)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (727,11678), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(728,11678)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (730,11678), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(731,11678)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (733,11678), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(734,11678)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (737,11678), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(738,11678)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (741,11678), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(742,11678)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (761,11678), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(762,11678)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (767,11678), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(768,11678)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (770,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (770,11678), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(771,11678)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(771,11678)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (774,11678), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(775,11678)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (787,11678), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(788,11678)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (792,11678), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(793,11678)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (797,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (797,11678), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(798,11678)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(799,11678)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (800,11678), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(801,11678)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (806,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (806,11678), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(807,11678)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (807,11678), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(808,11678)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(808,11678)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (810,11678), 5 CTAs running
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(178,0,0) tid=(41,0,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(811,11678)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (815,11678), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(816,11678)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (816,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (816,11678), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(817,11678)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(817,11678)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (820,11678), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(821,11678)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (823,11678), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(824,11678)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (827,11678), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(828,11678)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (829,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (829,11678), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(830,11678)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(830,11678)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (833,11678), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(834,11678)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (848,11678), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(849,11678)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (849,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (849,11678), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(850,11678)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(850,11678)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (850,11678), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(851,11678)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (864,11678), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(865,11678)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (880,11678), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(881,11678)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (882,11678), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(883,11678)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (892,11678), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(893,11678)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (895,11678), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(896,11678)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (902,11678), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(903,11678)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (904,11678), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(905,11678)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (907,11678), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(908,11678)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (911,11678), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(912,11678)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (912,11678), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(913,11678)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (914,11678), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(915,11678)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (918,11678), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(919,11678)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (920,11678), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(921,11678)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (932,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (932,11678), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(933,11678)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(933,11678)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (933,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (933,11678), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(934,11678)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(934,11678)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(198,0,0) tid=(85,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (942,11678), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(943,11678)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (950,11678), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(951,11678)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (958,11678), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(959,11678)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (959,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (959,11678), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(960,11678)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(961,11678)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (962,11678), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(963,11678)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (972,11678), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(973,11678)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (979,11678), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(980,11678)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (984,11678), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(985,11678)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (988,11678), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(989,11678)
GPGPU-Sim uArch: cycles simulated: 12678  inst.: 2551541 (ipc=714.8) sim_rate=283504 (inst/sec) elapsed = 0:0:00:09 / Sun Feb 28 21:33:59 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1011,11678), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1012,11678)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1015,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1015,11678), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1016,11678)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1017,11678)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1031,11678), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1032,11678)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1032,11678), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1033,11678)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1040,11678), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1041,11678)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1044,11678), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1045,11678)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1050,11678), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1051,11678)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1053,11678), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1054,11678)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1064,11678), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1065,11678)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1066,11678), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1067,11678)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(231,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1073,11678), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1074,11678)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1074,11678), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1075,11678)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1093,11678), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1094,11678)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1102,11678), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1103,11678)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1107,11678), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1108,11678)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1112,11678), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1113,11678)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1119,11678), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1120,11678)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1124,11678), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1125,11678)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1129,11678), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1130,11678)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1133,11678), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1134,11678)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1136,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1136,11678), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1136,11678), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1137,11678)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1138,11678)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1139,11678)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1159,11678), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1160,11678)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1160,11678), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1161,11678)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1165,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1165,11678), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1166,11678)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1169,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1182,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1185,11678), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1195,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1199,11678), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1200,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1207,11678), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1209,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1210,11678), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(215,0,0) tid=(206,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1220,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1221,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1230,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1231,11678), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1231,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1234,11678), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1240,11678), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1243,11678), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1251,11678), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1254,11678), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1257,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1264,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1265,11678), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1287,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1292,11678), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1300,11678), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1302,11678), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1306,11678), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1307,11678), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1312,11678), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1318,11678), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1319,11678), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1329,11678), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1357,11678), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1358,11678), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1361,11678), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1367,11678), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1379,11678), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1383,11678), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1394,11678), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1395,11678), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1409,11678), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1430,11678), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1434,11678), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1443,11678), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1456,11678), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 13178  inst.: 2753009 (ipc=610.8) sim_rate=275300 (inst/sec) elapsed = 0:0:00:10 / Sun Feb 28 21:34:00 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1528,11678), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2658,11678), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2670,11678), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2968,11678), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2988,11678), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3065,11678), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3259,11678), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (3353,11678), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (3418,11678), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3484,11678), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (3509,11678), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3516,11678), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3557,11678), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3804,11678), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3832,11678), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (3853,11678), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3915,11678), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4059,11678), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4125,11678), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4164,11678), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (4178,11678), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4209,11678), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4275,11678), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4401,11678), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4429,11678), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4484,11678), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4519,11678), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4645,11678), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4906,11678), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4949,11678), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5032,11678), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5104,11678), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5140,11678), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5144,11678), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5164,11678), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5438,11678), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5528,11678), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5529,11678), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5656,11678), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5722,11678), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5926,11678), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (6078,11678), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6360,11678), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (6487,11678), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6488
gpu_sim_insn = 926846
gpu_ipc =     142.8554
gpu_tot_sim_cycle = 18166
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     152.1302
gpu_tot_issued_cta = 768
gpu_stall_dramfull = 290
gpu_stall_icnt2sh    = 941
gpu_total_sim_rate=251236

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 61297
	L1I_total_cache_misses = 997
	L1I_total_cache_miss_rate = 0.0163
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6699
L1D_cache:
	L1D_cache_core[0]: Access = 564, Miss = 181, Miss_rate = 0.321, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[1]: Access = 552, Miss = 173, Miss_rate = 0.313, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[2]: Access = 626, Miss = 201, Miss_rate = 0.321, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[3]: Access = 678, Miss = 235, Miss_rate = 0.347, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[4]: Access = 844, Miss = 319, Miss_rate = 0.378, Pending_hits = 304, Reservation_fails = 0
	L1D_cache_core[5]: Access = 592, Miss = 199, Miss_rate = 0.336, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[6]: Access = 570, Miss = 180, Miss_rate = 0.316, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[7]: Access = 570, Miss = 185, Miss_rate = 0.325, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[8]: Access = 554, Miss = 170, Miss_rate = 0.307, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[9]: Access = 624, Miss = 209, Miss_rate = 0.335, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[10]: Access = 530, Miss = 168, Miss_rate = 0.317, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[11]: Access = 600, Miss = 201, Miss_rate = 0.335, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[12]: Access = 640, Miss = 210, Miss_rate = 0.328, Pending_hits = 276, Reservation_fails = 0
	L1D_cache_core[13]: Access = 750, Miss = 274, Miss_rate = 0.365, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[14]: Access = 602, Miss = 200, Miss_rate = 0.332, Pending_hits = 288, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3105
	L1D_total_cache_miss_rate = 0.3340
	L1D_total_cache_pending_hits = 4432
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1653
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2044
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1061
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60300
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 997
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6699
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
150, 150, 150, 150, 150, 150, 150, 150, 105, 105, 105, 105, 105, 105, 105, 219, 105, 303, 105, 105, 105, 105, 105, 105, 150, 150, 150, 337, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 120, 120, 120, 120, 120, 120, 120, 120, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3206
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2044
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8999	W0_Idle:77041	W0_Scoreboard:136832	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16352 {8:2044,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 277984 {136:2044,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 44 
maxdqlatency = 0 
maxmflatency = 341 
averagemflatency = 187 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18165 
mrq_lat_table:961 	12 	61 	89 	31 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2356 	870 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3266 	17 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1357 	656 	46 	0 	0 	0 	0 	2 	11 	40 	978 	136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        10        11         0         0         0         2 
dram[1]:         1         0         1         0         0         0         0         2         3         0        10        11        14        12         0         7 
dram[2]:         1         0         2         4         1         2         0         2         0         6        10        11        11        12         0         0 
dram[3]:         1         0         4         4         1         2         0         4         2         1        10        11         0        10         0         0 
dram[4]:         0         2         0         1         1         4         0         1         2         0        11        11        11        13         9         3 
dram[5]:         2         6         2         2         4         1         0         1         0         2        11         0        14        11         1         3 
maximum service time to same row:
dram[0]:      1985      3628      5727      4049      2279      2774      1591      4512      2508      3634      2165      3183      1754      1794      1725      3341 
dram[1]:      2100      2975      1435      3393      4222      3001      2197      2697       922      3335      1663       906      2195      1751      2500      3766 
dram[2]:      1335      4769      4037      2881      2628      2915      2640      5288      2306      4104      2743       910      1763      2307      2118      3882 
dram[3]:      1326      3268      2310      4910      1800      4507      2585      3225      4366      4378      2233       919      1738      1889      2381      2488 
dram[4]:      3404      3693      3154      1419       934      5313      2828      1446      4576      2822      1038      4192      1749      1791      2951      2482 
dram[5]:      1351      2416      2209      1659      2721      1428      3679      1438      3501      3526      1072       922      1829      1768      5387      2101 
average row accesses per activate:
dram[0]:  3.000000  3.666667  2.800000  2.000000 10.000000 10.000000  4.500000  2.333333  6.500000  4.000000  8.000000  3.800000 14.000000 13.000000 11.000000  5.000000 
dram[1]:  2.000000  6.000000  4.500000  2.000000 13.000000 10.000000  8.000000  3.500000  5.333333 12.000000  4.750000  4.666667  6.000000  5.666667 10.000000  3.333333 
dram[2]:  3.500000  9.000000  3.333333  4.666667  1.500000  2.750000  6.000000  2.200000 12.000000  3.285714  7.000000  6.000000  4.250000  5.000000 10.000000 12.000000 
dram[3]:  2.750000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  4.000000  3.000000  8.500000  4.000000  3.500000 16.000000  3.000000 11.000000  9.000000 
dram[4]: 12.000000  3.000000  4.000000  4.000000  3.250000  3.500000 10.000000  6.500000  2.250000  8.000000  3.200000  4.500000  4.000000  5.000000  5.333333  5.000000 
dram[5]:  5.000000  4.250000  4.000000  2.500000  3.500000  4.500000  8.000000  5.333333 14.000000  2.333333  5.666667 11.000000  7.500000  5.000000  5.000000  4.333333 
average row locality = 1158/252 = 4.595238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         6         8         5         5         5         5         4         7         6        13        16        14        13        11        15 
dram[1]:         4         3         5         1         6         5         4        13        10         6        15        13        18        17        10        10 
dram[2]:         4         4         5         8         2         7         3         7         6        14        12        12        17        14        10        12 
dram[3]:         7         4         5         5         3         3         4         6         9         9        15        14        16        18        11         9 
dram[4]:         6         5         2         7         8         8         5         7         6         4        15        15        16        15        16        15 
dram[5]:         6         9         9         7         8         5         4         9         7         4        14        11        15        15        15        13 
total reads: 855
bank skew: 18/1 = 18.00
chip skew: 151/137 = 1.10
number of total write accesses:
dram[0]:         3         5         6         3         5         5         4         3         6         6         3         3         0         0         0         0 
dram[1]:         2         3         4         1         7         5         4         8         6         6         4         1         0         0         0         0 
dram[2]:         3         5         5         6         1         4         3         4         6         9         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         6         6         8         1         0         0         0         0         0 
dram[4]:         6         4         2         5         5         6         5         6         3         4         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         4         7         7         3         3         0         0         0         0         0 
total reads: 303
min_bank_accesses = 0!
chip skew: 56/45 = 1.24
average mf latency per bank:
dram[0]:        614       166       169       183       143       139       157       212       159       173       877       912      1271      1126       489       400
dram[1]:        133       124       161       126       178       140       143       204       189       135       801      1103      1048       961       393       684
dram[2]:        147       154       185       178       182       183       128       196       136       216       888      1278       997      1084       418       420
dram[3]:        193       142       174       175       184       187       143       185       185       141       904      1138      1030       852       459       406
dram[4]:        159       197       126       174       174       197       153       136       193       180      4112       832       979      1048       564       422
dram[5]:        156       208       178       188       180       143       194       145       133       210       943      1300      1010       974       459       388
maximum mf latency per bank:
dram[0]:        283       282       282       285       284       258       272       286       272       282       288       282       308       288       287       282
dram[1]:        288       252       273       252       272       260       267       283       293       252       297       303       293       341       273       286
dram[2]:        275       253       284       282       275       283       270       286       257       285       308       291       312       297       273       272
dram[3]:        282       252       282       282       274       283       262       281       286       274       291       298       287       305       280       272
dram[4]:        253       296       260       282       290       284       255       276       283       265       290       290       298       285       287       294
dram[5]:        273       281       282       284       290       277       251       284       251       288       306       287       327       288       282       286

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23976 n_nop=23304 n_act=40 n_pre=24 n_req=191 n_rd=556 n_write=52 bw_util=0.05072
n_activity=3785 dram_eff=0.3213
bk0: 24a 23823i bk1: 24a 23787i bk2: 32a 23731i bk3: 20a 23808i bk4: 20a 23803i bk5: 20a 23848i bk6: 20a 23855i bk7: 16a 23828i bk8: 28a 23752i bk9: 24a 23787i bk10: 52a 23767i bk11: 64a 23625i bk12: 56a 23800i bk13: 52a 23793i bk14: 44a 23822i bk15: 60a 23759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.021313
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23976 n_nop=23307 n_act=37 n_pre=21 n_req=191 n_rd=560 n_write=51 bw_util=0.05097
n_activity=3691 dram_eff=0.3311
bk0: 16a 23843i bk1: 12a 23902i bk2: 20a 23804i bk3: 4a 23948i bk4: 24a 23821i bk5: 20a 23835i bk6: 16a 23852i bk7: 52a 23594i bk8: 40a 23737i bk9: 24a 23833i bk10: 60a 23684i bk11: 52a 23685i bk12: 72a 23704i bk13: 68a 23655i bk14: 40a 23855i bk15: 40a 23813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0230647
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23976 n_nop=23311 n_act=42 n_pre=26 n_req=186 n_rd=548 n_write=49 bw_util=0.0498
n_activity=3475 dram_eff=0.3436
bk0: 16a 23866i bk1: 16a 23863i bk2: 20a 23776i bk3: 32a 23684i bk4: 8a 23891i bk5: 28a 23733i bk6: 12a 23878i bk7: 28a 23731i bk8: 24a 23780i bk9: 56a 23496i bk10: 48a 23752i bk11: 48a 23750i bk12: 68a 23673i bk13: 56a 23680i bk14: 40a 23855i bk15: 48a 23835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0259843
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23976 n_nop=23307 n_act=44 n_pre=28 n_req=183 n_rd=552 n_write=45 bw_util=0.0498
n_activity=3676 dram_eff=0.3248
bk0: 28a 23772i bk1: 16a 23884i bk2: 20a 23824i bk3: 20a 23830i bk4: 12a 23887i bk5: 12a 23871i bk6: 16a 23862i bk7: 24a 23799i bk8: 36a 23717i bk9: 36a 23765i bk10: 60a 23689i bk11: 56a 23688i bk12: 64a 23740i bk13: 72a 23572i bk14: 44a 23810i bk15: 36a 23869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0164331
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23976 n_nop=23250 n_act=46 n_pre=30 n_req=200 n_rd=600 n_write=50 bw_util=0.05422
n_activity=3892 dram_eff=0.334
bk0: 24a 23830i bk1: 20a 23745i bk2: 8a 23879i bk3: 28a 23783i bk4: 32a 23716i bk5: 32a 23747i bk6: 20a 23838i bk7: 28a 23798i bk8: 24a 23804i bk9: 16a 23861i bk10: 60a 23697i bk11: 60a 23632i bk12: 64a 23657i bk13: 60a 23724i bk14: 64a 23748i bk15: 60a 23706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0186436
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23976 n_nop=23246 n_act=43 n_pre=27 n_req=207 n_rd=604 n_write=56 bw_util=0.05506
n_activity=4032 dram_eff=0.3274
bk0: 24a 23803i bk1: 36a 23722i bk2: 36a 23736i bk3: 28a 23787i bk4: 32a 23711i bk5: 20a 23808i bk6: 16a 23881i bk7: 36a 23722i bk8: 28a 23812i bk9: 16a 23839i bk10: 56a 23736i bk11: 44a 23791i bk12: 60a 23783i bk13: 60a 23712i bk14: 60a 23741i bk15: 52a 23778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0191024

========= L2 cache stats =========
L2_cache_bank[0]: Access = 290, Miss = 69, Miss_rate = 0.238, Pending_hits = 27, Reservation_fails = 231
L2_cache_bank[1]: Access = 240, Miss = 70, Miss_rate = 0.292, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 275, Miss = 72, Miss_rate = 0.262, Pending_hits = 26, Reservation_fails = 107
L2_cache_bank[3]: Access = 245, Miss = 68, Miss_rate = 0.278, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 202, Miss = 59, Miss_rate = 0.292, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 259, Miss = 78, Miss_rate = 0.301, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[6]: Access = 230, Miss = 70, Miss_rate = 0.304, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[7]: Access = 222, Miss = 68, Miss_rate = 0.306, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[8]: Access = 607, Miss = 74, Miss_rate = 0.122, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 242, Miss = 76, Miss_rate = 0.314, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[10]: Access = 247, Miss = 78, Miss_rate = 0.316, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 227, Miss = 73, Miss_rate = 0.322, Pending_hits = 22, Reservation_fails = 0
L2_total_cache_accesses = 3286
L2_total_cache_misses = 855
L2_total_cache_miss_rate = 0.2602
L2_total_cache_pending_hits = 282
L2_total_cache_reservation_fails = 338
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1222
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 263
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 559
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 864
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 293
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 227
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=11732
icnt_total_pkts_simt_to_mem=4453
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.00694
	minimum = 6
	maximum = 32
Network latency average = 7.76775
	minimum = 6
	maximum = 22
Slowest packet = 2898
Flit latency average = 6.78019
	minimum = 6
	maximum = 18
Slowest flit = 9383
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0221948
	minimum = 0.0115598 (at node 10)
	maximum = 0.0685882 (at node 23)
Accepted packet rate average = 0.0221948
	minimum = 0.0115598 (at node 10)
	maximum = 0.0685882 (at node 23)
Injected flit rate average = 0.0497842
	minimum = 0.0154131 (at node 10)
	maximum = 0.126541 (at node 23)
Accepted flit rate average= 0.0497842
	minimum = 0.0254316 (at node 19)
	maximum = 0.122688 (at node 23)
Injected packet length average = 2.24306
Accepted packet length average = 2.24306
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.4342 (3 samples)
	minimum = 6 (3 samples)
	maximum = 40.6667 (3 samples)
Network latency average = 8.73313 (3 samples)
	minimum = 6 (3 samples)
	maximum = 31.3333 (3 samples)
Flit latency average = 7.65749 (3 samples)
	minimum = 6 (3 samples)
	maximum = 27.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0130645 (3 samples)
	minimum = 0.00756944 (3 samples)
	maximum = 0.033286 (3 samples)
Accepted packet rate average = 0.0130645 (3 samples)
	minimum = 0.00756944 (3 samples)
	maximum = 0.033286 (3 samples)
Injected flit rate average = 0.0323625 (3 samples)
	minimum = 0.00885386 (3 samples)
	maximum = 0.0792732 (3 samples)
Accepted flit rate average = 0.0323625 (3 samples)
	minimum = 0.0136671 (3 samples)
	maximum = 0.0731811 (3 samples)
Injected packet size average = 2.47713 (3 samples)
Accepted packet size average = 2.47713 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 251236 (inst/sec)
gpgpu_simulation_rate = 1651 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18166)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18166)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18166)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18166)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18166)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18166)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18166)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18166)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18166)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18166)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18166)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18166)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18166)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18166)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18166)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18166)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18166)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18166)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18166)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18166)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18166)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18166)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18166)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18166)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18166)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18166)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18166)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18166)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18166)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18166)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18166)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18166)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18166)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18166)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18166)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18166)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18166)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18166)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18166)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18166)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18166)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18166)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18166)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18166)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18166)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18166)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18166)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18166)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18166)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18166)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18166)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18166)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18166)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18166)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18166)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18166)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18166)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18166)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18166)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18166)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18166)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18166)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18166)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18166)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18166)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18166)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18166)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18166)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18166)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18166)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18166)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18166)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18166)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18166)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18166)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18166)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18166)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18166)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18166)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18166)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18166)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18166)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18166)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18166)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18166)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18166)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18166)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18166)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18166)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18166)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(11,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(7,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(60,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (373,18166), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(374,18166)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (378,18166), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(379,18166)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (392,18166), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (392,18166), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(393,18166)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(393,18166)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (400,18166), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(401,18166)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (407,18166), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(408,18166)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (409,18166), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(410,18166)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (420,18166), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(421,18166)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (429,18166), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(430,18166)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (432,18166), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(433,18166)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (433,18166), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(434,18166)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (436,18166), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(437,18166)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (440,18166), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(441,18166)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (449,18166), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(450,18166)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (452,18166), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(453,18166)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (453,18166), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(454,18166)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (455,18166), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(456,18166)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (456,18166), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(457,18166)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(67,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (483,18166), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(484,18166)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (497,18166), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(498,18166)
GPGPU-Sim uArch: cycles simulated: 18666  inst.: 3102792 (ipc=678.4) sim_rate=282072 (inst/sec) elapsed = 0:0:00:11 / Sun Feb 28 21:34:01 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (504,18166), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(505,18166)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (507,18166), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(508,18166)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (509,18166), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(510,18166)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (520,18166), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(521,18166)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (524,18166), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(525,18166)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (527,18166), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (527,18166), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(528,18166)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(528,18166)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (528,18166), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(529,18166)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (531,18166), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(532,18166)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (535,18166), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(536,18166)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (540,18166), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(541,18166)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (552,18166), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(553,18166)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(111,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (662,18166), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(663,18166)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (689,18166), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(690,18166)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (691,18166), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(692,18166)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (701,18166), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(702,18166)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (770,18166), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (770,18166), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(771,18166)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(772,18166)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (773,18166), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(774,18166)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (784,18166), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(785,18166)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (806,18166), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(807,18166)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (814,18166), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(815,18166)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (818,18166), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(819,18166)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (821,18166), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(822,18166)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (822,18166), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(823,18166)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (927,18166), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(928,18166)
GPGPU-Sim uArch: cycles simulated: 19166  inst.: 3239926 (ipc=476.3) sim_rate=269993 (inst/sec) elapsed = 0:0:00:12 / Sun Feb 28 21:34:02 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1067,18166), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1068,18166)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1071,18166), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1072,18166)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1108,18166), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1109,18166)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1963,18166), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1964,18166)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(139,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2296,18166), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2297,18166)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2324,18166), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2325,18166)
GPGPU-Sim uArch: cycles simulated: 20666  inst.: 3278990 (ipc=206.2) sim_rate=252230 (inst/sec) elapsed = 0:0:00:13 / Sun Feb 28 21:34:03 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2621,18166), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(2622,18166)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2723,18166), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2724,18166)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2810,18166), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(2811,18166)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2887,18166), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(2888,18166)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3064,18166), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3065,18166)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3084,18166), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3085,18166)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3118,18166), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3119,18166)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (3126,18166), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(3127,18166)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3170,18166), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3171,18166)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (3225,18166), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(3226,18166)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3244,18166), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3245,18166)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3322,18166), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3323,18166)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3330,18166), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(3331,18166)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3375,18166), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3376,18166)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3381,18166), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(3382,18166)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3408,18166), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3409,18166)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3428,18166), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3429,18166)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3471,18166), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(3472,18166)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3479,18166), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3480,18166)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3632,18166), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(3633,18166)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(160,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3756,18166), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3757,18166)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3810,18166), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3811,18166)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3840,18166), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3841,18166)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3854,18166), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3855,18166)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3877,18166), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3878,18166)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3907,18166), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3908,18166)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3981,18166), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3982,18166)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4015,18166), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4016,18166)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4140,18166), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4141,18166)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4178,18166), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(4179,18166)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (4277,18166), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(4278,18166)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4291,18166), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4292,18166)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4335,18166), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(4336,18166)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4421,18166), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4422,18166)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4454,18166), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4455,18166)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4458,18166), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4459,18166)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4470,18166), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4471,18166)
GPGPU-Sim uArch: cycles simulated: 22666  inst.: 3416634 (ipc=145.1) sim_rate=244045 (inst/sec) elapsed = 0:0:00:14 / Sun Feb 28 21:34:04 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4510,18166), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(4511,18166)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4589,18166), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4590,18166)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (4722,18166), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(4723,18166)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4750,18166), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4751,18166)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4792,18166), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4793,18166)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4833,18166), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4834,18166)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4845,18166), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4846,18166)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4910,18166), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4911,18166)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (4952,18166), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(4953,18166)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(187,0,0) tid=(152,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (5014,18166), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(5015,18166)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (5082,18166), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(5083,18166)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5086,18166), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5086,18166), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(5087,18166)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5087,18166)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5192,18166), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5193,18166)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5321,18166), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5322,18166)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5339,18166), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5340,18166)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5359,18166), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5360,18166)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5421,18166), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5422,18166)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (5440,18166), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(5441,18166)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5448,18166), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5449,18166)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5525,18166), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5526,18166)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (5589,18166), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(5590,18166)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5625,18166), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5626,18166)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5665,18166), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(5666,18166)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5766,18166), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(5767,18166)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5776,18166), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5777,18166)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5784,18166), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5785,18166)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5792,18166), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5793,18166)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5875,18166), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5876,18166)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5877,18166), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5878,18166)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5906,18166), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(5907,18166)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5969,18166), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5970,18166)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6017,18166), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6018,18166)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (6023,18166), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(6024,18166)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(211,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6051,18166), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6052,18166)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (6144,18166), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6145,18166)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6179,18166), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(6180,18166)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (6318,18166), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(6319,18166)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6452,18166), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6453,18166)
GPGPU-Sim uArch: cycles simulated: 24666  inst.: 3574343 (ipc=124.7) sim_rate=238289 (inst/sec) elapsed = 0:0:00:15 / Sun Feb 28 21:34:05 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6526,18166), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6527,18166)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6541,18166), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6542,18166)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6785,18166), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6786,18166)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6787,18166), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(6788,18166)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6809,18166), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(6810,18166)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6890,18166), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6891,18166)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (6891,18166), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6892,18166)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7018,18166), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(7019,18166)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7108,18166), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(7109,18166)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7175,18166), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(7176,18166)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (7490,18166), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(7491,18166)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (7811,18166), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(7812,18166)
GPGPU-Sim uArch: cycles simulated: 26166  inst.: 3625462 (ipc=107.7) sim_rate=226591 (inst/sec) elapsed = 0:0:00:16 / Sun Feb 28 21:34:06 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (8729,18166), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(8730,18166)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8730,18166), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(8731,18166)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(230,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (8925,18166), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(8926,18166)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8933,18166), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(8934,18166)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9111,18166), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9112,18166)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9180,18166), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(9181,18166)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (9354,18166), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(9355,18166)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (9428,18166), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(9429,18166)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9442,18166), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9443,18166)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9916,18166), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(9917,18166)
GPGPU-Sim uArch: cycles simulated: 28166  inst.: 3677979 (ipc=91.4) sim_rate=216351 (inst/sec) elapsed = 0:0:00:17 / Sun Feb 28 21:34:07 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (10462,18166), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(10463,18166)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10784,18166), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(10785,18166)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10835,18166), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10836,18166)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11202,18166), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(11203,18166)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (11640,18166), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(11641,18166)
GPGPU-Sim uArch: cycles simulated: 30166  inst.: 3711617 (ipc=79.0) sim_rate=206200 (inst/sec) elapsed = 0:0:00:18 / Sun Feb 28 21:34:08 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12159,18166), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(12160,18166)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12245,18166), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(12246,18166)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12282,18166), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(12283,18166)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (12329,18166), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(12330,18166)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12506,18166), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(12507,18166)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (12510,18166), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(12511,18166)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(250,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (12963,18166), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(12964,18166)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13059,18166), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(13060,18166)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13322,18166), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(13323,18166)
GPGPU-Sim uArch: cycles simulated: 31666  inst.: 3747083 (ipc=72.9) sim_rate=197214 (inst/sec) elapsed = 0:0:00:19 / Sun Feb 28 21:34:09 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13585,18166), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(13586,18166)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14060,18166), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(14061,18166)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (14070,18166), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (14110,18166), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (14284,18166), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (14618,18166), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (14693,18166), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (14918,18166), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15335,18166), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (15454,18166), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 33666  inst.: 3777091 (ipc=65.4) sim_rate=188854 (inst/sec) elapsed = 0:0:00:20 / Sun Feb 28 21:34:10 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (15719,18166), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (15960,18166), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16056,18166), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (16261,18166), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (16610,18166), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (16713,18166), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (16852,18166), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (16922,18166), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (17096,18166), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (17188,18166), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17264,18166), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17396,18166), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (17493,18166), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (17624,18166), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 36166  inst.: 3796396 (ipc=57.4) sim_rate=180780 (inst/sec) elapsed = 0:0:00:21 / Sun Feb 28 21:34:11 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18057,18166), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (18280,18166), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (18324,18166), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (18345,18166), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (18409,18166), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18499,18166), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (18553,18166), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (18560,18166), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18683,18166), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (18684,18166), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (18909,18166), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (18919,18166), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (19064,18166), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (19082,18166), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (19116,18166), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (19176,18166), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19205,18166), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (19400,18166), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (19445,18166), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (19471,18166), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (19584,18166), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19592,18166), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (19726,18166), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (19805,18166), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19919,18166), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19948,18166), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (20092,18166), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (20146,18166), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (20182,18166), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (20184,18166), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (20293,18166), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (20318,18166), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20322,18166), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 38666  inst.: 3816945 (ipc=51.4) sim_rate=173497 (inst/sec) elapsed = 0:0:00:22 / Sun Feb 28 21:34:12 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (20628,18166), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21131,18166), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21219,18166), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21223,18166), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21249,18166), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (21284,18166), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21439,18166), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21672,18166), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (21706,18166), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21813,18166), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21828,18166), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21830,18166), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21907,18166), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (21954,18166), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (21971,18166), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (22319,18166), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (22373,18166), 4 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(248,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (22621,18166), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (23372,18166), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (23465,18166), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (23549,18166), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (24127,18166), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (24181,18166), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (24283,18166), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (24342,18166), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (24366,18166), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (24905,18166), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (24931,18166), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (24986,18166), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (25025,18166), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 43666  inst.: 3839841 (ipc=42.2) sim_rate=166949 (inst/sec) elapsed = 0:0:00:23 / Sun Feb 28 21:34:13 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (25618,18166), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (25736,18166), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25833,18166), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (26395,18166), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (26457,18166), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 8.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 26458
gpu_sim_insn = 1076624
gpu_ipc =      40.6918
gpu_tot_sim_cycle = 44624
gpu_tot_sim_insn = 3840222
gpu_tot_ipc =      86.0573
gpu_tot_issued_cta = 1024
gpu_stall_dramfull = 7415
gpu_stall_icnt2sh    = 24030
gpu_total_sim_rate=166966

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 148775
	L1I_total_cache_misses = 997
	L1I_total_cache_miss_rate = 0.0067
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6699
L1D_cache:
	L1D_cache_core[0]: Access = 3690, Miss = 1928, Miss_rate = 0.522, Pending_hits = 459, Reservation_fails = 8723
	L1D_cache_core[1]: Access = 2868, Miss = 1457, Miss_rate = 0.508, Pending_hits = 411, Reservation_fails = 7480
	L1D_cache_core[2]: Access = 4412, Miss = 2392, Miss_rate = 0.542, Pending_hits = 455, Reservation_fails = 10883
	L1D_cache_core[3]: Access = 3516, Miss = 1820, Miss_rate = 0.518, Pending_hits = 414, Reservation_fails = 8762
	L1D_cache_core[4]: Access = 3343, Miss = 1715, Miss_rate = 0.513, Pending_hits = 428, Reservation_fails = 8197
	L1D_cache_core[5]: Access = 4335, Miss = 2388, Miss_rate = 0.551, Pending_hits = 529, Reservation_fails = 10939
	L1D_cache_core[6]: Access = 3766, Miss = 1969, Miss_rate = 0.523, Pending_hits = 467, Reservation_fails = 9940
	L1D_cache_core[7]: Access = 3048, Miss = 1599, Miss_rate = 0.525, Pending_hits = 448, Reservation_fails = 9054
	L1D_cache_core[8]: Access = 4424, Miss = 2455, Miss_rate = 0.555, Pending_hits = 469, Reservation_fails = 12655
	L1D_cache_core[9]: Access = 3078, Miss = 1637, Miss_rate = 0.532, Pending_hits = 441, Reservation_fails = 10551
	L1D_cache_core[10]: Access = 2849, Miss = 1448, Miss_rate = 0.508, Pending_hits = 432, Reservation_fails = 7722
	L1D_cache_core[11]: Access = 3191, Miss = 1689, Miss_rate = 0.529, Pending_hits = 465, Reservation_fails = 9647
	L1D_cache_core[12]: Access = 3157, Miss = 1598, Miss_rate = 0.506, Pending_hits = 424, Reservation_fails = 9481
	L1D_cache_core[13]: Access = 3873, Miss = 2051, Miss_rate = 0.530, Pending_hits = 435, Reservation_fails = 10877
	L1D_cache_core[14]: Access = 3336, Miss = 1761, Miss_rate = 0.528, Pending_hits = 405, Reservation_fails = 9229
	L1D_total_cache_accesses = 52886
	L1D_total_cache_misses = 27907
	L1D_total_cache_miss_rate = 0.5277
	L1D_total_cache_pending_hits = 6682
	L1D_total_cache_reservation_fails = 144140
	L1D_cache_data_port_util = 0.036
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 27198
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0176
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6677
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 93140
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26718
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 537
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15983
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 51000
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 147778
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 997
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6699
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
434, 350, 423, 180, 716, 406, 180, 180, 464, 608, 464, 707, 165, 419, 318, 365, 150, 632, 490, 432, 150, 150, 150, 150, 210, 210, 210, 397, 492, 436, 382, 210, 350, 563, 772, 180, 548, 490, 322, 535, 477, 462, 376, 449, 150, 421, 404, 150, 
gpgpu_n_tot_thrd_icount = 8495360
gpgpu_n_tot_w_icount = 265480
gpgpu_n_stall_shd_mem = 152854
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11924
gpgpu_n_mem_write_global = 16525
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 292772
gpgpu_n_store_insn = 17968
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537750
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 149682
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:234178	W0_Idle:97025	W0_Scoreboard:409459	W1:113965	W2:22525	W3:5183	W4:927	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 95392 {8:11924,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 661096 {40:16524,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1621664 {136:11924,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 132200 {8:16525,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 131 
maxdqlatency = 0 
maxmflatency = 853 
averagemflatency = 316 
max_icnt2mem_latency = 683 
max_icnt2sh_latency = 44623 
mrq_lat_table:3258 	41 	125 	340 	249 	60 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9685 	16247 	2532 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7244 	1118 	1405 	4061 	8742 	5920 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4997 	4866 	1928 	148 	0 	0 	0 	2 	11 	40 	978 	9424 	6070 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	46 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        13         8        11        12        16        12        14        19        14        16        10        11        14        13        11        12 
dram[1]:        14        10        22        10        13        10        17        13        14        16        10        11        14        12        10         7 
dram[2]:        17        17        18        12        16        10        15        14        16        10        10        11        11        12        10        12 
dram[3]:        24        13        15        14        12        16        18        10        24        16        10        11        16        10        11         9 
dram[4]:        12        10        14        16        10        12        10        12        15        20        11        11        11        13         9        11 
dram[5]:         8         9        11        16        12        16        12        14        14        16        11        11        14        11        13         9 
maximum service time to same row:
dram[0]:      1985      3628      5727      7852      3092      5250     10240      4512      6249      5103      6654      7571      5097      5045      3345      5362 
dram[1]:      3353      2975      3229      5703      4646      4625      3744      6500      4514      4398      7638      7946      6397      5243      4371      3766 
dram[2]:      8143      4769      6678      7873      4280      3795      7171      7734      4069      5836      7299      4327      5174      3518      3056      5648 
dram[3]:      2029      3268      3326      4910      5764      4507      3972      4541      4366      4378      7190      9361      5920      3066      2605      2488 
dram[4]:      3404      7212      3768      3381      3697      5313      3782      3781      5701      3944      7690      4825      3125      4813      3720      2482 
dram[5]:      3448      8424      3578      2776      3281      3540      4105      3781      4034      4113      8221      7593      4981      2760      5622      5494 
average row accesses per activate:
dram[0]:  4.875000  2.562500  3.400000  3.187500  5.000000  4.500000  3.600000  4.076923  4.545455  3.857143  2.818182  2.846154  4.500000  4.000000  4.600000  3.222222 
dram[1]:  3.416667  4.555555  4.700000  3.400000  4.666667  2.944444  5.777778  3.000000  3.222222  5.400000  3.600000  2.692308  4.200000  3.500000  3.714286  3.625000 
dram[2]:  3.666667  5.125000  3.642857  3.400000  3.571429  2.500000  2.777778  3.500000  5.100000  3.666667  4.714286  3.272727  2.800000  3.100000  3.714286  4.800000 
dram[3]:  3.428571  3.500000  3.312500  3.058824  3.416667  2.777778  5.777778  4.583333  3.352941  3.937500  2.714286  3.500000  5.250000  2.333333  3.714286  4.000000 
dram[4]:  5.500000  3.333333  4.444445  3.500000  3.000000  3.615385  3.500000  4.363636  3.625000  3.866667  3.909091  2.538461  2.545455  3.250000  3.125000  2.500000 
dram[5]:  2.937500  2.764706  3.923077  2.777778  3.200000  4.083333  4.666667  4.500000  3.928571  3.111111  2.923077  4.000000  3.142857  3.142857  3.250000  3.250000 
average row locality = 4078/1145 = 3.561572
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        25        33        35        35        38        38        37        35        37        25        32        27        28        23        29 
dram[1]:        25        25        29        32        39        37        35        43        40        38        30        30        21        21        26        29 
dram[2]:        27        23        33        35        34        39        33        40        35        39        27        31        28        30        26        24 
dram[3]:        30        25        35        35        24        34        36        38        41        46        32        30        21        28        26        24 
dram[4]:        27        33        25        34        38        31        39        32        41        40        37        28        28        26        25        20 
dram[5]:        31        31        34        34        31        33        41        37        39        40        32        27        22        22        26        26 
total reads: 3020
bank skew: 46/20 = 2.30
chip skew: 506/500 = 1.01
number of total write accesses:
dram[0]:        15        16        18        16        15        16        16        16        15        17         6         5         0         0         0         0 
dram[1]:        16        16        18        19        17        16        17        17        18        16         6         5         0         0         0         0 
dram[2]:        17        18        18        16        16        16        17        16        16        16         6         5         0         1         0         0 
dram[3]:        18        17        18        17        17        16        16        17        16        17         6         5         0         0         0         0 
dram[4]:        17        17        15        15        16        16        17        16        17        18         6         5         0         0         0         0 
dram[5]:        16        16        17        16        17        16        15        17        16        16         6         5         0         0         0         0 
total reads: 1058
min_bank_accesses = 0!
chip skew: 181/171 = 1.06
average mf latency per bank:
dram[0]:        761       713       738       813       925       896       862      1054      1194      1106      3013      3041      4770      5021      6013      4300
dram[1]:        835       743       856       748       849       849       900       800      1061      1111      2814      3016      6916      6367      4370      4471
dram[2]:        868       814       779       821       675       750      1218       873      1218      1061      3224      2765      4992      5160      4187      5473
dram[3]:        782       657       891       892       746       854       853       868      1165      1067      2621      2935      6269      4539      4926      4702
dram[4]:       1066       876      1244       948      1054       783      1188      1095      1519      1052     42566      2946      6244      5069      6564      5978
dram[5]:        660       732       869       791       771       793      1350      1002      1289      1107      2676      3156      5691      6321      4995      4686
maximum mf latency per bank:
dram[0]:        781       706       638       637       584       619       685       637       747       651       696       767       614       635       650       670
dram[1]:        672       689       633       641       648       668       638       685       732       705       643       671       659       607       674       661
dram[2]:        598       697       609       670       679       621       633       704       691       676       701       713       677       670       621       643
dram[3]:        631       578       595       741       652       604       813       664       698       738       694       750       620       639       675       647
dram[4]:        758       612       830       601       796       667       816       659       798       624       853       729       762       622       766       615
dram[5]:        679       595       721       635       633       658       760       704       687       691       693       668       611       702       642       595

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58900 n_nop=56379 n_act=181 n_pre=165 n_req=672 n_rd=2004 n_write=171 bw_util=0.07385
n_activity=12859 dram_eff=0.3383
bk0: 96a 58272i bk1: 100a 57967i bk2: 132a 57797i bk3: 140a 57843i bk4: 140a 57913i bk5: 152a 57838i bk6: 152a 57835i bk7: 148a 57803i bk8: 140a 57961i bk9: 148a 57894i bk10: 100a 58261i bk11: 128a 58089i bk12: 108a 58362i bk13: 112a 58233i bk14: 92a 58476i bk15: 116a 58234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0575042
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58900 n_nop=56371 n_act=182 n_pre=166 n_req=681 n_rd=2000 n_write=181 bw_util=0.07406
n_activity=13255 dram_eff=0.3291
bk0: 100a 58155i bk1: 100a 58122i bk2: 116a 58058i bk3: 128a 57863i bk4: 156a 57816i bk5: 148a 57740i bk6: 140a 58015i bk7: 172a 57434i bk8: 160a 57754i bk9: 152a 57895i bk10: 120a 58249i bk11: 120a 57999i bk12: 84a 58535i bk13: 84a 58465i bk14: 104a 58459i bk15: 116a 58369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0479626
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58900 n_nop=56334 n_act=194 n_pre=178 n_req=682 n_rd=2016 n_write=178 bw_util=0.0745
n_activity=12388 dram_eff=0.3542
bk0: 108a 57957i bk1: 92a 58160i bk2: 132a 57878i bk3: 140a 57786i bk4: 136a 57959i bk5: 156a 57513i bk6: 132a 57650i bk7: 160a 57572i bk8: 140a 57941i bk9: 156a 57749i bk10: 108a 58290i bk11: 124a 58186i bk12: 112a 58306i bk13: 120a 58144i bk14: 104a 58351i bk15: 96a 58456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0501528
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58900 n_nop=56324 n_act=196 n_pre=180 n_req=685 n_rd=2020 n_write=180 bw_util=0.0747
n_activity=13371 dram_eff=0.3291
bk0: 120a 57964i bk1: 100a 58036i bk2: 140a 57861i bk3: 140a 57800i bk4: 96a 58040i bk5: 136a 57676i bk6: 144a 57931i bk7: 152a 57859i bk8: 164a 57761i bk9: 184a 57779i bk10: 128a 58095i bk11: 120a 58089i bk12: 84a 58505i bk13: 112a 58206i bk14: 104a 58423i bk15: 96a 58502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0566893
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58900 n_nop=56337 n_act=194 n_pre=178 n_req=679 n_rd=2016 n_write=175 bw_util=0.0744
n_activity=13569 dram_eff=0.3229
bk0: 108a 58192i bk1: 132a 57813i bk2: 100a 58137i bk3: 136a 58022i bk4: 152a 57619i bk5: 124a 58001i bk6: 156a 57802i bk7: 128a 57995i bk8: 164a 57813i bk9: 160a 57773i bk10: 148a 58084i bk11: 112a 58123i bk12: 112a 58217i bk13: 104a 58345i bk14: 100a 58423i bk15: 80a 58450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0436163
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58900 n_nop=56323 n_act=198 n_pre=182 n_req=679 n_rd=2024 n_write=173 bw_util=0.0746
n_activity=13576 dram_eff=0.3237
bk0: 124a 57874i bk1: 124a 57956i bk2: 136a 57937i bk3: 136a 57748i bk4: 124a 57921i bk5: 132a 57851i bk6: 164a 57886i bk7: 148a 57977i bk8: 156a 57929i bk9: 160a 57823i bk10: 128a 58109i bk11: 108a 58227i bk12: 88a 58491i bk13: 88a 58430i bk14: 104a 58391i bk15: 104a 58430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0432428

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2001, Miss = 240, Miss_rate = 0.120, Pending_hits = 34, Reservation_fails = 231
L2_cache_bank[1]: Access = 2054, Miss = 261, Miss_rate = 0.127, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[2]: Access = 2015, Miss = 245, Miss_rate = 0.122, Pending_hits = 38, Reservation_fails = 107
L2_cache_bank[3]: Access = 1977, Miss = 255, Miss_rate = 0.129, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[4]: Access = 1976, Miss = 243, Miss_rate = 0.123, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[5]: Access = 2046, Miss = 261, Miss_rate = 0.128, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[6]: Access = 1971, Miss = 245, Miss_rate = 0.124, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[7]: Access = 1930, Miss = 260, Miss_rate = 0.135, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[8]: Access = 6495, Miss = 260, Miss_rate = 0.040, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[9]: Access = 2018, Miss = 244, Miss_rate = 0.121, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[10]: Access = 2072, Miss = 256, Miss_rate = 0.124, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[11]: Access = 1969, Miss = 250, Miss_rate = 0.127, Pending_hits = 39, Reservation_fails = 0
L2_total_cache_accesses = 28524
L2_total_cache_misses = 3020
L2_total_cache_miss_rate = 0.1059
L2_total_cache_pending_hits = 465
L2_total_cache_reservation_fails = 338
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 414
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2001
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15467
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 42
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1016
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 227
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.045

icnt_total_pkts_mem_to_simt=76490
icnt_total_pkts_simt_to_mem=45052
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.4887
	minimum = 6
	maximum = 441
Network latency average = 36.0454
	minimum = 6
	maximum = 354
Slowest packet = 16366
Flit latency average = 29.0139
	minimum = 6
	maximum = 354
Slowest flit = 36699
Fragmentation average = 0.0514898
	minimum = 0
	maximum = 220
Injected packet rate average = 0.0706585
	minimum = 0.049399 (at node 10)
	maximum = 0.222541 (at node 23)
Accepted packet rate average = 0.0706585
	minimum = 0.049399 (at node 10)
	maximum = 0.222541 (at node 23)
Injected flit rate average = 0.147483
	minimum = 0.0801648 (at node 1)
	maximum = 0.345907 (at node 23)
Accepted flit rate average= 0.147483
	minimum = 0.0980044 (at node 15)
	maximum = 0.414241 (at node 23)
Injected packet length average = 2.08727
Accepted packet length average = 2.08727
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.6978 (4 samples)
	minimum = 6 (4 samples)
	maximum = 140.75 (4 samples)
Network latency average = 15.5612 (4 samples)
	minimum = 6 (4 samples)
	maximum = 112 (4 samples)
Flit latency average = 12.9966 (4 samples)
	minimum = 6 (4 samples)
	maximum = 109 (4 samples)
Fragmentation average = 0.0128725 (4 samples)
	minimum = 0 (4 samples)
	maximum = 55 (4 samples)
Injected packet rate average = 0.027463 (4 samples)
	minimum = 0.0180268 (4 samples)
	maximum = 0.0805998 (4 samples)
Accepted packet rate average = 0.027463 (4 samples)
	minimum = 0.0180268 (4 samples)
	maximum = 0.0805998 (4 samples)
Injected flit rate average = 0.0611426 (4 samples)
	minimum = 0.0266816 (4 samples)
	maximum = 0.145932 (4 samples)
Accepted flit rate average = 0.0611426 (4 samples)
	minimum = 0.0347514 (4 samples)
	maximum = 0.158446 (4 samples)
Injected packet size average = 2.22636 (4 samples)
Accepted packet size average = 2.22636 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 166966 (inst/sec)
gpgpu_simulation_rate = 1940 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,44624)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,44624)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,44624)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,44624)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,44624)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,44624)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,44624)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,44624)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,44624)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,44624)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,44624)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,44624)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,44624)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,44624)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,44624)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,44624)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,44624)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,44624)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,44624)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,44624)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,44624)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,44624)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,44624)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,44624)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,44624)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,44624)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,44624)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,44624)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,44624)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,44624)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,44624)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,44624)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,44624)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,44624)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,44624)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,44624)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,44624)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,44624)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,44624)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,44624)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,44624)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,44624)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,44624)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,44624)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,44624)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,44624)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,44624)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,44624)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,44624)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,44624)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,44624)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,44624)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,44624)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,44624)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,44624)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,44624)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,44624)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,44624)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,44624)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,44624)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,44624)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,44624)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,44624)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,44624)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,44624)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,44624)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,44624)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,44624)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,44624)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,44624)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,44624)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,44624)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,44624)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,44624)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,44624)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,44624)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,44624)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,44624)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,44624)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,44624)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,44624)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,44624)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,44624)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,44624)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,44624)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,44624)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,44624)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,44624)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,44624)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,44624)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(32,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(35,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(15,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 45124  inst.: 4143696 (ipc=606.9) sim_rate=172654 (inst/sec) elapsed = 0:0:00:24 / Sun Feb 28 21:34:14 2016
GPGPU-Sim uArch: cycles simulated: 47124  inst.: 4168396 (ipc=131.3) sim_rate=166735 (inst/sec) elapsed = 0:0:00:25 / Sun Feb 28 21:34:15 2016
GPGPU-Sim uArch: cycles simulated: 48624  inst.: 4180150 (ipc=85.0) sim_rate=160775 (inst/sec) elapsed = 0:0:00:26 / Sun Feb 28 21:34:16 2016
GPGPU-Sim uArch: cycles simulated: 50624  inst.: 4194398 (ipc=59.0) sim_rate=155348 (inst/sec) elapsed = 0:0:00:27 / Sun Feb 28 21:34:17 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(71,0,0) tid=(134,0,0)
GPGPU-Sim uArch: cycles simulated: 52124  inst.: 4204851 (ipc=48.6) sim_rate=150173 (inst/sec) elapsed = 0:0:00:28 / Sun Feb 28 21:34:18 2016
GPGPU-Sim uArch: cycles simulated: 54124  inst.: 4219533 (ipc=39.9) sim_rate=145501 (inst/sec) elapsed = 0:0:00:29 / Sun Feb 28 21:34:19 2016
GPGPU-Sim uArch: cycles simulated: 55624  inst.: 4232781 (ipc=35.7) sim_rate=141092 (inst/sec) elapsed = 0:0:00:30 / Sun Feb 28 21:34:20 2016
GPGPU-Sim uArch: cycles simulated: 57624  inst.: 4246218 (ipc=31.2) sim_rate=136974 (inst/sec) elapsed = 0:0:00:31 / Sun Feb 28 21:34:21 2016
GPGPU-Sim uArch: cycles simulated: 59124  inst.: 4256770 (ipc=28.7) sim_rate=133024 (inst/sec) elapsed = 0:0:00:32 / Sun Feb 28 21:34:22 2016
GPGPU-Sim uArch: cycles simulated: 61124  inst.: 4271587 (ipc=26.1) sim_rate=129442 (inst/sec) elapsed = 0:0:00:33 / Sun Feb 28 21:34:23 2016
GPGPU-Sim uArch: cycles simulated: 63124  inst.: 4286339 (ipc=24.1) sim_rate=126068 (inst/sec) elapsed = 0:0:00:34 / Sun Feb 28 21:34:24 2016
GPGPU-Sim uArch: cycles simulated: 64624  inst.: 4297949 (ipc=22.9) sim_rate=122798 (inst/sec) elapsed = 0:0:00:35 / Sun Feb 28 21:34:25 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(46,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21371,44624), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(21372,44624)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21550,44624), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(21551,44624)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21661,44624), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(21662,44624)
GPGPU-Sim uArch: cycles simulated: 66624  inst.: 4317537 (ipc=21.7) sim_rate=119931 (inst/sec) elapsed = 0:0:00:36 / Sun Feb 28 21:34:26 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (22522,44624), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(22523,44624)
GPGPU-Sim uArch: cycles simulated: 68124  inst.: 4332889 (ipc=21.0) sim_rate=117105 (inst/sec) elapsed = 0:0:00:37 / Sun Feb 28 21:34:27 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25010,44624), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(25011,44624)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (25300,44624), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(25301,44624)
GPGPU-Sim uArch: cycles simulated: 70124  inst.: 4353386 (ipc=20.1) sim_rate=114562 (inst/sec) elapsed = 0:0:00:38 / Sun Feb 28 21:34:28 2016
GPGPU-Sim uArch: cycles simulated: 72124  inst.: 4370633 (ipc=19.3) sim_rate=112067 (inst/sec) elapsed = 0:0:00:39 / Sun Feb 28 21:34:29 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (27696,44624), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(27697,44624)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (28725,44624), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(28726,44624)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (29309,44624), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(29310,44624)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (29387,44624), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(29388,44624)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(99,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (29399,44624), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(29400,44624)
GPGPU-Sim uArch: cycles simulated: 74124  inst.: 4397642 (ipc=18.9) sim_rate=109941 (inst/sec) elapsed = 0:0:00:40 / Sun Feb 28 21:34:30 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (29686,44624), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(29687,44624)
GPGPU-Sim uArch: cycles simulated: 75624  inst.: 4416445 (ipc=18.6) sim_rate=107718 (inst/sec) elapsed = 0:0:00:41 / Sun Feb 28 21:34:31 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (31970,44624), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(31971,44624)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (32819,44624), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(32820,44624)
GPGPU-Sim uArch: cycles simulated: 77624  inst.: 4439181 (ipc=18.2) sim_rate=105694 (inst/sec) elapsed = 0:0:00:42 / Sun Feb 28 21:34:32 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (33351,44624), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(33352,44624)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (33357,44624), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(33358,44624)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (33400,44624), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(33401,44624)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (34004,44624), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(34005,44624)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (34012,44624), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(34013,44624)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (34579,44624), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(34580,44624)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (34914,44624), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(34915,44624)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (34934,44624), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(34935,44624)
GPGPU-Sim uArch: cycles simulated: 79624  inst.: 4475871 (ipc=18.2) sim_rate=104090 (inst/sec) elapsed = 0:0:00:43 / Sun Feb 28 21:34:33 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (35749,44624), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(35750,44624)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(11,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (35867,44624), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(35868,44624)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (35985,44624), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(35986,44624)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (36376,44624), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(36377,44624)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (36380,44624), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(36381,44624)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (36516,44624), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(36517,44624)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (36806,44624), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(36807,44624)
GPGPU-Sim uArch: cycles simulated: 81624  inst.: 4515085 (ipc=18.2) sim_rate=102615 (inst/sec) elapsed = 0:0:00:44 / Sun Feb 28 21:34:34 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (37559,44624), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(37560,44624)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (37731,44624), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(37732,44624)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (37990,44624), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(37991,44624)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (38459,44624), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(38460,44624)
GPGPU-Sim uArch: cycles simulated: 83124  inst.: 4539365 (ipc=18.2) sim_rate=100874 (inst/sec) elapsed = 0:0:00:45 / Sun Feb 28 21:34:35 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (39362,44624), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(39363,44624)
GPGPU-Sim uArch: cycles simulated: 85124  inst.: 4563932 (ipc=17.9) sim_rate=99215 (inst/sec) elapsed = 0:0:00:46 / Sun Feb 28 21:34:36 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (41609,44624), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(41610,44624)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(120,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 87124  inst.: 4583606 (ipc=17.5) sim_rate=97523 (inst/sec) elapsed = 0:0:00:47 / Sun Feb 28 21:34:37 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (43985,44624), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(43986,44624)
GPGPU-Sim uArch: cycles simulated: 89124  inst.: 4604393 (ipc=17.2) sim_rate=95924 (inst/sec) elapsed = 0:0:00:48 / Sun Feb 28 21:34:38 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (45853,44624), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(45854,44624)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (45923,44624), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(45924,44624)
GPGPU-Sim uArch: cycles simulated: 90624  inst.: 4622600 (ipc=17.0) sim_rate=94338 (inst/sec) elapsed = 0:0:00:49 / Sun Feb 28 21:34:39 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (47319,44624), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(47320,44624)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (47388,44624), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(47389,44624)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (47560,44624), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(47561,44624)
GPGPU-Sim uArch: cycles simulated: 92624  inst.: 4649816 (ipc=16.9) sim_rate=92996 (inst/sec) elapsed = 0:0:00:50 / Sun Feb 28 21:34:40 2016
GPGPU-Sim uArch: cycles simulated: 94624  inst.: 4673656 (ipc=16.7) sim_rate=91640 (inst/sec) elapsed = 0:0:00:51 / Sun Feb 28 21:34:41 2016
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(119,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (50518,44624), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(50519,44624)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (50663,44624), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(50664,44624)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (50808,44624), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(50809,44624)
GPGPU-Sim uArch: cycles simulated: 96624  inst.: 4702597 (ipc=16.6) sim_rate=90434 (inst/sec) elapsed = 0:0:00:52 / Sun Feb 28 21:34:42 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (52069,44624), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(52070,44624)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (52302,44624), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(52303,44624)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (52884,44624), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(52885,44624)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (53259,44624), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(53260,44624)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (53322,44624), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(53323,44624)
GPGPU-Sim uArch: cycles simulated: 98124  inst.: 4726541 (ipc=16.6) sim_rate=89180 (inst/sec) elapsed = 0:0:00:53 / Sun Feb 28 21:34:43 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (54680,44624), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(54681,44624)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (54917,44624), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(54918,44624)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (55302,44624), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(55303,44624)
GPGPU-Sim uArch: cycles simulated: 100124  inst.: 4753621 (ipc=16.5) sim_rate=88030 (inst/sec) elapsed = 0:0:00:54 / Sun Feb 28 21:34:44 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (56110,44624), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(56111,44624)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (56263,44624), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(56264,44624)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(143,0,0) tid=(126,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (56552,44624), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(56553,44624)
GPGPU-Sim uArch: cycles simulated: 102124  inst.: 4786163 (ipc=16.5) sim_rate=87021 (inst/sec) elapsed = 0:0:00:55 / Sun Feb 28 21:34:45 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (58698,44624), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(58699,44624)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (58827,44624), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(58828,44624)
GPGPU-Sim uArch: cycles simulated: 103624  inst.: 4806159 (ipc=16.4) sim_rate=85824 (inst/sec) elapsed = 0:0:00:56 / Sun Feb 28 21:34:46 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (59418,44624), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(59419,44624)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (59679,44624), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(59680,44624)
GPGPU-Sim uArch: cycles simulated: 105624  inst.: 4838385 (ipc=16.4) sim_rate=84883 (inst/sec) elapsed = 0:0:00:57 / Sun Feb 28 21:34:47 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (61572,44624), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(61573,44624)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (61650,44624), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(61651,44624)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (62199,44624), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(62200,44624)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(105,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (62915,44624), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(62916,44624)
GPGPU-Sim uArch: cycles simulated: 107624  inst.: 4868797 (ipc=16.3) sim_rate=83944 (inst/sec) elapsed = 0:0:00:58 / Sun Feb 28 21:34:48 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (63209,44624), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(63210,44624)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (63560,44624), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(63561,44624)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (64257,44624), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(64258,44624)
GPGPU-Sim uArch: cycles simulated: 109124  inst.: 4891446 (ipc=16.3) sim_rate=82905 (inst/sec) elapsed = 0:0:00:59 / Sun Feb 28 21:34:49 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (64714,44624), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(64715,44624)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (64863,44624), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(64864,44624)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (65102,44624), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(65103,44624)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (65179,44624), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(65180,44624)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (66168,44624), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(66169,44624)
GPGPU-Sim uArch: cycles simulated: 111124  inst.: 4924967 (ipc=16.3) sim_rate=82082 (inst/sec) elapsed = 0:0:01:00 / Sun Feb 28 21:34:50 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (66841,44624), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(66842,44624)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (67274,44624), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(67275,44624)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (67922,44624), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(67923,44624)
GPGPU-Sim uArch: cycles simulated: 112624  inst.: 4949274 (ipc=16.3) sim_rate=81135 (inst/sec) elapsed = 0:0:01:01 / Sun Feb 28 21:34:51 2016
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(127,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 114624  inst.: 4973465 (ipc=16.2) sim_rate=80217 (inst/sec) elapsed = 0:0:01:02 / Sun Feb 28 21:34:52 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (71039,44624), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(71040,44624)
GPGPU-Sim uArch: cycles simulated: 116624  inst.: 4998048 (ipc=16.1) sim_rate=79334 (inst/sec) elapsed = 0:0:01:03 / Sun Feb 28 21:34:53 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (72198,44624), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(72199,44624)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (73751,44624), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(73752,44624)
GPGPU-Sim uArch: cycles simulated: 118624  inst.: 5027476 (ipc=16.0) sim_rate=78554 (inst/sec) elapsed = 0:0:01:04 / Sun Feb 28 21:34:54 2016
GPGPU-Sim uArch: cycles simulated: 120124  inst.: 5046390 (ipc=16.0) sim_rate=77636 (inst/sec) elapsed = 0:0:01:05 / Sun Feb 28 21:34:55 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (75787,44624), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(75788,44624)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (75796,44624), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(75797,44624)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(143,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (76205,44624), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(76206,44624)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (76809,44624), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(76810,44624)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (77157,44624), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(77158,44624)
GPGPU-Sim uArch: cycles simulated: 122124  inst.: 5079372 (ipc=16.0) sim_rate=76960 (inst/sec) elapsed = 0:0:01:06 / Sun Feb 28 21:34:56 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (78739,44624), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(78740,44624)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (79181,44624), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(79182,44624)
GPGPU-Sim uArch: cycles simulated: 124124  inst.: 5109042 (ipc=16.0) sim_rate=76254 (inst/sec) elapsed = 0:0:01:07 / Sun Feb 28 21:34:57 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (79547,44624), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(79548,44624)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (80761,44624), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(80762,44624)
GPGPU-Sim uArch: cycles simulated: 125624  inst.: 5128650 (ipc=15.9) sim_rate=75421 (inst/sec) elapsed = 0:0:01:08 / Sun Feb 28 21:34:58 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(174,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 127624  inst.: 5151693 (ipc=15.8) sim_rate=74662 (inst/sec) elapsed = 0:0:01:09 / Sun Feb 28 21:34:59 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (84137,44624), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(84138,44624)
GPGPU-Sim uArch: cycles simulated: 129624  inst.: 5179332 (ipc=15.8) sim_rate=73990 (inst/sec) elapsed = 0:0:01:10 / Sun Feb 28 21:35:00 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (86513,44624), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(86514,44624)
GPGPU-Sim uArch: cycles simulated: 131624  inst.: 5200881 (ipc=15.6) sim_rate=73251 (inst/sec) elapsed = 0:0:01:11 / Sun Feb 28 21:35:01 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (88189,44624), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(88190,44624)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (88436,44624), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(88437,44624)
GPGPU-Sim uArch: cycles simulated: 133624  inst.: 5228173 (ipc=15.6) sim_rate=72613 (inst/sec) elapsed = 0:0:01:12 / Sun Feb 28 21:35:02 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (89939,44624), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(89940,44624)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(100,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 135124  inst.: 5250091 (ipc=15.6) sim_rate=71919 (inst/sec) elapsed = 0:0:01:13 / Sun Feb 28 21:35:03 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (90888,44624), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(90889,44624)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (91796,44624), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(91797,44624)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (92398,44624), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(92399,44624)
GPGPU-Sim uArch: cycles simulated: 137124  inst.: 5281358 (ipc=15.6) sim_rate=71369 (inst/sec) elapsed = 0:0:01:14 / Sun Feb 28 21:35:04 2016
GPGPU-Sim uArch: cycles simulated: 139124  inst.: 5303588 (ipc=15.5) sim_rate=70714 (inst/sec) elapsed = 0:0:01:15 / Sun Feb 28 21:35:05 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (94905,44624), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(94906,44624)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (95996,44624), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(95997,44624)
GPGPU-Sim uArch: cycles simulated: 141124  inst.: 5327725 (ipc=15.4) sim_rate=70101 (inst/sec) elapsed = 0:0:01:16 / Sun Feb 28 21:35:06 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (97301,44624), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(97302,44624)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(144,0,0) tid=(106,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (98451,44624), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(98452,44624)
GPGPU-Sim uArch: cycles simulated: 143124  inst.: 5353079 (ipc=15.4) sim_rate=69520 (inst/sec) elapsed = 0:0:01:17 / Sun Feb 28 21:35:07 2016
GPGPU-Sim uArch: cycles simulated: 145124  inst.: 5383060 (ipc=15.4) sim_rate=69013 (inst/sec) elapsed = 0:0:01:18 / Sun Feb 28 21:35:08 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (101460,44624), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(101461,44624)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (101922,44624), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(101923,44624)
GPGPU-Sim uArch: cycles simulated: 147124  inst.: 5409545 (ipc=15.3) sim_rate=68475 (inst/sec) elapsed = 0:0:01:19 / Sun Feb 28 21:35:09 2016
GPGPU-Sim uArch: cycles simulated: 148624  inst.: 5426019 (ipc=15.2) sim_rate=67825 (inst/sec) elapsed = 0:0:01:20 / Sun Feb 28 21:35:10 2016
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(171,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 150624  inst.: 5449165 (ipc=15.2) sim_rate=67273 (inst/sec) elapsed = 0:0:01:21 / Sun Feb 28 21:35:11 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (106113,44624), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(106114,44624)
GPGPU-Sim uArch: cycles simulated: 152624  inst.: 5475706 (ipc=15.1) sim_rate=66776 (inst/sec) elapsed = 0:0:01:22 / Sun Feb 28 21:35:12 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (109168,44624), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(109169,44624)
GPGPU-Sim uArch: cycles simulated: 154624  inst.: 5501446 (ipc=15.1) sim_rate=66282 (inst/sec) elapsed = 0:0:01:23 / Sun Feb 28 21:35:13 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (110817,44624), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(110818,44624)
GPGPU-Sim uArch: cycles simulated: 156624  inst.: 5529201 (ipc=15.1) sim_rate=65823 (inst/sec) elapsed = 0:0:01:24 / Sun Feb 28 21:35:14 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(155,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (113074,44624), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(113075,44624)
GPGPU-Sim uArch: cycles simulated: 158624  inst.: 5555514 (ipc=15.0) sim_rate=65358 (inst/sec) elapsed = 0:0:01:25 / Sun Feb 28 21:35:15 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (114566,44624), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(114567,44624)
GPGPU-Sim uArch: cycles simulated: 160624  inst.: 5580917 (ipc=15.0) sim_rate=64894 (inst/sec) elapsed = 0:0:01:26 / Sun Feb 28 21:35:16 2016
GPGPU-Sim uArch: cycles simulated: 162624  inst.: 5603424 (ipc=14.9) sim_rate=64407 (inst/sec) elapsed = 0:0:01:27 / Sun Feb 28 21:35:17 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (118289,44624), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(118290,44624)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(122,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 164624  inst.: 5629709 (ipc=14.9) sim_rate=63973 (inst/sec) elapsed = 0:0:01:28 / Sun Feb 28 21:35:18 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (120290,44624), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(120291,44624)
GPGPU-Sim uArch: cycles simulated: 166624  inst.: 5654306 (ipc=14.9) sim_rate=63531 (inst/sec) elapsed = 0:0:01:29 / Sun Feb 28 21:35:19 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (123353,44624), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(123354,44624)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (123435,44624), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(123436,44624)
GPGPU-Sim uArch: cycles simulated: 168624  inst.: 5681793 (ipc=14.9) sim_rate=63131 (inst/sec) elapsed = 0:0:01:30 / Sun Feb 28 21:35:20 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (124073,44624), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(124074,44624)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (124098,44624), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(124099,44624)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (124429,44624), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(124430,44624)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (124567,44624), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(124568,44624)
GPGPU-Sim uArch: cycles simulated: 170624  inst.: 5719479 (ipc=14.9) sim_rate=62851 (inst/sec) elapsed = 0:0:01:31 / Sun Feb 28 21:35:21 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(159,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (127490,44624), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(127491,44624)
GPGPU-Sim uArch: cycles simulated: 172624  inst.: 5744212 (ipc=14.9) sim_rate=62437 (inst/sec) elapsed = 0:0:01:32 / Sun Feb 28 21:35:22 2016
GPGPU-Sim uArch: cycles simulated: 174624  inst.: 5766838 (ipc=14.8) sim_rate=62009 (inst/sec) elapsed = 0:0:01:33 / Sun Feb 28 21:35:23 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (130407,44624), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(130408,44624)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (130653,44624), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(130654,44624)
GPGPU-Sim uArch: cycles simulated: 176124  inst.: 5789182 (ipc=14.8) sim_rate=61587 (inst/sec) elapsed = 0:0:01:34 / Sun Feb 28 21:35:24 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (132025,44624), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(132026,44624)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(130,0,0) tid=(178,0,0)
GPGPU-Sim uArch: cycles simulated: 178124  inst.: 5817977 (ipc=14.8) sim_rate=61241 (inst/sec) elapsed = 0:0:01:35 / Sun Feb 28 21:35:25 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (134467,44624), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(134468,44624)
GPGPU-Sim uArch: cycles simulated: 180124  inst.: 5844721 (ipc=14.8) sim_rate=60882 (inst/sec) elapsed = 0:0:01:36 / Sun Feb 28 21:35:26 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (135794,44624), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(135795,44624)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (136381,44624), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(136382,44624)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (136965,44624), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(136966,44624)
GPGPU-Sim uArch: cycles simulated: 182124  inst.: 5877512 (ipc=14.8) sim_rate=60592 (inst/sec) elapsed = 0:0:01:37 / Sun Feb 28 21:35:27 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (138083,44624), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(138084,44624)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (138230,44624), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(138231,44624)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (139429,44624), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(139430,44624)
GPGPU-Sim uArch: cycles simulated: 184124  inst.: 5907254 (ipc=14.8) sim_rate=60278 (inst/sec) elapsed = 0:0:01:38 / Sun Feb 28 21:35:28 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (139528,44624), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(139529,44624)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(212,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (141376,44624), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(141377,44624)
GPGPU-Sim uArch: cycles simulated: 186124  inst.: 5937922 (ipc=14.8) sim_rate=59979 (inst/sec) elapsed = 0:0:01:39 / Sun Feb 28 21:35:29 2016
GPGPU-Sim uArch: cycles simulated: 187624  inst.: 5958462 (ipc=14.8) sim_rate=59584 (inst/sec) elapsed = 0:0:01:40 / Sun Feb 28 21:35:30 2016
GPGPU-Sim uArch: cycles simulated: 189624  inst.: 5980488 (ipc=14.8) sim_rate=59212 (inst/sec) elapsed = 0:0:01:41 / Sun Feb 28 21:35:31 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(199,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 191624  inst.: 6007550 (ipc=14.7) sim_rate=58897 (inst/sec) elapsed = 0:0:01:42 / Sun Feb 28 21:35:32 2016
GPGPU-Sim uArch: cycles simulated: 193624  inst.: 6031017 (ipc=14.7) sim_rate=58553 (inst/sec) elapsed = 0:0:01:43 / Sun Feb 28 21:35:33 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (150791,44624), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(150792,44624)
GPGPU-Sim uArch: cycles simulated: 195624  inst.: 6055678 (ipc=14.7) sim_rate=58227 (inst/sec) elapsed = 0:0:01:44 / Sun Feb 28 21:35:34 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (151731,44624), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(151732,44624)
GPGPU-Sim uArch: cycles simulated: 197624  inst.: 6085030 (ipc=14.7) sim_rate=57952 (inst/sec) elapsed = 0:0:01:45 / Sun Feb 28 21:35:35 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(198,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (154321,44624), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(154322,44624)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (154622,44624), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(154623,44624)
GPGPU-Sim uArch: cycles simulated: 199624  inst.: 6117495 (ipc=14.7) sim_rate=57712 (inst/sec) elapsed = 0:0:01:46 / Sun Feb 28 21:35:36 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (156458,44624), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(156459,44624)
GPGPU-Sim uArch: cycles simulated: 201624  inst.: 6145741 (ipc=14.7) sim_rate=57436 (inst/sec) elapsed = 0:0:01:47 / Sun Feb 28 21:35:37 2016
GPGPU-Sim uArch: cycles simulated: 203624  inst.: 6171968 (ipc=14.7) sim_rate=57147 (inst/sec) elapsed = 0:0:01:48 / Sun Feb 28 21:35:38 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (160593,44624), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(160594,44624)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(212,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 205624  inst.: 6198335 (ipc=14.6) sim_rate=56865 (inst/sec) elapsed = 0:0:01:49 / Sun Feb 28 21:35:39 2016
GPGPU-Sim uArch: cycles simulated: 207624  inst.: 6224108 (ipc=14.6) sim_rate=56582 (inst/sec) elapsed = 0:0:01:50 / Sun Feb 28 21:35:40 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (163892,44624), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(163893,44624)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (164328,44624), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(164329,44624)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (164482,44624), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(164483,44624)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (164884,44624), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(164885,44624)
GPGPU-Sim uArch: cycles simulated: 209624  inst.: 6253322 (ipc=14.6) sim_rate=56336 (inst/sec) elapsed = 0:0:01:51 / Sun Feb 28 21:35:41 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (165451,44624), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(165452,44624)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (165554,44624), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(165555,44624)
GPGPU-Sim uArch: cycles simulated: 211124  inst.: 6284427 (ipc=14.7) sim_rate=56110 (inst/sec) elapsed = 0:0:01:52 / Sun Feb 28 21:35:42 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(175,0,0) tid=(42,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (168271,44624), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(168272,44624)
GPGPU-Sim uArch: cycles simulated: 213124  inst.: 6316424 (ipc=14.7) sim_rate=55897 (inst/sec) elapsed = 0:0:01:53 / Sun Feb 28 21:35:43 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (168866,44624), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(168867,44624)
GPGPU-Sim uArch: cycles simulated: 215124  inst.: 6346549 (ipc=14.7) sim_rate=55671 (inst/sec) elapsed = 0:0:01:54 / Sun Feb 28 21:35:44 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (171026,44624), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(171027,44624)
GPGPU-Sim uArch: cycles simulated: 217124  inst.: 6374579 (ipc=14.7) sim_rate=55431 (inst/sec) elapsed = 0:0:01:55 / Sun Feb 28 21:35:45 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(218,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 219124  inst.: 6403210 (ipc=14.7) sim_rate=55200 (inst/sec) elapsed = 0:0:01:56 / Sun Feb 28 21:35:46 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (175321,44624), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(175322,44624)
GPGPU-Sim uArch: cycles simulated: 221124  inst.: 6426954 (ipc=14.7) sim_rate=54931 (inst/sec) elapsed = 0:0:01:57 / Sun Feb 28 21:35:47 2016
GPGPU-Sim uArch: cycles simulated: 223124  inst.: 6453843 (ipc=14.6) sim_rate=54693 (inst/sec) elapsed = 0:0:01:58 / Sun Feb 28 21:35:48 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (179373,44624), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(179374,44624)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (179423,44624), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(179424,44624)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(216,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 225124  inst.: 6481736 (ipc=14.6) sim_rate=54468 (inst/sec) elapsed = 0:0:01:59 / Sun Feb 28 21:35:49 2016
GPGPU-Sim uArch: cycles simulated: 227124  inst.: 6510252 (ipc=14.6) sim_rate=54252 (inst/sec) elapsed = 0:0:02:00 / Sun Feb 28 21:35:50 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (183685,44624), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(183686,44624)
GPGPU-Sim uArch: cycles simulated: 229124  inst.: 6545697 (ipc=14.7) sim_rate=54096 (inst/sec) elapsed = 0:0:02:01 / Sun Feb 28 21:35:51 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (185245,44624), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(185246,44624)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(177,0,0) tid=(177,0,0)
GPGPU-Sim uArch: cycles simulated: 231124  inst.: 6576117 (ipc=14.7) sim_rate=53902 (inst/sec) elapsed = 0:0:02:02 / Sun Feb 28 21:35:52 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (187779,44624), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(187780,44624)
GPGPU-Sim uArch: cycles simulated: 233124  inst.: 6605405 (ipc=14.7) sim_rate=53702 (inst/sec) elapsed = 0:0:02:03 / Sun Feb 28 21:35:53 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (189589,44624), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(189590,44624)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (189789,44624), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(189790,44624)
GPGPU-Sim uArch: cycles simulated: 235124  inst.: 6633988 (ipc=14.7) sim_rate=53499 (inst/sec) elapsed = 0:0:02:04 / Sun Feb 28 21:35:54 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (191012,44624), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(191013,44624)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (191534,44624), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(191535,44624)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (191598,44624), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(191599,44624)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (191898,44624), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(191899,44624)
GPGPU-Sim uArch: cycles simulated: 236624  inst.: 6660648 (ipc=14.7) sim_rate=53285 (inst/sec) elapsed = 0:0:02:05 / Sun Feb 28 21:35:55 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (192122,44624), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(192123,44624)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(183,0,0) tid=(240,0,0)
GPGPU-Sim uArch: cycles simulated: 238624  inst.: 6695115 (ipc=14.7) sim_rate=53135 (inst/sec) elapsed = 0:0:02:06 / Sun Feb 28 21:35:56 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (194436,44624), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(194437,44624)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (195520,44624), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(195521,44624)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (195874,44624), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(195875,44624)
GPGPU-Sim uArch: cycles simulated: 240624  inst.: 6733883 (ipc=14.8) sim_rate=53022 (inst/sec) elapsed = 0:0:02:07 / Sun Feb 28 21:35:57 2016
GPGPU-Sim uArch: cycles simulated: 242624  inst.: 6763619 (ipc=14.8) sim_rate=52840 (inst/sec) elapsed = 0:0:02:08 / Sun Feb 28 21:35:58 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(181,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (199677,44624), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(199678,44624)
GPGPU-Sim uArch: cycles simulated: 244624  inst.: 6790780 (ipc=14.8) sim_rate=52641 (inst/sec) elapsed = 0:0:02:09 / Sun Feb 28 21:35:59 2016
GPGPU-Sim uArch: cycles simulated: 246624  inst.: 6815537 (ipc=14.7) sim_rate=52427 (inst/sec) elapsed = 0:0:02:10 / Sun Feb 28 21:36:00 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (202960,44624), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(202961,44624)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (203969,44624), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(203970,44624)
GPGPU-Sim uArch: cycles simulated: 248624  inst.: 6849762 (ipc=14.8) sim_rate=52288 (inst/sec) elapsed = 0:0:02:11 / Sun Feb 28 21:36:01 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(211,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (204754,44624), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(204755,44624)
GPGPU-Sim uArch: cycles simulated: 250124  inst.: 6872934 (ipc=14.8) sim_rate=52067 (inst/sec) elapsed = 0:0:02:12 / Sun Feb 28 21:36:02 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (206467,44624), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(206468,44624)
GPGPU-Sim uArch: cycles simulated: 252124  inst.: 6903825 (ipc=14.8) sim_rate=51908 (inst/sec) elapsed = 0:0:02:13 / Sun Feb 28 21:36:03 2016
GPGPU-Sim uArch: cycles simulated: 254124  inst.: 6933989 (ipc=14.8) sim_rate=51746 (inst/sec) elapsed = 0:0:02:14 / Sun Feb 28 21:36:04 2016
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(248,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 256124  inst.: 6964404 (ipc=14.8) sim_rate=51588 (inst/sec) elapsed = 0:0:02:15 / Sun Feb 28 21:36:05 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (213049,44624), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(213050,44624)
GPGPU-Sim uArch: cycles simulated: 258124  inst.: 6992959 (ipc=14.8) sim_rate=51418 (inst/sec) elapsed = 0:0:02:16 / Sun Feb 28 21:36:06 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (214307,44624), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(214308,44624)
GPGPU-Sim uArch: cycles simulated: 260124  inst.: 7024923 (ipc=14.8) sim_rate=51276 (inst/sec) elapsed = 0:0:02:17 / Sun Feb 28 21:36:07 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (216754,44624), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(216755,44624)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (216778,44624), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(216779,44624)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(182,0,0) tid=(178,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (217477,44624), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 262124  inst.: 7057712 (ipc=14.8) sim_rate=51142 (inst/sec) elapsed = 0:0:02:18 / Sun Feb 28 21:36:08 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (219361,44624), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 264124  inst.: 7084169 (ipc=14.8) sim_rate=50965 (inst/sec) elapsed = 0:0:02:19 / Sun Feb 28 21:36:09 2016
GPGPU-Sim uArch: cycles simulated: 266124  inst.: 7112666 (ipc=14.8) sim_rate=50804 (inst/sec) elapsed = 0:0:02:20 / Sun Feb 28 21:36:10 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (222898,44624), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (223223,44624), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 268124  inst.: 7142995 (ipc=14.8) sim_rate=50659 (inst/sec) elapsed = 0:0:02:21 / Sun Feb 28 21:36:11 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(181,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (224272,44624), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 270124  inst.: 7166723 (ipc=14.8) sim_rate=50469 (inst/sec) elapsed = 0:0:02:22 / Sun Feb 28 21:36:12 2016
GPGPU-Sim uArch: cycles simulated: 272124  inst.: 7193430 (ipc=14.7) sim_rate=50303 (inst/sec) elapsed = 0:0:02:23 / Sun Feb 28 21:36:13 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (228084,44624), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (229059,44624), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 274124  inst.: 7220549 (ipc=14.7) sim_rate=50142 (inst/sec) elapsed = 0:0:02:24 / Sun Feb 28 21:36:14 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (230346,44624), 5 CTAs running
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(192,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (231206,44624), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 276124  inst.: 7254506 (ipc=14.7) sim_rate=50031 (inst/sec) elapsed = 0:0:02:25 / Sun Feb 28 21:36:15 2016
GPGPU-Sim uArch: cycles simulated: 278624  inst.: 7287307 (ipc=14.7) sim_rate=49913 (inst/sec) elapsed = 0:0:02:26 / Sun Feb 28 21:36:16 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (234095,44624), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (235354,44624), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 280624  inst.: 7319360 (ipc=14.7) sim_rate=49791 (inst/sec) elapsed = 0:0:02:27 / Sun Feb 28 21:36:17 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(184,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (237817,44624), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 282624  inst.: 7351604 (ipc=14.8) sim_rate=49673 (inst/sec) elapsed = 0:0:02:28 / Sun Feb 28 21:36:18 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (239233,44624), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 284624  inst.: 7376981 (ipc=14.7) sim_rate=49509 (inst/sec) elapsed = 0:0:02:29 / Sun Feb 28 21:36:19 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (241053,44624), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 287124  inst.: 7410178 (ipc=14.7) sim_rate=49401 (inst/sec) elapsed = 0:0:02:30 / Sun Feb 28 21:36:20 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (242980,44624), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (243026,44624), 5 CTAs running
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(199,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (244149,44624), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 289124  inst.: 7437478 (ipc=14.7) sim_rate=49254 (inst/sec) elapsed = 0:0:02:31 / Sun Feb 28 21:36:21 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (245182,44624), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (245504,44624), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (245975,44624), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 291624  inst.: 7473505 (ipc=14.7) sim_rate=49167 (inst/sec) elapsed = 0:0:02:32 / Sun Feb 28 21:36:22 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (247209,44624), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (248646,44624), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 293624  inst.: 7497962 (ipc=14.7) sim_rate=49006 (inst/sec) elapsed = 0:0:02:33 / Sun Feb 28 21:36:23 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (250386,44624), 4 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(225,0,0) tid=(166,0,0)
GPGPU-Sim uArch: cycles simulated: 296124  inst.: 7535787 (ipc=14.7) sim_rate=48933 (inst/sec) elapsed = 0:0:02:34 / Sun Feb 28 21:36:24 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (252125,44624), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (252295,44624), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 298124  inst.: 7559566 (ipc=14.7) sim_rate=48771 (inst/sec) elapsed = 0:0:02:35 / Sun Feb 28 21:36:25 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (255584,44624), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 300624  inst.: 7592520 (ipc=14.7) sim_rate=48670 (inst/sec) elapsed = 0:0:02:36 / Sun Feb 28 21:36:26 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (256760,44624), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 302624  inst.: 7619086 (ipc=14.6) sim_rate=48529 (inst/sec) elapsed = 0:0:02:37 / Sun Feb 28 21:36:27 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (258138,44624), 4 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(231,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 305124  inst.: 7651030 (ipc=14.6) sim_rate=48424 (inst/sec) elapsed = 0:0:02:38 / Sun Feb 28 21:36:28 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (261149,44624), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (261270,44624), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (261439,44624), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (262700,44624), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 307624  inst.: 7683370 (ipc=14.6) sim_rate=48323 (inst/sec) elapsed = 0:0:02:39 / Sun Feb 28 21:36:29 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (263151,44624), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 310124  inst.: 7713421 (ipc=14.6) sim_rate=48208 (inst/sec) elapsed = 0:0:02:40 / Sun Feb 28 21:36:30 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (265717,44624), 2 CTAs running
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(234,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (267424,44624), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (267686,44624), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 312624  inst.: 7746487 (ipc=14.6) sim_rate=48114 (inst/sec) elapsed = 0:0:02:41 / Sun Feb 28 21:36:31 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (268015,44624), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (269374,44624), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (269494,44624), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (269506,44624), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (270118,44624), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 315124  inst.: 7776442 (ipc=14.6) sim_rate=48002 (inst/sec) elapsed = 0:0:02:42 / Sun Feb 28 21:36:32 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (271399,44624), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (271926,44624), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (272915,44624), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 317624  inst.: 7806440 (ipc=14.5) sim_rate=47892 (inst/sec) elapsed = 0:0:02:43 / Sun Feb 28 21:36:33 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (273211,44624), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (273257,44624), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(226,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (274105,44624), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (274162,44624), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (274363,44624), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (274476,44624), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (275313,44624), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 320124  inst.: 7835488 (ipc=14.5) sim_rate=47777 (inst/sec) elapsed = 0:0:02:44 / Sun Feb 28 21:36:34 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (277520,44624), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (277710,44624), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (278488,44624), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 323124  inst.: 7869321 (ipc=14.5) sim_rate=47692 (inst/sec) elapsed = 0:0:02:45 / Sun Feb 28 21:36:35 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (281379,44624), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 326124  inst.: 7904387 (ipc=14.4) sim_rate=47616 (inst/sec) elapsed = 0:0:02:46 / Sun Feb 28 21:36:36 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (281510,44624), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (281591,44624), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (281996,44624), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (282224,44624), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (282335,44624), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (282427,44624), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(237,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (283312,44624), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (284225,44624), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (284461,44624), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (284517,44624), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 329624  inst.: 7939207 (ipc=14.4) sim_rate=47540 (inst/sec) elapsed = 0:0:02:47 / Sun Feb 28 21:36:37 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (285116,44624), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (287587,44624), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (287594,44624), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (287746,44624), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (288358,44624), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (288731,44624), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (288861,44624), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 333624  inst.: 7978816 (ipc=14.3) sim_rate=47492 (inst/sec) elapsed = 0:0:02:48 / Sun Feb 28 21:36:38 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (289399,44624), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (290573,44624), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (292387,44624), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (292733,44624), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (292853,44624), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (292907,44624), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (292915,44624), 2 CTAs running
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(254,0,0) tid=(42,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (293599,44624), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (293712,44624), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (293963,44624), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 338624  inst.: 8015025 (ipc=14.2) sim_rate=47426 (inst/sec) elapsed = 0:0:02:49 / Sun Feb 28 21:36:39 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (294805,44624), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (294986,44624), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (296035,44624), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (296441,44624), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (296959,44624), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (297081,44624), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (298855,44624), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (300356,44624), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 8.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 300357
gpu_sim_insn = 4186632
gpu_ipc =      13.9389
gpu_tot_sim_cycle = 344981
gpu_tot_sim_insn = 8026854
gpu_tot_ipc =      23.2675
gpu_tot_issued_cta = 1280
gpu_stall_dramfull = 606517
gpu_stall_icnt2sh    = 1721302
gpu_total_sim_rate=47496

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 477477
	L1I_total_cache_misses = 997
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6699
L1D_cache:
	L1D_cache_core[0]: Access = 35375, Miss = 28530, Miss_rate = 0.807, Pending_hits = 2133, Reservation_fails = 240196
	L1D_cache_core[1]: Access = 36534, Miss = 29823, Miss_rate = 0.816, Pending_hits = 2284, Reservation_fails = 247878
	L1D_cache_core[2]: Access = 39512, Miss = 31836, Miss_rate = 0.806, Pending_hits = 2331, Reservation_fails = 258576
	L1D_cache_core[3]: Access = 39618, Miss = 32335, Miss_rate = 0.816, Pending_hits = 2333, Reservation_fails = 258788
	L1D_cache_core[4]: Access = 38913, Miss = 31739, Miss_rate = 0.816, Pending_hits = 2335, Reservation_fails = 257006
	L1D_cache_core[5]: Access = 37963, Miss = 30579, Miss_rate = 0.805, Pending_hits = 2339, Reservation_fails = 256670
	L1D_cache_core[6]: Access = 38042, Miss = 30895, Miss_rate = 0.812, Pending_hits = 2298, Reservation_fails = 257115
	L1D_cache_core[7]: Access = 35876, Miss = 29220, Miss_rate = 0.814, Pending_hits = 2263, Reservation_fails = 246370
	L1D_cache_core[8]: Access = 40822, Miss = 33295, Miss_rate = 0.816, Pending_hits = 2362, Reservation_fails = 267731
	L1D_cache_core[9]: Access = 37309, Miss = 30673, Miss_rate = 0.822, Pending_hits = 2286, Reservation_fails = 261380
	L1D_cache_core[10]: Access = 34374, Miss = 27992, Miss_rate = 0.814, Pending_hits = 2187, Reservation_fails = 240043
	L1D_cache_core[11]: Access = 35215, Miss = 28727, Miss_rate = 0.816, Pending_hits = 2170, Reservation_fails = 250357
	L1D_cache_core[12]: Access = 33749, Miss = 27277, Miss_rate = 0.808, Pending_hits = 2056, Reservation_fails = 238312
	L1D_cache_core[13]: Access = 38987, Miss = 31671, Miss_rate = 0.812, Pending_hits = 2335, Reservation_fails = 262480
	L1D_cache_core[14]: Access = 36950, Miss = 30101, Miss_rate = 0.815, Pending_hits = 2204, Reservation_fails = 255207
	L1D_total_cache_accesses = 559239
	L1D_total_cache_misses = 454693
	L1D_total_cache_miss_rate = 0.8131
	L1D_total_cache_pending_hits = 33916
	L1D_total_cache_reservation_fails = 3798109
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 75731
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69005
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 227231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2394391
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75251
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 227462
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1403718
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 476480
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 997
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6699
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1376, 1443, 1208, 1021, 1512, 1191, 948, 948, 1557, 1751, 1529, 1570, 1129, 1148, 1321, 1262, 912, 1372, 1437, 1368, 1103, 1047, 1103, 748, 511, 944, 776, 1025, 1187, 1243, 909, 972, 1432, 1387, 1714, 1127, 1585, 1538, 1275, 1133, 1004, 1045, 1043, 1032, 744, 1032, 1032, 856, 
gpgpu_n_tot_thrd_icount = 28313088
gpgpu_n_tot_w_icount = 884784
gpgpu_n_stall_shd_mem = 4147018
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 227231
gpgpu_n_mem_write_global = 229171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 943399
gpgpu_n_store_insn = 342019
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917711
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4143846
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6668181	W0_Idle:701784	W0_Scoreboard:1383261	W1:251243	W2:109334	W3:68895	W4:44300	W5:31810	W6:29224	W7:25338	W8:22576	W9:21076	W10:18377	W11:16506	W12:14325	W13:12874	W14:11560	W15:10457	W16:7593	W17:6501	W18:5514	W19:4943	W20:4466	W21:4013	W22:3011	W23:2939	W24:1605	W25:1067	W26:679	W27:315	W28:386	W29:205	W30:52	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1817848 {8:227231,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9175320 {40:229062,72:31,136:78,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30903416 {136:227231,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1833368 {8:229171,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 431 
maxdqlatency = 0 
maxmflatency = 1129 
averagemflatency = 385 
max_icnt2mem_latency = 824 
max_icnt2sh_latency = 344980 
mrq_lat_table:9453 	74 	195 	422 	354 	150 	88 	62 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62930 	322589 	70882 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22505 	9574 	32623 	157390 	101482 	131125 	1778 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19306 	98645 	100749 	8475 	71 	0 	0 	2 	11 	40 	978 	9424 	18145 	44139 	99241 	57191 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	66 	622 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        14        15        13        16        14        14        19        14        16        14        15        16        16        16        16 
dram[1]:        14        14        22        14        13        16        17        15        16        16        16        15        14        12        11        12 
dram[2]:        17        17        18        12        16        15        16        16        16        15        15        16        15        14        16        15 
dram[3]:        24        13        15        14        16        16        18        15        24        16        14        15        16        13        12         9 
dram[4]:        14        16        14        16        14        12        13        14        16        20        12        15        14        14        16        16 
dram[5]:        11         9        14        16        14        16        14        16        15        16        13        16        14        11        13         9 
maximum service time to same row:
dram[0]:     72050     77710     69540     55828     55709     54828     49993     43731     68128     71148     99193     93609     73021     72939     75596     75087 
dram[1]:     53822     63448     37876     39767     61016     72642     77902    102005    103916    114269    118068     98926     58367     51972     58228     69032 
dram[2]:     72042     72365     70741     73461     84881     48998     66195     66371     66379     71797     93537     95953     72206     72144     86560     83632 
dram[3]:     62622     43628     58722     55392     79612     48544    101835    105403    102399    117713    108009    135444     61512     51778     42819     41863 
dram[4]:     55888     56040     81421     81474     54343     45327     44867     44744     58017     72151     93496     95828     70479     49652     70125     71320 
dram[5]:     67088     54420     55805     76209     69895     44107     93079     93533     90778    104438    104778    105500     49256     70610     41326     41887 
average row accesses per activate:
dram[0]:  4.857143  4.280000  4.214286  3.718750  5.434783  5.217391  3.475000  3.852941  5.739130  5.346154  4.478261  4.000000  4.944445  3.869565  8.500000  6.214286 
dram[1]:  5.000000  6.875000  5.043478  4.034483  4.607143  3.256410  5.826087  4.666667  4.057143  4.964286  4.280000  3.923077  4.526316  4.526316  4.000000  4.600000 
dram[2]:  5.238095  5.947369  3.870968  3.766667  6.050000  4.233333  5.153846  6.181818  5.307693  4.451613  3.888889  5.000000  3.826087  3.100000  5.750000  5.294117 
dram[3]:  3.633333  4.269231  5.086957  4.384615  4.520000  3.900000  7.444445  6.285714  4.363636  4.896552  3.000000  4.333333  4.210526  4.315790  4.789474  3.400000 
dram[4]:  6.764706  5.272727  4.384615  3.516129  3.965517  5.272727  5.037037  5.333333  5.461538  6.714286  3.294118  3.750000  3.652174  3.115385  7.307693  5.466667 
dram[5]:  3.257143  2.815789  3.457143  2.878049  4.880000  5.208333  4.928571  6.500000  4.176471  4.088235  3.375000  5.210526  4.238095  3.636364  3.952381  3.259259 
average row locality = 10822/2427 = 4.459003
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        87        91       100       103       109       104       123       114       116       122        97        95        89        89        85        87 
dram[1]:        89        94        98        98       112       111       117       123       124       123       101        97        86        86        92        92 
dram[2]:        93        95       101        97       105       111       117       120       122       122        99       100        88        92        92        90 
dram[3]:        91        94        99        97        96       101       118       115       128       125       102        99        80        82        91        85 
dram[4]:        98        99        98        93        98       100       119       112       125       123       106       100        84        81        95        82 
dram[5]:        98        90       104       102       105       109       122       126       126       123       102        94        89        80        83        88 
total reads: 9755
bank skew: 128/80 = 1.60
chip skew: 1644/1603 = 1.03
number of total write accesses:
dram[0]:        15        16        18        16        16        16        16        17        16        17         6         5         0         0         0         0 
dram[1]:        16        16        18        19        17        16        17        17        18        16         6         5         0         0         0         0 
dram[2]:        17        18        19        16        16        16        17        16        16        16         6         5         0         1         0         0 
dram[3]:        18        17        18        17        17        16        16        17        16        17         6         5         0         0         0         0 
dram[4]:        17        17        16        16        17        16        17        16        17        18         6         5         0         0         0         0 
dram[5]:        16        17        17        16        17        16        16        17        16        16         6         5         0         0         0         0 
total reads: 1067
min_bank_accesses = 0!
chip skew: 181/174 = 1.04
average mf latency per bank:
dram[0]:       9594      9641      9544      9020      8796      8751      7681      7856      7951      7725     21087     22297     29204     29034     35541     34495
dram[1]:       9684      9710      9218      9781      8698      9180      8616      8136      7882      7998     20363     22569     30233     31835     33937     34081
dram[2]:       9357      9343      8655      9460      8755      8431      7963      7755      8013      8076     20739     22102     29828     28605     32635     34078
dram[3]:       9565      9486      9603      9597      9203      8802      8214      7838      7734      7573     20784     21792     33019     32128     33992     35882
dram[4]:      11834      8938     12801     10051     12425      8979     10753      8022     10030      7437    130294     21537     41872     32193     44140     37059
dram[5]:       9258     10130      9228      9623      8752      8894      7497      7609      7517      7968     21330     22817     29355     33663     36709     34275
maximum mf latency per bank:
dram[0]:        895       797       980       824       889       832       844       871       842       855       822       858      1088       954      1061       997
dram[1]:        916       831       840       873       831       832       806       888       824       932       818       864       874       937       854       860
dram[2]:        799       852       953       945       933       803       836       862       850       826       988      1026       915      1129       922      1072
dram[3]:        955       823       826       798       888       896       813       796       786       861       843       975       855       838       831       880
dram[4]:        986       819      1014       823       980       783       966       820      1038       821      1072       899       963       900      1084       927
dram[5]:        833       852       869       811       886       784       797       999       857       898       993       855       868       848       865       952

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455370 n_nop=447992 n_act=388 n_pre=372 n_req=1785 n_rd=6444 n_write=174 bw_util=0.02907
n_activity=37739 dram_eff=0.3507
bk0: 348a 453719i bk1: 364a 453318i bk2: 400a 453061i bk3: 412a 452911i bk4: 436a 452941i bk5: 416a 453024i bk6: 492a 452653i bk7: 456a 452548i bk8: 464a 453243i bk9: 488a 453052i bk10: 388a 453352i bk11: 380a 453169i bk12: 356a 453331i bk13: 356a 452991i bk14: 340a 453655i bk15: 348a 453597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0307201
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455370 n_nop=447825 n_act=404 n_pre=388 n_req=1824 n_rd=6572 n_write=181 bw_util=0.02966
n_activity=40105 dram_eff=0.3368
bk0: 356a 453711i bk1: 376a 453662i bk2: 392a 453319i bk3: 392a 453230i bk4: 448a 453128i bk5: 444a 452824i bk6: 468a 453097i bk7: 492a 452540i bk8: 496a 452801i bk9: 492a 452886i bk10: 404a 453476i bk11: 388a 453409i bk12: 344a 453742i bk13: 344a 453562i bk14: 368a 453405i bk15: 368a 453427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0139754
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455370 n_nop=447851 n_act=390 n_pre=374 n_req=1823 n_rd=6576 n_write=179 bw_util=0.02967
n_activity=37188 dram_eff=0.3633
bk0: 372a 453472i bk1: 380a 453493i bk2: 404a 453043i bk3: 388a 453018i bk4: 420a 453460i bk5: 444a 452950i bk6: 468a 452870i bk7: 480a 452672i bk8: 488a 452977i bk9: 488a 452701i bk10: 396a 453322i bk11: 400a 453177i bk12: 352a 453415i bk13: 368a 452811i bk14: 368a 453369i bk15: 360a 453367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.031649
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455370 n_nop=447988 n_act=403 n_pre=387 n_req=1783 n_rd=6412 n_write=180 bw_util=0.02895
n_activity=39359 dram_eff=0.335
bk0: 364a 453338i bk1: 376a 453298i bk2: 396a 453404i bk3: 388a 453335i bk4: 384a 453423i bk5: 404a 453076i bk6: 472a 453278i bk7: 460a 453072i bk8: 512a 452876i bk9: 500a 453048i bk10: 408a 453241i bk11: 396a 453363i bk12: 320a 453918i bk13: 328a 453631i bk14: 364a 453666i bk15: 340a 453847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0100907
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455370 n_nop=447988 n_act=384 n_pre=368 n_req=1791 n_rd=6452 n_write=178 bw_util=0.02912
n_activity=38189 dram_eff=0.3472
bk0: 392a 453599i bk1: 396a 453194i bk2: 392a 453201i bk3: 372a 453209i bk4: 392a 452977i bk5: 400a 453225i bk6: 476a 452957i bk7: 448a 452954i bk8: 500a 452995i bk9: 492a 453000i bk10: 424a 452905i bk11: 400a 452894i bk12: 336a 453267i bk13: 324a 453254i bk14: 380a 453353i bk15: 328a 453358i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0362167
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455370 n_nop=447731 n_act=458 n_pre=442 n_req=1816 n_rd=6564 n_write=175 bw_util=0.0296
n_activity=41298 dram_eff=0.3264
bk0: 392a 453172i bk1: 360a 453136i bk2: 416a 453026i bk3: 408a 452883i bk4: 420a 453224i bk5: 436a 453039i bk6: 488a 452905i bk7: 504a 453001i bk8: 504a 452985i bk9: 492a 452948i bk10: 408a 453284i bk11: 376a 453670i bk12: 356a 453806i bk13: 320a 453602i bk14: 332a 453608i bk15: 352a 453455i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0130663

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35670, Miss = 806, Miss_rate = 0.023, Pending_hits = 378, Reservation_fails = 340
L2_cache_bank[1]: Access = 35906, Miss = 805, Miss_rate = 0.022, Pending_hits = 361, Reservation_fails = 0
L2_cache_bank[2]: Access = 35999, Miss = 819, Miss_rate = 0.023, Pending_hits = 413, Reservation_fails = 107
L2_cache_bank[3]: Access = 36609, Miss = 824, Miss_rate = 0.023, Pending_hits = 407, Reservation_fails = 0
L2_cache_bank[4]: Access = 35514, Miss = 817, Miss_rate = 0.023, Pending_hits = 391, Reservation_fails = 0
L2_cache_bank[5]: Access = 36033, Miss = 827, Miss_rate = 0.023, Pending_hits = 373, Reservation_fails = 0
L2_cache_bank[6]: Access = 36159, Miss = 805, Miss_rate = 0.022, Pending_hits = 402, Reservation_fails = 0
L2_cache_bank[7]: Access = 35999, Miss = 798, Miss_rate = 0.022, Pending_hits = 379, Reservation_fails = 0
L2_cache_bank[8]: Access = 59712, Miss = 823, Miss_rate = 0.014, Pending_hits = 384, Reservation_fails = 0
L2_cache_bank[9]: Access = 36081, Miss = 790, Miss_rate = 0.022, Pending_hits = 380, Reservation_fails = 0
L2_cache_bank[10]: Access = 36480, Miss = 829, Miss_rate = 0.023, Pending_hits = 414, Reservation_fails = 0
L2_cache_bank[11]: Access = 36315, Miss = 812, Miss_rate = 0.022, Pending_hits = 385, Reservation_fails = 0
L2_total_cache_accesses = 456477
L2_total_cache_misses = 9755
L2_total_cache_miss_rate = 0.0214
L2_total_cache_pending_hits = 4667
L2_total_cache_reservation_fails = 447
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 213888
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4616
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8727
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 228104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 42
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1025
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 227
L2_cache_data_port_util = 0.262
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1365671
icnt_total_pkts_simt_to_mem=685913
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.1833
	minimum = 6
	maximum = 736
Network latency average = 39.0747
	minimum = 6
	maximum = 659
Slowest packet = 59795
Flit latency average = 29.5712
	minimum = 6
	maximum = 659
Slowest flit = 688590
Fragmentation average = 0.0920043
	minimum = 0
	maximum = 324
Injected packet rate average = 0.105542
	minimum = 0.0857313 (at node 12)
	maximum = 0.177179 (at node 23)
Accepted packet rate average = 0.105542
	minimum = 0.0857313 (at node 12)
	maximum = 0.177179 (at node 23)
Injected flit rate average = 0.237994
	minimum = 0.128654 (at node 12)
	maximum = 0.415655 (at node 23)
Accepted flit rate average= 0.237994
	minimum = 0.164621 (at node 19)
	maximum = 0.308636 (at node 8)
Injected packet length average = 2.25497
Accepted packet length average = 2.25497
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.9949 (5 samples)
	minimum = 6 (5 samples)
	maximum = 259.8 (5 samples)
Network latency average = 20.2639 (5 samples)
	minimum = 6 (5 samples)
	maximum = 221.4 (5 samples)
Flit latency average = 16.3115 (5 samples)
	minimum = 6 (5 samples)
	maximum = 219 (5 samples)
Fragmentation average = 0.0286988 (5 samples)
	minimum = 0 (5 samples)
	maximum = 108.8 (5 samples)
Injected packet rate average = 0.0430788 (5 samples)
	minimum = 0.0315677 (5 samples)
	maximum = 0.0999157 (5 samples)
Accepted packet rate average = 0.0430788 (5 samples)
	minimum = 0.0315677 (5 samples)
	maximum = 0.0999157 (5 samples)
Injected flit rate average = 0.0965128 (5 samples)
	minimum = 0.047076 (5 samples)
	maximum = 0.199876 (5 samples)
Accepted flit rate average = 0.0965128 (5 samples)
	minimum = 0.0607253 (5 samples)
	maximum = 0.188484 (5 samples)
Injected packet size average = 2.24038 (5 samples)
Accepted packet size average = 2.24038 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 49 sec (169 sec)
gpgpu_simulation_rate = 47496 (inst/sec)
gpgpu_simulation_rate = 2041 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,344981)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,344981)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,344981)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,344981)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,344981)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,344981)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,344981)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,344981)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,344981)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,344981)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,344981)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,344981)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,344981)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,344981)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,344981)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,344981)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,344981)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,344981)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,344981)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,344981)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,344981)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,344981)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,344981)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,344981)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,344981)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,344981)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,344981)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,344981)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,344981)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,344981)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,344981)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,344981)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,344981)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,344981)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,344981)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,344981)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,344981)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,344981)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,344981)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,344981)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,344981)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,344981)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,344981)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,344981)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,344981)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,344981)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,344981)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,344981)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,344981)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,344981)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,344981)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,344981)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,344981)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,344981)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,344981)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,344981)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,344981)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,344981)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,344981)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,344981)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,344981)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,344981)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,344981)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,344981)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,344981)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,344981)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,344981)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,344981)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,344981)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,344981)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,344981)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,344981)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,344981)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,344981)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,344981)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,344981)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,344981)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,344981)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,344981)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,344981)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,344981)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,344981)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,344981)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,344981)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,344981)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,344981)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,344981)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,344981)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,344981)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,344981)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(26,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(29,0,0) tid=(249,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(2,0,0) tid=(134,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(81,0,0) tid=(137,0,0)
GPGPU-Sim uArch: cycles simulated: 345481  inst.: 8363988 (ipc=674.3) sim_rate=49199 (inst/sec) elapsed = 0:0:02:50 / Sun Feb 28 21:36:40 2016
GPGPU-Sim uArch: cycles simulated: 345981  inst.: 8414968 (ipc=388.1) sim_rate=49210 (inst/sec) elapsed = 0:0:02:51 / Sun Feb 28 21:36:41 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(34,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 347981  inst.: 8482006 (ipc=151.7) sim_rate=49313 (inst/sec) elapsed = 0:0:02:52 / Sun Feb 28 21:36:42 2016
GPGPU-Sim uArch: cycles simulated: 349481  inst.: 8495701 (ipc=104.2) sim_rate=49108 (inst/sec) elapsed = 0:0:02:53 / Sun Feb 28 21:36:43 2016
GPGPU-Sim uArch: cycles simulated: 351481  inst.: 8523623 (ipc=76.4) sim_rate=48986 (inst/sec) elapsed = 0:0:02:54 / Sun Feb 28 21:36:44 2016
GPGPU-Sim uArch: cycles simulated: 353481  inst.: 8548474 (ipc=61.4) sim_rate=48848 (inst/sec) elapsed = 0:0:02:55 / Sun Feb 28 21:36:45 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(12,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 355481  inst.: 8573826 (ipc=52.1) sim_rate=48714 (inst/sec) elapsed = 0:0:02:56 / Sun Feb 28 21:36:46 2016
GPGPU-Sim uArch: cycles simulated: 356981  inst.: 8595540 (ipc=47.4) sim_rate=48562 (inst/sec) elapsed = 0:0:02:57 / Sun Feb 28 21:36:47 2016
GPGPU-Sim uArch: cycles simulated: 358981  inst.: 8623093 (ipc=42.6) sim_rate=48444 (inst/sec) elapsed = 0:0:02:58 / Sun Feb 28 21:36:48 2016
GPGPU-Sim uArch: cycles simulated: 360981  inst.: 8648758 (ipc=38.9) sim_rate=48317 (inst/sec) elapsed = 0:0:02:59 / Sun Feb 28 21:36:49 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(13,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 362481  inst.: 8668321 (ipc=36.7) sim_rate=48157 (inst/sec) elapsed = 0:0:03:00 / Sun Feb 28 21:36:50 2016
GPGPU-Sim uArch: cycles simulated: 364481  inst.: 8693367 (ipc=34.2) sim_rate=48029 (inst/sec) elapsed = 0:0:03:01 / Sun Feb 28 21:36:51 2016
GPGPU-Sim uArch: cycles simulated: 366481  inst.: 8719395 (ipc=32.2) sim_rate=47908 (inst/sec) elapsed = 0:0:03:02 / Sun Feb 28 21:36:52 2016
GPGPU-Sim uArch: cycles simulated: 368481  inst.: 8744556 (ipc=30.5) sim_rate=47784 (inst/sec) elapsed = 0:0:03:03 / Sun Feb 28 21:36:53 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(44,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 369981  inst.: 8764837 (ipc=29.5) sim_rate=47634 (inst/sec) elapsed = 0:0:03:04 / Sun Feb 28 21:36:54 2016
GPGPU-Sim uArch: cycles simulated: 371981  inst.: 8784359 (ipc=28.1) sim_rate=47483 (inst/sec) elapsed = 0:0:03:05 / Sun Feb 28 21:36:55 2016
GPGPU-Sim uArch: cycles simulated: 373981  inst.: 8809801 (ipc=27.0) sim_rate=47364 (inst/sec) elapsed = 0:0:03:06 / Sun Feb 28 21:36:56 2016
GPGPU-Sim uArch: cycles simulated: 375981  inst.: 8833534 (ipc=26.0) sim_rate=47238 (inst/sec) elapsed = 0:0:03:07 / Sun Feb 28 21:36:57 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(10,0,0) tid=(66,0,0)
GPGPU-Sim uArch: cycles simulated: 377481  inst.: 8851728 (ipc=25.4) sim_rate=47083 (inst/sec) elapsed = 0:0:03:08 / Sun Feb 28 21:36:58 2016
GPGPU-Sim uArch: cycles simulated: 379481  inst.: 8872460 (ipc=24.5) sim_rate=46944 (inst/sec) elapsed = 0:0:03:09 / Sun Feb 28 21:36:59 2016
GPGPU-Sim uArch: cycles simulated: 381481  inst.: 8895850 (ipc=23.8) sim_rate=46820 (inst/sec) elapsed = 0:0:03:10 / Sun Feb 28 21:37:00 2016
GPGPU-Sim uArch: cycles simulated: 383481  inst.: 8919374 (ipc=23.2) sim_rate=46698 (inst/sec) elapsed = 0:0:03:11 / Sun Feb 28 21:37:01 2016
GPGPU-Sim uArch: cycles simulated: 384981  inst.: 8936692 (ipc=22.7) sim_rate=46545 (inst/sec) elapsed = 0:0:03:12 / Sun Feb 28 21:37:02 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(0,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 386981  inst.: 8959291 (ipc=22.2) sim_rate=46421 (inst/sec) elapsed = 0:0:03:13 / Sun Feb 28 21:37:03 2016
GPGPU-Sim uArch: cycles simulated: 388981  inst.: 8982158 (ipc=21.7) sim_rate=46299 (inst/sec) elapsed = 0:0:03:14 / Sun Feb 28 21:37:04 2016
GPGPU-Sim uArch: cycles simulated: 390481  inst.: 8999017 (ipc=21.4) sim_rate=46148 (inst/sec) elapsed = 0:0:03:15 / Sun Feb 28 21:37:05 2016
GPGPU-Sim uArch: cycles simulated: 392481  inst.: 9021608 (ipc=20.9) sim_rate=46028 (inst/sec) elapsed = 0:0:03:16 / Sun Feb 28 21:37:06 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(42,0,0) tid=(218,0,0)
GPGPU-Sim uArch: cycles simulated: 393981  inst.: 9043419 (ipc=20.7) sim_rate=45905 (inst/sec) elapsed = 0:0:03:17 / Sun Feb 28 21:37:07 2016
GPGPU-Sim uArch: cycles simulated: 395981  inst.: 9070065 (ipc=20.5) sim_rate=45808 (inst/sec) elapsed = 0:0:03:18 / Sun Feb 28 21:37:08 2016
GPGPU-Sim uArch: cycles simulated: 397481  inst.: 9090951 (ipc=20.3) sim_rate=45683 (inst/sec) elapsed = 0:0:03:19 / Sun Feb 28 21:37:09 2016
GPGPU-Sim uArch: cycles simulated: 399481  inst.: 9115295 (ipc=20.0) sim_rate=45576 (inst/sec) elapsed = 0:0:03:20 / Sun Feb 28 21:37:10 2016
GPGPU-Sim uArch: cycles simulated: 400981  inst.: 9135662 (ipc=19.8) sim_rate=45451 (inst/sec) elapsed = 0:0:03:21 / Sun Feb 28 21:37:11 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(19,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 402981  inst.: 9162798 (ipc=19.6) sim_rate=45360 (inst/sec) elapsed = 0:0:03:22 / Sun Feb 28 21:37:12 2016
GPGPU-Sim uArch: cycles simulated: 404981  inst.: 9190349 (ipc=19.4) sim_rate=45272 (inst/sec) elapsed = 0:0:03:23 / Sun Feb 28 21:37:13 2016
GPGPU-Sim uArch: cycles simulated: 406981  inst.: 9216768 (ipc=19.2) sim_rate=45180 (inst/sec) elapsed = 0:0:03:24 / Sun Feb 28 21:37:14 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(48,0,0) tid=(216,0,0)
GPGPU-Sim uArch: cycles simulated: 408481  inst.: 9235693 (ipc=19.0) sim_rate=45052 (inst/sec) elapsed = 0:0:03:25 / Sun Feb 28 21:37:15 2016
GPGPU-Sim uArch: cycles simulated: 410481  inst.: 9264147 (ipc=18.9) sim_rate=44971 (inst/sec) elapsed = 0:0:03:26 / Sun Feb 28 21:37:16 2016
GPGPU-Sim uArch: cycles simulated: 412481  inst.: 9290191 (ipc=18.7) sim_rate=44880 (inst/sec) elapsed = 0:0:03:27 / Sun Feb 28 21:37:17 2016
GPGPU-Sim uArch: cycles simulated: 414481  inst.: 9318973 (ipc=18.6) sim_rate=44802 (inst/sec) elapsed = 0:0:03:28 / Sun Feb 28 21:37:18 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(83,0,0) tid=(129,0,0)
GPGPU-Sim uArch: cycles simulated: 416481  inst.: 9346829 (ipc=18.5) sim_rate=44721 (inst/sec) elapsed = 0:0:03:29 / Sun Feb 28 21:37:19 2016
GPGPU-Sim uArch: cycles simulated: 417981  inst.: 9367855 (ipc=18.4) sim_rate=44608 (inst/sec) elapsed = 0:0:03:30 / Sun Feb 28 21:37:20 2016
GPGPU-Sim uArch: cycles simulated: 419981  inst.: 9390541 (ipc=18.2) sim_rate=44504 (inst/sec) elapsed = 0:0:03:31 / Sun Feb 28 21:37:21 2016
GPGPU-Sim uArch: cycles simulated: 421981  inst.: 9417288 (ipc=18.1) sim_rate=44421 (inst/sec) elapsed = 0:0:03:32 / Sun Feb 28 21:37:22 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(60,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 423981  inst.: 9440058 (ipc=17.9) sim_rate=44319 (inst/sec) elapsed = 0:0:03:33 / Sun Feb 28 21:37:23 2016
GPGPU-Sim uArch: cycles simulated: 425481  inst.: 9459344 (ipc=17.8) sim_rate=44202 (inst/sec) elapsed = 0:0:03:34 / Sun Feb 28 21:37:24 2016
GPGPU-Sim uArch: cycles simulated: 427481  inst.: 9483461 (ipc=17.7) sim_rate=44109 (inst/sec) elapsed = 0:0:03:35 / Sun Feb 28 21:37:25 2016
GPGPU-Sim uArch: cycles simulated: 429481  inst.: 9507705 (ipc=17.5) sim_rate=44017 (inst/sec) elapsed = 0:0:03:36 / Sun Feb 28 21:37:26 2016
GPGPU-Sim uArch: cycles simulated: 430981  inst.: 9521705 (ipc=17.4) sim_rate=43878 (inst/sec) elapsed = 0:0:03:37 / Sun Feb 28 21:37:27 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(46,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 432981  inst.: 9545532 (ipc=17.3) sim_rate=43786 (inst/sec) elapsed = 0:0:03:38 / Sun Feb 28 21:37:28 2016
GPGPU-Sim uArch: cycles simulated: 434981  inst.: 9569275 (ipc=17.1) sim_rate=43695 (inst/sec) elapsed = 0:0:03:39 / Sun Feb 28 21:37:29 2016
GPGPU-Sim uArch: cycles simulated: 436981  inst.: 9592028 (ipc=17.0) sim_rate=43600 (inst/sec) elapsed = 0:0:03:40 / Sun Feb 28 21:37:30 2016
GPGPU-Sim uArch: cycles simulated: 438981  inst.: 9617164 (ipc=16.9) sim_rate=43516 (inst/sec) elapsed = 0:0:03:41 / Sun Feb 28 21:37:31 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(74,0,0) tid=(158,0,0)
GPGPU-Sim uArch: cycles simulated: 440981  inst.: 9643468 (ipc=16.8) sim_rate=43439 (inst/sec) elapsed = 0:0:03:42 / Sun Feb 28 21:37:32 2016
GPGPU-Sim uArch: cycles simulated: 442481  inst.: 9663404 (ipc=16.8) sim_rate=43333 (inst/sec) elapsed = 0:0:03:43 / Sun Feb 28 21:37:33 2016
GPGPU-Sim uArch: cycles simulated: 444481  inst.: 9689920 (ipc=16.7) sim_rate=43258 (inst/sec) elapsed = 0:0:03:44 / Sun Feb 28 21:37:34 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(79,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 446481  inst.: 9718664 (ipc=16.7) sim_rate=43194 (inst/sec) elapsed = 0:0:03:45 / Sun Feb 28 21:37:35 2016
GPGPU-Sim uArch: cycles simulated: 448481  inst.: 9745029 (ipc=16.6) sim_rate=43119 (inst/sec) elapsed = 0:0:03:46 / Sun Feb 28 21:37:36 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (104034,344981), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(104035,344981)
GPGPU-Sim uArch: cycles simulated: 450481  inst.: 9775292 (ipc=16.6) sim_rate=43062 (inst/sec) elapsed = 0:0:03:47 / Sun Feb 28 21:37:37 2016
GPGPU-Sim uArch: cycles simulated: 452481  inst.: 9800686 (ipc=16.5) sim_rate=42985 (inst/sec) elapsed = 0:0:03:48 / Sun Feb 28 21:37:38 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (108529,344981), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(108530,344981)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(91,0,0) tid=(198,0,0)
GPGPU-Sim uArch: cycles simulated: 454481  inst.: 9823630 (ipc=16.4) sim_rate=42897 (inst/sec) elapsed = 0:0:03:49 / Sun Feb 28 21:37:39 2016
GPGPU-Sim uArch: cycles simulated: 456481  inst.: 9850885 (ipc=16.4) sim_rate=42829 (inst/sec) elapsed = 0:0:03:50 / Sun Feb 28 21:37:40 2016
GPGPU-Sim uArch: cycles simulated: 458481  inst.: 9876406 (ipc=16.3) sim_rate=42755 (inst/sec) elapsed = 0:0:03:51 / Sun Feb 28 21:37:41 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (113767,344981), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(113768,344981)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (114703,344981), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(114704,344981)
GPGPU-Sim uArch: cycles simulated: 460481  inst.: 9906176 (ipc=16.3) sim_rate=42699 (inst/sec) elapsed = 0:0:03:52 / Sun Feb 28 21:37:42 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(53,0,0) tid=(164,0,0)
GPGPU-Sim uArch: cycles simulated: 461981  inst.: 9928657 (ipc=16.3) sim_rate=42612 (inst/sec) elapsed = 0:0:03:53 / Sun Feb 28 21:37:43 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (117521,344981), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(117522,344981)
GPGPU-Sim uArch: cycles simulated: 463981  inst.: 9959019 (ipc=16.2) sim_rate=42559 (inst/sec) elapsed = 0:0:03:54 / Sun Feb 28 21:37:44 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (119772,344981), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(119773,344981)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (120582,344981), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(120583,344981)
GPGPU-Sim uArch: cycles simulated: 465981  inst.: 9989597 (ipc=16.2) sim_rate=42508 (inst/sec) elapsed = 0:0:03:55 / Sun Feb 28 21:37:45 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(96,0,0) tid=(88,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (122996,344981), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(122997,344981)
GPGPU-Sim uArch: cycles simulated: 467981  inst.: 10022438 (ipc=16.2) sim_rate=42467 (inst/sec) elapsed = 0:0:03:56 / Sun Feb 28 21:37:46 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (123099,344981), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(123100,344981)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (123415,344981), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(123416,344981)
GPGPU-Sim uArch: cycles simulated: 469481  inst.: 10049045 (ipc=16.2) sim_rate=42401 (inst/sec) elapsed = 0:0:03:57 / Sun Feb 28 21:37:47 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (125221,344981), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(125222,344981)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (126267,344981), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(126268,344981)
GPGPU-Sim uArch: cycles simulated: 471481  inst.: 10080455 (ipc=16.2) sim_rate=42354 (inst/sec) elapsed = 0:0:03:58 / Sun Feb 28 21:37:48 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(94,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 473481  inst.: 10106547 (ipc=16.2) sim_rate=42286 (inst/sec) elapsed = 0:0:03:59 / Sun Feb 28 21:37:49 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (128889,344981), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(128890,344981)
GPGPU-Sim uArch: cycles simulated: 475481  inst.: 10142201 (ipc=16.2) sim_rate=42259 (inst/sec) elapsed = 0:0:04:00 / Sun Feb 28 21:37:50 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (130844,344981), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(130845,344981)
GPGPU-Sim uArch: cycles simulated: 476981  inst.: 10165531 (ipc=16.2) sim_rate=42180 (inst/sec) elapsed = 0:0:04:01 / Sun Feb 28 21:37:51 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (133228,344981), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(133229,344981)
GPGPU-Sim uArch: cycles simulated: 478981  inst.: 10192695 (ipc=16.2) sim_rate=42118 (inst/sec) elapsed = 0:0:04:02 / Sun Feb 28 21:37:52 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(103,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 480981  inst.: 10218882 (ipc=16.1) sim_rate=42053 (inst/sec) elapsed = 0:0:04:03 / Sun Feb 28 21:37:53 2016
GPGPU-Sim uArch: cycles simulated: 482981  inst.: 10242353 (ipc=16.1) sim_rate=41976 (inst/sec) elapsed = 0:0:04:04 / Sun Feb 28 21:37:54 2016
GPGPU-Sim uArch: cycles simulated: 484981  inst.: 10268645 (ipc=16.0) sim_rate=41912 (inst/sec) elapsed = 0:0:04:05 / Sun Feb 28 21:37:55 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(29,0,0) tid=(251,0,0)
GPGPU-Sim uArch: cycles simulated: 486981  inst.: 10293839 (ipc=16.0) sim_rate=41844 (inst/sec) elapsed = 0:0:04:06 / Sun Feb 28 21:37:56 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (143872,344981), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(143873,344981)
GPGPU-Sim uArch: cycles simulated: 488981  inst.: 10322192 (ipc=15.9) sim_rate=41790 (inst/sec) elapsed = 0:0:04:07 / Sun Feb 28 21:37:57 2016
GPGPU-Sim uArch: cycles simulated: 490981  inst.: 10350736 (ipc=15.9) sim_rate=41736 (inst/sec) elapsed = 0:0:04:08 / Sun Feb 28 21:37:58 2016
GPGPU-Sim uArch: cycles simulated: 492981  inst.: 10375182 (ipc=15.9) sim_rate=41667 (inst/sec) elapsed = 0:0:04:09 / Sun Feb 28 21:37:59 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (148811,344981), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(148812,344981)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (148939,344981), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(148940,344981)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(107,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 494981  inst.: 10405927 (ipc=15.9) sim_rate=41623 (inst/sec) elapsed = 0:0:04:10 / Sun Feb 28 21:38:00 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (150598,344981), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(150599,344981)
GPGPU-Sim uArch: cycles simulated: 496981  inst.: 10432027 (ipc=15.8) sim_rate=41561 (inst/sec) elapsed = 0:0:04:11 / Sun Feb 28 21:38:01 2016
GPGPU-Sim uArch: cycles simulated: 498981  inst.: 10461655 (ipc=15.8) sim_rate=41514 (inst/sec) elapsed = 0:0:04:12 / Sun Feb 28 21:38:02 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (154638,344981), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(154639,344981)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (155094,344981), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(155095,344981)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (155219,344981), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(155220,344981)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(66,0,0) tid=(112,0,0)
GPGPU-Sim uArch: cycles simulated: 500981  inst.: 10489937 (ipc=15.8) sim_rate=41462 (inst/sec) elapsed = 0:0:04:13 / Sun Feb 28 21:38:03 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (156308,344981), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(156309,344981)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (157053,344981), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(157054,344981)
GPGPU-Sim uArch: cycles simulated: 502481  inst.: 10514618 (ipc=15.8) sim_rate=41396 (inst/sec) elapsed = 0:0:04:14 / Sun Feb 28 21:38:04 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (158281,344981), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(158282,344981)
GPGPU-Sim uArch: cycles simulated: 504481  inst.: 10546116 (ipc=15.8) sim_rate=41357 (inst/sec) elapsed = 0:0:04:15 / Sun Feb 28 21:38:05 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (159696,344981), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(159697,344981)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (160800,344981), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(160801,344981)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(112,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (161461,344981), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(161462,344981)
GPGPU-Sim uArch: cycles simulated: 506481  inst.: 10581621 (ipc=15.8) sim_rate=41334 (inst/sec) elapsed = 0:0:04:16 / Sun Feb 28 21:38:06 2016
GPGPU-Sim uArch: cycles simulated: 508481  inst.: 10612371 (ipc=15.8) sim_rate=41293 (inst/sec) elapsed = 0:0:04:17 / Sun Feb 28 21:38:07 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (163781,344981), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(163782,344981)
GPGPU-Sim uArch: cycles simulated: 509981  inst.: 10632720 (ipc=15.8) sim_rate=41212 (inst/sec) elapsed = 0:0:04:18 / Sun Feb 28 21:38:08 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (166925,344981), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(166926,344981)
GPGPU-Sim uArch: cycles simulated: 511981  inst.: 10660282 (ipc=15.8) sim_rate=41159 (inst/sec) elapsed = 0:0:04:19 / Sun Feb 28 21:38:09 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(112,0,0) tid=(220,0,0)
GPGPU-Sim uArch: cycles simulated: 513981  inst.: 10683573 (ipc=15.7) sim_rate=41090 (inst/sec) elapsed = 0:0:04:20 / Sun Feb 28 21:38:10 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (170886,344981), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(170887,344981)
GPGPU-Sim uArch: cycles simulated: 515981  inst.: 10713221 (ipc=15.7) sim_rate=41046 (inst/sec) elapsed = 0:0:04:21 / Sun Feb 28 21:38:11 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (171406,344981), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(171407,344981)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (172073,344981), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(172074,344981)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (172231,344981), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(172232,344981)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (172297,344981), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(172298,344981)
GPGPU-Sim uArch: cycles simulated: 517981  inst.: 10745779 (ipc=15.7) sim_rate=41014 (inst/sec) elapsed = 0:0:04:22 / Sun Feb 28 21:38:12 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (173441,344981), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(173442,344981)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (173519,344981), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(173520,344981)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(112,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (174510,344981), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(174511,344981)
GPGPU-Sim uArch: cycles simulated: 519981  inst.: 10780143 (ipc=15.7) sim_rate=40989 (inst/sec) elapsed = 0:0:04:23 / Sun Feb 28 21:38:13 2016
GPGPU-Sim uArch: cycles simulated: 521481  inst.: 10804549 (ipc=15.7) sim_rate=40926 (inst/sec) elapsed = 0:0:04:24 / Sun Feb 28 21:38:14 2016
GPGPU-Sim uArch: cycles simulated: 523481  inst.: 10835417 (ipc=15.7) sim_rate=40888 (inst/sec) elapsed = 0:0:04:25 / Sun Feb 28 21:38:15 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (179744,344981), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(179745,344981)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (179847,344981), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(179848,344981)
GPGPU-Sim uArch: cycles simulated: 525481  inst.: 10858770 (ipc=15.7) sim_rate=40822 (inst/sec) elapsed = 0:0:04:26 / Sun Feb 28 21:38:16 2016
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(129,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 526981  inst.: 10881546 (ipc=15.7) sim_rate=40754 (inst/sec) elapsed = 0:0:04:27 / Sun Feb 28 21:38:17 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (182305,344981), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(182306,344981)
GPGPU-Sim uArch: cycles simulated: 528981  inst.: 10907604 (ipc=15.7) sim_rate=40700 (inst/sec) elapsed = 0:0:04:28 / Sun Feb 28 21:38:18 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (185544,344981), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(185545,344981)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (185998,344981), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(185999,344981)
GPGPU-Sim uArch: cycles simulated: 530981  inst.: 10933412 (ipc=15.6) sim_rate=40644 (inst/sec) elapsed = 0:0:04:29 / Sun Feb 28 21:38:19 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (187194,344981), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(187195,344981)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(132,0,0) tid=(80,0,0)
GPGPU-Sim uArch: cycles simulated: 532981  inst.: 10963979 (ipc=15.6) sim_rate=40607 (inst/sec) elapsed = 0:0:04:30 / Sun Feb 28 21:38:20 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (189126,344981), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(189127,344981)
GPGPU-Sim uArch: cycles simulated: 534481  inst.: 10987030 (ipc=15.6) sim_rate=40542 (inst/sec) elapsed = 0:0:04:31 / Sun Feb 28 21:38:21 2016
GPGPU-Sim uArch: cycles simulated: 536481  inst.: 11015289 (ipc=15.6) sim_rate=40497 (inst/sec) elapsed = 0:0:04:32 / Sun Feb 28 21:38:22 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (193005,344981), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(193006,344981)
GPGPU-Sim uArch: cycles simulated: 538481  inst.: 11042476 (ipc=15.6) sim_rate=40448 (inst/sec) elapsed = 0:0:04:33 / Sun Feb 28 21:38:23 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (193950,344981), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(193951,344981)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (194209,344981), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(194210,344981)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(132,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 539981  inst.: 11067518 (ipc=15.6) sim_rate=40392 (inst/sec) elapsed = 0:0:04:34 / Sun Feb 28 21:38:24 2016
GPGPU-Sim uArch: cycles simulated: 541981  inst.: 11096625 (ipc=15.6) sim_rate=40351 (inst/sec) elapsed = 0:0:04:35 / Sun Feb 28 21:38:25 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (197311,344981), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(197312,344981)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (197460,344981), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(197461,344981)
GPGPU-Sim uArch: cycles simulated: 543481  inst.: 11123198 (ipc=15.6) sim_rate=40301 (inst/sec) elapsed = 0:0:04:36 / Sun Feb 28 21:38:26 2016
GPGPU-Sim uArch: cycles simulated: 545481  inst.: 11150852 (ipc=15.6) sim_rate=40255 (inst/sec) elapsed = 0:0:04:37 / Sun Feb 28 21:38:27 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(130,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 547481  inst.: 11178044 (ipc=15.6) sim_rate=40208 (inst/sec) elapsed = 0:0:04:38 / Sun Feb 28 21:38:28 2016
GPGPU-Sim uArch: cycles simulated: 549481  inst.: 11205356 (ipc=15.5) sim_rate=40162 (inst/sec) elapsed = 0:0:04:39 / Sun Feb 28 21:38:29 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (204845,344981), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(204846,344981)
GPGPU-Sim uArch: cycles simulated: 550981  inst.: 11225835 (ipc=15.5) sim_rate=40092 (inst/sec) elapsed = 0:0:04:40 / Sun Feb 28 21:38:30 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (206000,344981), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(206001,344981)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (206257,344981), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(206258,344981)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(140,0,0) tid=(145,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (207001,344981), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(207002,344981)
GPGPU-Sim uArch: cycles simulated: 552981  inst.: 11267762 (ipc=15.6) sim_rate=40098 (inst/sec) elapsed = 0:0:04:41 / Sun Feb 28 21:38:31 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (208374,344981), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(208375,344981)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (208597,344981), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(208598,344981)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (208824,344981), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(208825,344981)
GPGPU-Sim uArch: cycles simulated: 554481  inst.: 11296577 (ipc=15.6) sim_rate=40058 (inst/sec) elapsed = 0:0:04:42 / Sun Feb 28 21:38:32 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (210810,344981), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(210811,344981)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (210899,344981), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(210900,344981)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (211241,344981), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(211242,344981)
GPGPU-Sim uArch: cycles simulated: 556481  inst.: 11328955 (ipc=15.6) sim_rate=40031 (inst/sec) elapsed = 0:0:04:43 / Sun Feb 28 21:38:33 2016
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(146,0,0) tid=(206,0,0)
GPGPU-Sim uArch: cycles simulated: 557981  inst.: 11351824 (ipc=15.6) sim_rate=39971 (inst/sec) elapsed = 0:0:04:44 / Sun Feb 28 21:38:34 2016
GPGPU-Sim uArch: cycles simulated: 559981  inst.: 11384614 (ipc=15.6) sim_rate=39946 (inst/sec) elapsed = 0:0:04:45 / Sun Feb 28 21:38:35 2016
GPGPU-Sim uArch: cycles simulated: 561981  inst.: 11408362 (ipc=15.6) sim_rate=39889 (inst/sec) elapsed = 0:0:04:46 / Sun Feb 28 21:38:36 2016
GPGPU-Sim uArch: cycles simulated: 563981  inst.: 11434671 (ipc=15.6) sim_rate=39842 (inst/sec) elapsed = 0:0:04:47 / Sun Feb 28 21:38:37 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(134,0,0) tid=(90,0,0)
GPGPU-Sim uArch: cycles simulated: 565981  inst.: 11457700 (ipc=15.5) sim_rate=39783 (inst/sec) elapsed = 0:0:04:48 / Sun Feb 28 21:38:38 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (221385,344981), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(221386,344981)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (222963,344981), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(222964,344981)
GPGPU-Sim uArch: cycles simulated: 567981  inst.: 11493101 (ipc=15.5) sim_rate=39768 (inst/sec) elapsed = 0:0:04:49 / Sun Feb 28 21:38:39 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (223677,344981), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(223678,344981)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (223796,344981), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(223797,344981)
GPGPU-Sim uArch: cycles simulated: 569481  inst.: 11520422 (ipc=15.6) sim_rate=39725 (inst/sec) elapsed = 0:0:04:50 / Sun Feb 28 21:38:40 2016
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(89,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (226220,344981), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(226221,344981)
GPGPU-Sim uArch: cycles simulated: 571481  inst.: 11554747 (ipc=15.6) sim_rate=39707 (inst/sec) elapsed = 0:0:04:51 / Sun Feb 28 21:38:41 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (227616,344981), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(227617,344981)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (227719,344981), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(227720,344981)
GPGPU-Sim uArch: cycles simulated: 573481  inst.: 11585000 (ipc=15.6) sim_rate=39674 (inst/sec) elapsed = 0:0:04:52 / Sun Feb 28 21:38:42 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (230291,344981), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(230292,344981)
GPGPU-Sim uArch: cycles simulated: 575481  inst.: 11613882 (ipc=15.6) sim_rate=39637 (inst/sec) elapsed = 0:0:04:53 / Sun Feb 28 21:38:43 2016
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(149,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 577481  inst.: 11644745 (ipc=15.6) sim_rate=39607 (inst/sec) elapsed = 0:0:04:54 / Sun Feb 28 21:38:44 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (233205,344981), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(233206,344981)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (233288,344981), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(233289,344981)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (233605,344981), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(233606,344981)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (234498,344981), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(234499,344981)
GPGPU-Sim uArch: cycles simulated: 579481  inst.: 11673665 (ipc=15.6) sim_rate=39571 (inst/sec) elapsed = 0:0:04:55 / Sun Feb 28 21:38:45 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (234934,344981), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(234935,344981)
GPGPU-Sim uArch: cycles simulated: 580981  inst.: 11704440 (ipc=15.6) sim_rate=39542 (inst/sec) elapsed = 0:0:04:56 / Sun Feb 28 21:38:46 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (236221,344981), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(236222,344981)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(79,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (237280,344981), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(237281,344981)
GPGPU-Sim uArch: cycles simulated: 582981  inst.: 11738576 (ipc=15.6) sim_rate=39523 (inst/sec) elapsed = 0:0:04:57 / Sun Feb 28 21:38:47 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (239619,344981), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(239620,344981)
GPGPU-Sim uArch: cycles simulated: 584981  inst.: 11767189 (ipc=15.6) sim_rate=39487 (inst/sec) elapsed = 0:0:04:58 / Sun Feb 28 21:38:48 2016
GPGPU-Sim uArch: cycles simulated: 586481  inst.: 11785618 (ipc=15.6) sim_rate=39416 (inst/sec) elapsed = 0:0:04:59 / Sun Feb 28 21:38:49 2016
GPGPU-Sim uArch: cycles simulated: 588481  inst.: 11811146 (ipc=15.5) sim_rate=39370 (inst/sec) elapsed = 0:0:05:00 / Sun Feb 28 21:38:50 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(111,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 590481  inst.: 11836383 (ipc=15.5) sim_rate=39323 (inst/sec) elapsed = 0:0:05:01 / Sun Feb 28 21:38:51 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (245518,344981), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(245519,344981)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (246326,344981), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(246327,344981)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (246628,344981), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(246629,344981)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (247024,344981), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(247025,344981)
GPGPU-Sim uArch: cycles simulated: 592481  inst.: 11872339 (ipc=15.5) sim_rate=39312 (inst/sec) elapsed = 0:0:05:02 / Sun Feb 28 21:38:52 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (248404,344981), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(248405,344981)
GPGPU-Sim uArch: cycles simulated: 594481  inst.: 11910082 (ipc=15.6) sim_rate=39307 (inst/sec) elapsed = 0:0:05:03 / Sun Feb 28 21:38:53 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(170,0,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (250806,344981), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(250807,344981)
GPGPU-Sim uArch: cycles simulated: 595981  inst.: 11931969 (ipc=15.6) sim_rate=39249 (inst/sec) elapsed = 0:0:05:04 / Sun Feb 28 21:38:54 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (251845,344981), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(251846,344981)
GPGPU-Sim uArch: cycles simulated: 597981  inst.: 11959650 (ipc=15.5) sim_rate=39211 (inst/sec) elapsed = 0:0:05:05 / Sun Feb 28 21:38:55 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (253373,344981), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(253374,344981)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (254020,344981), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(254021,344981)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (254228,344981), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(254229,344981)
GPGPU-Sim uArch: cycles simulated: 599981  inst.: 11989854 (ipc=15.5) sim_rate=39182 (inst/sec) elapsed = 0:0:05:06 / Sun Feb 28 21:38:56 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (256053,344981), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(256054,344981)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(168,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (256497,344981), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(256498,344981)
GPGPU-Sim uArch: cycles simulated: 601481  inst.: 12015885 (ipc=15.6) sim_rate=39139 (inst/sec) elapsed = 0:0:05:07 / Sun Feb 28 21:38:57 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (256587,344981), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(256588,344981)
GPGPU-Sim uArch: cycles simulated: 603481  inst.: 12046535 (ipc=15.6) sim_rate=39112 (inst/sec) elapsed = 0:0:05:08 / Sun Feb 28 21:38:58 2016
GPGPU-Sim uArch: cycles simulated: 605481  inst.: 12074710 (ipc=15.5) sim_rate=39076 (inst/sec) elapsed = 0:0:05:09 / Sun Feb 28 21:38:59 2016
GPGPU-Sim uArch: cycles simulated: 607481  inst.: 12097750 (ipc=15.5) sim_rate=39025 (inst/sec) elapsed = 0:0:05:10 / Sun Feb 28 21:39:00 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(118,0,0) tid=(250,0,0)
GPGPU-Sim uArch: cycles simulated: 609481  inst.: 12121611 (ipc=15.5) sim_rate=38976 (inst/sec) elapsed = 0:0:05:11 / Sun Feb 28 21:39:01 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (265280,344981), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(265281,344981)
GPGPU-Sim uArch: cycles simulated: 610981  inst.: 12144183 (ipc=15.5) sim_rate=38923 (inst/sec) elapsed = 0:0:05:12 / Sun Feb 28 21:39:02 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (266873,344981), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(266874,344981)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (267195,344981), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(267196,344981)
GPGPU-Sim uArch: cycles simulated: 612981  inst.: 12171317 (ipc=15.5) sim_rate=38885 (inst/sec) elapsed = 0:0:05:13 / Sun Feb 28 21:39:03 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (269127,344981), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(269128,344981)
GPGPU-Sim uArch: cycles simulated: 614981  inst.: 12201575 (ipc=15.5) sim_rate=38858 (inst/sec) elapsed = 0:0:05:14 / Sun Feb 28 21:39:04 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(122,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (270544,344981), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(270545,344981)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (271119,344981), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(271120,344981)
GPGPU-Sim uArch: cycles simulated: 616981  inst.: 12229392 (ipc=15.5) sim_rate=38823 (inst/sec) elapsed = 0:0:05:15 / Sun Feb 28 21:39:05 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (273049,344981), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(273050,344981)
GPGPU-Sim uArch: cycles simulated: 618981  inst.: 12258523 (ipc=15.4) sim_rate=38792 (inst/sec) elapsed = 0:0:05:16 / Sun Feb 28 21:39:06 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (274518,344981), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(274519,344981)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (275075,344981), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(275076,344981)
GPGPU-Sim uArch: cycles simulated: 620481  inst.: 12280419 (ipc=15.4) sim_rate=38739 (inst/sec) elapsed = 0:0:05:17 / Sun Feb 28 21:39:07 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (275782,344981), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(275783,344981)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(181,0,0) tid=(211,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (277165,344981), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(277166,344981)
GPGPU-Sim uArch: cycles simulated: 622481  inst.: 12312277 (ipc=15.4) sim_rate=38717 (inst/sec) elapsed = 0:0:05:18 / Sun Feb 28 21:39:08 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (277758,344981), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(277759,344981)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (277808,344981), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(277809,344981)
GPGPU-Sim uArch: cycles simulated: 624481  inst.: 12342288 (ipc=15.4) sim_rate=38690 (inst/sec) elapsed = 0:0:05:19 / Sun Feb 28 21:39:09 2016
GPGPU-Sim uArch: cycles simulated: 625981  inst.: 12360264 (ipc=15.4) sim_rate=38625 (inst/sec) elapsed = 0:0:05:20 / Sun Feb 28 21:39:10 2016
GPGPU-Sim uArch: cycles simulated: 627981  inst.: 12381657 (ipc=15.4) sim_rate=38572 (inst/sec) elapsed = 0:0:05:21 / Sun Feb 28 21:39:11 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(153,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 629981  inst.: 12403473 (ipc=15.4) sim_rate=38520 (inst/sec) elapsed = 0:0:05:22 / Sun Feb 28 21:39:12 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (285266,344981), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(285267,344981)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (285679,344981), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(285680,344981)
GPGPU-Sim uArch: cycles simulated: 631981  inst.: 12427022 (ipc=15.3) sim_rate=38473 (inst/sec) elapsed = 0:0:05:23 / Sun Feb 28 21:39:13 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (288042,344981), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(288043,344981)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (288995,344981), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(288996,344981)
GPGPU-Sim uArch: cycles simulated: 633981  inst.: 12456397 (ipc=15.3) sim_rate=38445 (inst/sec) elapsed = 0:0:05:24 / Sun Feb 28 21:39:14 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (289382,344981), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(289383,344981)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (289444,344981), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(289445,344981)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (289761,344981), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(289762,344981)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(198,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (290941,344981), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(290942,344981)
GPGPU-Sim uArch: cycles simulated: 635981  inst.: 12491197 (ipc=15.3) sim_rate=38434 (inst/sec) elapsed = 0:0:05:25 / Sun Feb 28 21:39:15 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (291146,344981), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(291147,344981)
GPGPU-Sim uArch: cycles simulated: 637481  inst.: 12514201 (ipc=15.3) sim_rate=38387 (inst/sec) elapsed = 0:0:05:26 / Sun Feb 28 21:39:16 2016
GPGPU-Sim uArch: cycles simulated: 639481  inst.: 12541764 (ipc=15.3) sim_rate=38354 (inst/sec) elapsed = 0:0:05:27 / Sun Feb 28 21:39:17 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (295329,344981), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(295330,344981)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (295992,344981), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(295993,344981)
GPGPU-Sim uArch: cycles simulated: 641481  inst.: 12565853 (ipc=15.3) sim_rate=38310 (inst/sec) elapsed = 0:0:05:28 / Sun Feb 28 21:39:18 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (297110,344981), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(297111,344981)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (297147,344981), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(297148,344981)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(172,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (298183,344981), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(298184,344981)
GPGPU-Sim uArch: cycles simulated: 643481  inst.: 12593992 (ipc=15.3) sim_rate=38279 (inst/sec) elapsed = 0:0:05:29 / Sun Feb 28 21:39:19 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (298892,344981), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(298893,344981)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (299220,344981), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(299221,344981)
GPGPU-Sim uArch: cycles simulated: 644981  inst.: 12615449 (ipc=15.3) sim_rate=38228 (inst/sec) elapsed = 0:0:05:30 / Sun Feb 28 21:39:20 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (301258,344981), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(301259,344981)
GPGPU-Sim uArch: cycles simulated: 646981  inst.: 12638543 (ipc=15.3) sim_rate=38182 (inst/sec) elapsed = 0:0:05:31 / Sun Feb 28 21:39:21 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (302282,344981), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(302283,344981)
GPGPU-Sim uArch: cycles simulated: 648981  inst.: 12660222 (ipc=15.2) sim_rate=38133 (inst/sec) elapsed = 0:0:05:32 / Sun Feb 28 21:39:22 2016
GPGPU-Sim uArch: cycles simulated: 650481  inst.: 12679602 (ipc=15.2) sim_rate=38076 (inst/sec) elapsed = 0:0:05:33 / Sun Feb 28 21:39:23 2016
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(200,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 652481  inst.: 12700925 (ipc=15.2) sim_rate=38026 (inst/sec) elapsed = 0:0:05:34 / Sun Feb 28 21:39:24 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (308536,344981), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(308537,344981)
GPGPU-Sim uArch: cycles simulated: 653981  inst.: 12719506 (ipc=15.2) sim_rate=37968 (inst/sec) elapsed = 0:0:05:35 / Sun Feb 28 21:39:25 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (309099,344981), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(309100,344981)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (309559,344981), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(309560,344981)
GPGPU-Sim uArch: cycles simulated: 655981  inst.: 12744875 (ipc=15.2) sim_rate=37931 (inst/sec) elapsed = 0:0:05:36 / Sun Feb 28 21:39:26 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (311437,344981), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(311438,344981)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (311528,344981), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(311529,344981)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (311555,344981), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(311556,344981)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (312427,344981), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(312428,344981)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(152,0,0) tid=(230,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (312979,344981), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(312980,344981)
GPGPU-Sim uArch: cycles simulated: 657981  inst.: 12779317 (ipc=15.2) sim_rate=37920 (inst/sec) elapsed = 0:0:05:37 / Sun Feb 28 21:39:27 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (313267,344981), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(313268,344981)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (314172,344981), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(314173,344981)
GPGPU-Sim uArch: cycles simulated: 659481  inst.: 12804761 (ipc=15.2) sim_rate=37883 (inst/sec) elapsed = 0:0:05:38 / Sun Feb 28 21:39:28 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (314945,344981), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(314946,344981)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (315342,344981), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(315343,344981)
GPGPU-Sim uArch: cycles simulated: 661481  inst.: 12831047 (ipc=15.2) sim_rate=37849 (inst/sec) elapsed = 0:0:05:39 / Sun Feb 28 21:39:29 2016
GPGPU-Sim uArch: cycles simulated: 662981  inst.: 12849181 (ipc=15.2) sim_rate=37791 (inst/sec) elapsed = 0:0:05:40 / Sun Feb 28 21:39:30 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (318997,344981), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(318998,344981)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(188,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (319989,344981), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(319990,344981)
GPGPU-Sim uArch: cycles simulated: 664981  inst.: 12874230 (ipc=15.1) sim_rate=37754 (inst/sec) elapsed = 0:0:05:41 / Sun Feb 28 21:39:31 2016
GPGPU-Sim uArch: cycles simulated: 666481  inst.: 12896621 (ipc=15.1) sim_rate=37709 (inst/sec) elapsed = 0:0:05:42 / Sun Feb 28 21:39:32 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (321558,344981), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(321559,344981)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (322792,344981), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(322793,344981)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (323145,344981), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(323146,344981)
GPGPU-Sim uArch: cycles simulated: 668481  inst.: 12926445 (ipc=15.1) sim_rate=37686 (inst/sec) elapsed = 0:0:05:43 / Sun Feb 28 21:39:33 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (323645,344981), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(323646,344981)
GPGPU-Sim uArch: cycles simulated: 669981  inst.: 12949256 (ipc=15.1) sim_rate=37643 (inst/sec) elapsed = 0:0:05:44 / Sun Feb 28 21:39:34 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (325999,344981), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(326000,344981)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(189,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 671481  inst.: 12970168 (ipc=15.1) sim_rate=37594 (inst/sec) elapsed = 0:0:05:45 / Sun Feb 28 21:39:35 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (326786,344981), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(326787,344981)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (327105,344981), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(327106,344981)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (327697,344981), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(327698,344981)
GPGPU-Sim uArch: cycles simulated: 673481  inst.: 13001975 (ipc=15.1) sim_rate=37577 (inst/sec) elapsed = 0:0:05:46 / Sun Feb 28 21:39:36 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (328673,344981), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(328674,344981)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (328992,344981), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(328993,344981)
GPGPU-Sim uArch: cycles simulated: 674981  inst.: 13028832 (ipc=15.2) sim_rate=37547 (inst/sec) elapsed = 0:0:05:47 / Sun Feb 28 21:39:37 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (330531,344981), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(330532,344981)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (330828,344981), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(330829,344981)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (331574,344981), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(331575,344981)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(185,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (331936,344981), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(331937,344981)
GPGPU-Sim uArch: cycles simulated: 676981  inst.: 13066181 (ipc=15.2) sim_rate=37546 (inst/sec) elapsed = 0:0:05:48 / Sun Feb 28 21:39:38 2016
GPGPU-Sim uArch: cycles simulated: 678481  inst.: 13088106 (ipc=15.2) sim_rate=37501 (inst/sec) elapsed = 0:0:05:49 / Sun Feb 28 21:39:39 2016
GPGPU-Sim uArch: cycles simulated: 679981  inst.: 13110027 (ipc=15.2) sim_rate=37457 (inst/sec) elapsed = 0:0:05:50 / Sun Feb 28 21:39:40 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (335358,344981), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(335359,344981)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (336715,344981), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(336716,344981)
GPGPU-Sim uArch: cycles simulated: 681981  inst.: 13136797 (ipc=15.2) sim_rate=37426 (inst/sec) elapsed = 0:0:05:51 / Sun Feb 28 21:39:41 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (337628,344981), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(337629,344981)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(224,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (338775,344981), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(338776,344981)
GPGPU-Sim uArch: cycles simulated: 683981  inst.: 13166243 (ipc=15.2) sim_rate=37404 (inst/sec) elapsed = 0:0:05:52 / Sun Feb 28 21:39:42 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (339490,344981), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(339491,344981)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (339620,344981), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(339621,344981)
GPGPU-Sim uArch: cycles simulated: 685481  inst.: 13188711 (ipc=15.2) sim_rate=37361 (inst/sec) elapsed = 0:0:05:53 / Sun Feb 28 21:39:43 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (341743,344981), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(341744,344981)
GPGPU-Sim uArch: cycles simulated: 687481  inst.: 13219532 (ipc=15.2) sim_rate=37343 (inst/sec) elapsed = 0:0:05:54 / Sun Feb 28 21:39:44 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (342659,344981), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(342660,344981)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (342806,344981), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(342807,344981)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (342966,344981), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(342967,344981)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (343008,344981), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(343009,344981)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (343242,344981), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(343243,344981)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (343558,344981), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(343559,344981)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (343763,344981), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(343764,344981)
GPGPU-Sim uArch: cycles simulated: 688981  inst.: 13249387 (ipc=15.2) sim_rate=37322 (inst/sec) elapsed = 0:0:05:55 / Sun Feb 28 21:39:45 2016
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(238,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (345469,344981), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(345470,344981)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (345576,344981), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(345577,344981)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (345833,344981), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(345834,344981)
GPGPU-Sim uArch: cycles simulated: 690981  inst.: 13283637 (ipc=15.2) sim_rate=37313 (inst/sec) elapsed = 0:0:05:56 / Sun Feb 28 21:39:46 2016
GPGPU-Sim uArch: cycles simulated: 692481  inst.: 13307949 (ipc=15.2) sim_rate=37277 (inst/sec) elapsed = 0:0:05:57 / Sun Feb 28 21:39:47 2016
GPGPU-Sim uArch: cycles simulated: 693981  inst.: 13328784 (ipc=15.2) sim_rate=37231 (inst/sec) elapsed = 0:0:05:58 / Sun Feb 28 21:39:48 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (349102,344981), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(349103,344981)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (349221,344981), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (349755,344981), 5 CTAs running
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(194,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 695981  inst.: 13356978 (ipc=15.2) sim_rate=37206 (inst/sec) elapsed = 0:0:05:59 / Sun Feb 28 21:39:49 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (351105,344981), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (351645,344981), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (352780,344981), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 697981  inst.: 13382511 (ipc=15.2) sim_rate=37173 (inst/sec) elapsed = 0:0:06:00 / Sun Feb 28 21:39:50 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (353722,344981), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (353728,344981), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (354029,344981), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (354358,344981), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (354686,344981), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (354728,344981), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (354896,344981), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 699981  inst.: 13411029 (ipc=15.2) sim_rate=37149 (inst/sec) elapsed = 0:0:06:01 / Sun Feb 28 21:39:51 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (355785,344981), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (356858,344981), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 701981  inst.: 13437574 (ipc=15.2) sim_rate=37120 (inst/sec) elapsed = 0:0:06:02 / Sun Feb 28 21:39:52 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (357101,344981), 5 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(212,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (358455,344981), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 703981  inst.: 13463080 (ipc=15.1) sim_rate=37088 (inst/sec) elapsed = 0:0:06:03 / Sun Feb 28 21:39:53 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (359014,344981), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (359535,344981), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (359578,344981), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (359592,344981), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (359932,344981), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 705981  inst.: 13486557 (ipc=15.1) sim_rate=37050 (inst/sec) elapsed = 0:0:06:04 / Sun Feb 28 21:39:54 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (361063,344981), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (361350,344981), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (361554,344981), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (362047,344981), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (362847,344981), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (363185,344981), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (363341,344981), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 708481  inst.: 13510144 (ipc=15.1) sim_rate=37014 (inst/sec) elapsed = 0:0:06:05 / Sun Feb 28 21:39:55 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (363641,344981), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (363804,344981), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (364658,344981), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (364704,344981), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (365018,344981), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (365334,344981), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 710981  inst.: 13534030 (ipc=15.0) sim_rate=36978 (inst/sec) elapsed = 0:0:06:06 / Sun Feb 28 21:39:56 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (366254,344981), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (366293,344981), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (366331,344981), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (366399,344981), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (366465,344981), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(239,0,0) tid=(32,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (366671,344981), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (366787,344981), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (366869,344981), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (367422,344981), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367519,344981), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (367859,344981), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (368018,344981), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (368141,344981), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (368204,344981), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (368266,344981), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 713481  inst.: 13558489 (ipc=15.0) sim_rate=36944 (inst/sec) elapsed = 0:0:06:07 / Sun Feb 28 21:39:57 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (368578,344981), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (368864,344981), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (368895,344981), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (368897,344981), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (368979,344981), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (369279,344981), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (369380,344981), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (369380,344981), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (369466,344981), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (369472,344981), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (369631,344981), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (369654,344981), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (369692,344981), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (369738,344981), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (369828,344981), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (369873,344981), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (370030,344981), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (370126,344981), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (370217,344981), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (370260,344981), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (370265,344981), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (370303,344981), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (370467,344981), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (370543,344981), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (370672,344981), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (370746,344981), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (370859,344981), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (371058,344981), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (371119,344981), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (371217,344981), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (371248,344981), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (371264,344981), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (371429,344981), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (371688,344981), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (371707,344981), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (371763,344981), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (371900,344981), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (372246,344981), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (372321,344981), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (372458,344981), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (372517,344981), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 8.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 372518
gpu_sim_insn = 5551880
gpu_ipc =      14.9037
gpu_tot_sim_cycle = 717499
gpu_tot_sim_insn = 13578734
gpu_tot_ipc =      18.9251
gpu_tot_issued_cta = 1536
gpu_stall_dramfull = 1810559
gpu_stall_icnt2sh    = 4480559
gpu_total_sim_rate=36999

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 790404
	L1I_total_cache_misses = 997
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6699
L1D_cache:
	L1D_cache_core[0]: Access = 74730, Miss = 62794, Miss_rate = 0.840, Pending_hits = 4313, Reservation_fails = 557931
	L1D_cache_core[1]: Access = 76057, Miss = 64232, Miss_rate = 0.845, Pending_hits = 4419, Reservation_fails = 569265
	L1D_cache_core[2]: Access = 79862, Miss = 66778, Miss_rate = 0.836, Pending_hits = 4602, Reservation_fails = 578209
	L1D_cache_core[3]: Access = 79439, Miss = 67058, Miss_rate = 0.844, Pending_hits = 4472, Reservation_fails = 580530
	L1D_cache_core[4]: Access = 79550, Miss = 67044, Miss_rate = 0.843, Pending_hits = 4586, Reservation_fails = 581812
	L1D_cache_core[5]: Access = 78101, Miss = 65554, Miss_rate = 0.839, Pending_hits = 4525, Reservation_fails = 581311
	L1D_cache_core[6]: Access = 79186, Miss = 66603, Miss_rate = 0.841, Pending_hits = 4560, Reservation_fails = 580517
	L1D_cache_core[7]: Access = 76067, Miss = 64238, Miss_rate = 0.844, Pending_hits = 4442, Reservation_fails = 571726
	L1D_cache_core[8]: Access = 82001, Miss = 69101, Miss_rate = 0.843, Pending_hits = 4582, Reservation_fails = 591890
	L1D_cache_core[9]: Access = 77635, Miss = 65722, Miss_rate = 0.847, Pending_hits = 4430, Reservation_fails = 582379
	L1D_cache_core[10]: Access = 74264, Miss = 62787, Miss_rate = 0.845, Pending_hits = 4389, Reservation_fails = 562839
	L1D_cache_core[11]: Access = 75330, Miss = 63626, Miss_rate = 0.845, Pending_hits = 4339, Reservation_fails = 573388
	L1D_cache_core[12]: Access = 73986, Miss = 62242, Miss_rate = 0.841, Pending_hits = 4315, Reservation_fails = 559943
	L1D_cache_core[13]: Access = 78883, Miss = 66360, Miss_rate = 0.841, Pending_hits = 4556, Reservation_fails = 585083
	L1D_cache_core[14]: Access = 77253, Miss = 65119, Miss_rate = 0.843, Pending_hits = 4393, Reservation_fails = 578470
	L1D_total_cache_accesses = 1162344
	L1D_total_cache_misses = 979258
	L1D_total_cache_miss_rate = 0.8425
	L1D_total_cache_pending_hits = 66923
	L1D_total_cache_reservation_fails = 8635293
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 117699
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 113727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 66772
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 573420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6207821
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117219
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2436
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 405838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2427472
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 789407
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 997
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6699
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2273, 2328, 2227, 1945, 2402, 2080, 1760, 1754, 2386, 2668, 2497, 2381, 2020, 1955, 2272, 2000, 1841, 2160, 2260, 2185, 2004, 1862, 1976, 1648, 1334, 1727, 1682, 1870, 2004, 1993, 1889, 1677, 1964, 1997, 2286, 1827, 2313, 2220, 1936, 1742, 1564, 1622, 1843, 1536, 1489, 1602, 1536, 1410, 
gpgpu_n_tot_thrd_icount = 46869216
gpgpu_n_tot_w_icount = 1464663
gpgpu_n_stall_shd_mem = 9438145
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 573420
gpgpu_n_mem_write_global = 408425
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1821008
gpgpu_n_store_insn = 664732
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1333225
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9434973
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15727711	W0_Idle:794500	W0_Scoreboard:2769532	W1:352232	W2:166424	W3:108805	W4:76551	W5:58875	W6:54595	W7:47822	W8:44040	W9:42254	W10:36985	W11:33924	W12:30126	W13:26727	W14:23375	W15:20965	W16:16388	W17:14049	W18:13099	W19:12283	W20:12876	W21:12599	W22:13999	W23:13718	W24:13146	W25:11471	W26:10022	W27:6583	W28:3588	W29:2059	W30:588	W31:123	W32:184372
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4587360 {8:573420,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16356424 {40:408172,72:76,136:177,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77985120 {136:573420,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3267400 {8:408425,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 431 
maxdqlatency = 0 
maxmflatency = 1232 
averagemflatency = 397 
max_icnt2mem_latency = 906 
max_icnt2sh_latency = 716713 
mrq_lat_table:17071 	112 	277 	488 	448 	228 	170 	141 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	118862 	684001 	178948 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	63988 	26721 	74743 	313429 	234025 	264792 	4222 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	32652 	268149 	254808 	17722 	104 	0 	0 	2 	11 	40 	978 	9424 	18145 	44139 	99241 	168484 	67961 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	76 	1356 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        19        16        16        16        16        16        16        16        16 
dram[1]:        16        16        22        16        16        16        17        16        16        16        16        16        16        16        15        16 
dram[2]:        17        17        18        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        24        16        16        16        16        16        18        16        24        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        20        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     84206     84258    124903    124229    127792    127831    155749    156077    117969    113708    102345    102888    102990    101171     92064     93033 
dram[1]:    104112     95845    124200    123782    127853    128028     98884    102005    105053    153680    118068    112644     83757     91400     85988     96812 
dram[2]:     89400     87154    117906    117990    127834    125282    152628    153656    123134    138855    102689    102876     94213    101206    133633    143994 
dram[3]:    145359    150751    118004    117983    129191    126015    101835    105403    102399    117713    108009    135444     73793     83357     67772    130272 
dram[4]:    118869    112044    117592    116573    144344    144486    151982    152137    153898    112549    101579    102037    115368     95672    131023     92941 
dram[5]:    150647    155586    118120    118375    144997    145022    100939    101345    104297    105763    104778    105500     95944     86300    140743    133257 
average row accesses per activate:
dram[0]:  4.550000  4.227273  4.581395  4.627907  6.933333  6.800000  4.122807  4.450980  7.322581  6.184210  4.476191  3.775510  4.970588  4.567567 10.312500  8.789474 
dram[1]:  5.441176  7.600000  6.125000  5.184210  4.630435  3.925926  5.348837  4.538462  4.760000  5.108696  5.361111  4.894737  3.772727  4.486486  4.914286  5.375000 
dram[2]:  5.000000  5.078948  4.234043  4.386364  7.923077  5.916667  7.187500  8.285714  5.318182  4.755102  3.745098  4.130435  4.800000  3.931818  5.548387  5.281250 
dram[3]:  4.725000  4.725000  7.035714  6.258065  5.472222  4.590909  6.361111  5.302326  4.979167  5.244444  3.641510  4.609756  4.571429  5.400000  5.700000  4.852941 
dram[4]:  8.863636  7.259259  5.243243  3.916667  5.527778  6.965517  5.800000  6.000000  7.375000  6.742857  3.581818  4.418605  4.685714  4.236842  9.722222  8.100000 
dram[5]:  4.511628  3.576923  3.190476  2.828571  5.048780  5.275000  5.523809  7.375000  4.666667  4.254546  4.488372  5.750000  4.694445  3.720930  5.093750  4.421052 
average row locality = 18979/3746 = 5.066471
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       167       170       179       183       192       188       219       210       211       218       182       180       169       169       165       167 
dram[1]:       169       174       178       178       196       196       213       219       220       219       187       181       166       166       172       172 
dram[2]:       173       175       180       177       190       197       213       216       218       217       185       185       168       172       172       169 
dram[3]:       171       172       179       177       180       186       213       211       223       219       187       184       160       162       171       165 
dram[4]:       178       179       178       172       182       186       215       206       219       218       191       185       164       161       175       162 
dram[5]:       178       169       184       182       190       195       216       219       222       218       187       179       169       160       163       168 
total reads: 17912
bank skew: 223/160 = 1.39
chip skew: 3007/2960 = 1.02
number of total write accesses:
dram[0]:        15        16        18        16        16        16        16        17        16        17         6         5         0         0         0         0 
dram[1]:        16        16        18        19        17        16        17        17        18        16         6         5         0         0         0         0 
dram[2]:        17        18        19        16        16        16        17        16        16        16         6         5         0         1         0         0 
dram[3]:        18        17        18        17        17        16        16        17        16        17         6         5         0         0         0         0 
dram[4]:        17        17        16        16        17        16        17        16        17        18         6         5         0         0         0         0 
dram[5]:        16        17        17        16        17        16        16        17        16        16         6         5         0         0         0         0 
total reads: 1067
min_bank_accesses = 0!
chip skew: 181/174 = 1.04
average mf latency per bank:
dram[0]:      10536     10541     11051     11123     10927     10982     10172     10178      9335      9183     21430     22348     36677     37075     51067     51586
dram[1]:      10710     10664     11153     11696     10934     11344     10740     10678      9495      9664     20522     23108     37805     39402     50644     52147
dram[2]:      10535     10326     10718     11369     11069     11044     10240     10336      9490      9923     21027     23432     37035     38385     48497     52726
dram[3]:      10454     10174     11048     11223     11208     11107     10360     10125      9114      9042     20808     21623     38684     38918     49527     51510
dram[4]:      13107      9909     14829     11536     15077     11334     13638     10372     12318      8986    129738     22271     50893     40089     65548     52746
dram[5]:       9917     10685     10628     11290     10561     10916      9632      9910      8754      9685     21483     23203     36124     40477     50483     51136
maximum mf latency per bank:
dram[0]:        895       808       980       905       889       857       844       871       883       916       833       926      1088       987      1061       997
dram[1]:        942       914       965       892       851       911       963       910       885       932       888       961       916       937      1025      1057
dram[2]:        884       857       953       945       964       996       885       911       929       944       988      1026       933      1129       922      1072
dram[3]:        955       872       836       861       954       899       999       804       944       905       883       975       926       874       951       880
dram[4]:        997       853      1232       824      1079       874      1051       880      1038       939      1108      1115      1112      1122      1084       927
dram[5]:        851       900       976       853       967       890       800       999       857      1018       993       896       979      1021       922       952

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=947093 n_nop=933851 n_act=604 n_pre=588 n_req=3143 n_rd=11876 n_write=174 bw_util=0.02545
n_activity=68902 dram_eff=0.3498
bk0: 668a 944135i bk1: 680a 943723i bk2: 716a 943507i bk3: 732a 943506i bk4: 768a 943584i bk5: 752a 943669i bk6: 876a 942820i bk7: 840a 942543i bk8: 844a 943734i bk9: 872a 943383i bk10: 728a 943533i bk11: 720a 943118i bk12: 676a 943321i bk13: 676a 943015i bk14: 660a 943955i bk15: 668a 943727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0304732
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=947093 n_nop=933620 n_act=642 n_pre=626 n_req=3187 n_rd=12024 n_write=181 bw_util=0.02577
n_activity=72741 dram_eff=0.3356
bk0: 676a 944275i bk1: 696a 944324i bk2: 712a 943953i bk3: 712a 943910i bk4: 784a 943517i bk5: 784a 943206i bk6: 852a 943196i bk7: 876a 942513i bk8: 880a 943126i bk9: 876a 943171i bk10: 748a 944034i bk11: 724a 943893i bk12: 664a 943940i bk13: 664a 943749i bk14: 688a 943780i bk15: 688a 943757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0091142
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=947093 n_nop=933660 n_act=621 n_pre=605 n_req=3186 n_rd=12028 n_write=179 bw_util=0.02578
n_activity=69193 dram_eff=0.3528
bk0: 692a 943925i bk1: 700a 943895i bk2: 720a 943509i bk3: 708a 943506i bk4: 760a 944117i bk5: 788a 943520i bk6: 852a 943263i bk7: 864a 942900i bk8: 872a 943272i bk9: 868a 942965i bk10: 740a 943483i bk11: 740a 943254i bk12: 672a 943883i bk13: 688a 943075i bk14: 688a 943684i bk15: 676a 943819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.022662
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=947093 n_nop=933861 n_act=614 n_pre=598 n_req=3140 n_rd=11840 n_write=180 bw_util=0.02538
n_activity=71021 dram_eff=0.3385
bk0: 684a 943956i bk1: 688a 943842i bk2: 716a 944147i bk3: 708a 944072i bk4: 720a 944032i bk5: 744a 943534i bk6: 852a 943489i bk7: 844a 943021i bk8: 892a 943237i bk9: 876a 943388i bk10: 748a 943588i bk11: 736a 943675i bk12: 640a 944258i bk13: 648a 943888i bk14: 684a 944099i bk15: 660a 944244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00809424
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=947093 n_nop=933943 n_act=552 n_pre=536 n_req=3149 n_rd=11884 n_write=178 bw_util=0.02547
n_activity=68081 dram_eff=0.3543
bk0: 712a 944343i bk1: 716a 943912i bk2: 712a 943829i bk3: 688a 943680i bk4: 728a 943673i bk5: 744a 943802i bk6: 860a 943190i bk7: 824a 943008i bk8: 876a 943551i bk9: 872a 943353i bk10: 764a 942965i bk11: 740a 942979i bk12: 656a 943257i bk13: 644a 943236i bk14: 700a 943844i bk15: 648a 943678i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0326504
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=947093 n_nop=933512 n_act=713 n_pre=697 n_req=3174 n_rd=11996 n_write=175 bw_util=0.0257
n_activity=74140 dram_eff=0.3283
bk0: 712a 943866i bk1: 676a 943654i bk2: 736a 943260i bk3: 728a 943004i bk4: 760a 943654i bk5: 780a 943383i bk6: 864a 943188i bk7: 876a 943224i bk8: 888a 943289i bk9: 872a 943174i bk10: 748a 943782i bk11: 716a 944083i bk12: 676a 944093i bk13: 640a 943696i bk14: 652a 943906i bk15: 672a 943704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00911526

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77938, Miss = 1484, Miss_rate = 0.019, Pending_hits = 932, Reservation_fails = 340
L2_cache_bank[1]: Access = 78500, Miss = 1485, Miss_rate = 0.019, Pending_hits = 922, Reservation_fails = 0
L2_cache_bank[2]: Access = 78014, Miss = 1501, Miss_rate = 0.019, Pending_hits = 984, Reservation_fails = 107
L2_cache_bank[3]: Access = 79368, Miss = 1505, Miss_rate = 0.019, Pending_hits = 996, Reservation_fails = 0
L2_cache_bank[4]: Access = 77643, Miss = 1499, Miss_rate = 0.019, Pending_hits = 959, Reservation_fails = 0
L2_cache_bank[5]: Access = 79076, Miss = 1508, Miss_rate = 0.019, Pending_hits = 941, Reservation_fails = 0
L2_cache_bank[6]: Access = 78166, Miss = 1484, Miss_rate = 0.019, Pending_hits = 943, Reservation_fails = 0
L2_cache_bank[7]: Access = 78598, Miss = 1476, Miss_rate = 0.019, Pending_hits = 925, Reservation_fails = 0
L2_cache_bank[8]: Access = 117758, Miss = 1502, Miss_rate = 0.013, Pending_hits = 946, Reservation_fails = 0
L2_cache_bank[9]: Access = 78973, Miss = 1469, Miss_rate = 0.019, Pending_hits = 962, Reservation_fails = 0
L2_cache_bank[10]: Access = 78719, Miss = 1509, Miss_rate = 0.019, Pending_hits = 986, Reservation_fails = 0
L2_cache_bank[11]: Access = 79167, Miss = 1490, Miss_rate = 0.019, Pending_hits = 943, Reservation_fails = 0
L2_total_cache_accesses = 981920
L2_total_cache_misses = 17912
L2_total_cache_miss_rate = 0.0182
L2_total_cache_pending_hits = 11439
L2_total_cache_reservation_fails = 447
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 545148
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16884
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 407358
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 42
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1025
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 227
L2_cache_data_port_util = 0.301
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=3275870
icnt_total_pkts_simt_to_mem=1390952
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.0075
	minimum = 6
	maximum = 750
Network latency average = 40.7012
	minimum = 6
	maximum = 592
Slowest packet = 937040
Flit latency average = 27.8363
	minimum = 6
	maximum = 591
Slowest flit = 2326180
Fragmentation average = 0.103737
	minimum = 0
	maximum = 461
Injected packet rate average = 0.104483
	minimum = 0.0921029 (at node 0)
	maximum = 0.155821 (at node 23)
Accepted packet rate average = 0.104483
	minimum = 0.0921029 (at node 0)
	maximum = 0.155821 (at node 23)
Injected flit rate average = 0.260016
	minimum = 0.124295 (at node 0)
	maximum = 0.459709 (at node 23)
Accepted flit rate average= 0.260016
	minimum = 0.149118 (at node 21)
	maximum = 0.350627 (at node 8)
Injected packet length average = 2.4886
Accepted packet length average = 2.4886
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.1637 (6 samples)
	minimum = 6 (6 samples)
	maximum = 341.5 (6 samples)
Network latency average = 23.6701 (6 samples)
	minimum = 6 (6 samples)
	maximum = 283.167 (6 samples)
Flit latency average = 18.2323 (6 samples)
	minimum = 6 (6 samples)
	maximum = 281 (6 samples)
Fragmentation average = 0.0412052 (6 samples)
	minimum = 0 (6 samples)
	maximum = 167.5 (6 samples)
Injected packet rate average = 0.0533128 (6 samples)
	minimum = 0.0416569 (6 samples)
	maximum = 0.109233 (6 samples)
Accepted packet rate average = 0.0533128 (6 samples)
	minimum = 0.0416569 (6 samples)
	maximum = 0.109233 (6 samples)
Injected flit rate average = 0.123763 (6 samples)
	minimum = 0.0599458 (6 samples)
	maximum = 0.243182 (6 samples)
Accepted flit rate average = 0.123763 (6 samples)
	minimum = 0.0754573 (6 samples)
	maximum = 0.215508 (6 samples)
Injected packet size average = 2.32146 (6 samples)
Accepted packet size average = 2.32146 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 7 sec (367 sec)
gpgpu_simulation_rate = 36999 (inst/sec)
gpgpu_simulation_rate = 1955 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,717499)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,717499)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,717499)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,717499)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,717499)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,717499)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,717499)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,717499)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,717499)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,717499)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,717499)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,717499)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,717499)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,717499)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,717499)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,717499)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,717499)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,717499)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,717499)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,717499)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,717499)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,717499)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,717499)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,717499)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,717499)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,717499)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,717499)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,717499)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,717499)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,717499)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,717499)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,717499)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,717499)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,717499)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,717499)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,717499)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,717499)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,717499)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,717499)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,717499)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,717499)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,717499)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,717499)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,717499)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,717499)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,717499)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,717499)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,717499)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,717499)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,717499)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,717499)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,717499)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,717499)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,717499)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,717499)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,717499)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,717499)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,717499)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,717499)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,717499)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,717499)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,717499)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,717499)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,717499)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,717499)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,717499)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,717499)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,717499)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,717499)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,717499)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,717499)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,717499)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,717499)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,717499)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,717499)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,717499)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,717499)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,717499)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,717499)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,717499)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,717499)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,717499)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,717499)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,717499)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,717499)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,717499)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,717499)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,717499)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,717499)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,717499)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(39,0,0) tid=(34,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(58,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(85,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 717999  inst.: 13884313 (ipc=611.2) sim_rate=37729 (inst/sec) elapsed = 0:0:06:08 / Sun Feb 28 21:39:58 2016
GPGPU-Sim uArch: cycles simulated: 718499  inst.: 13901054 (ipc=322.3) sim_rate=37672 (inst/sec) elapsed = 0:0:06:09 / Sun Feb 28 21:39:59 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(16,0,0) tid=(38,0,0)
GPGPU-Sim uArch: cycles simulated: 720499  inst.: 13926641 (ipc=116.0) sim_rate=37639 (inst/sec) elapsed = 0:0:06:10 / Sun Feb 28 21:40:00 2016
GPGPU-Sim uArch: cycles simulated: 721999  inst.: 13941228 (ipc=80.6) sim_rate=37577 (inst/sec) elapsed = 0:0:06:11 / Sun Feb 28 21:40:01 2016
GPGPU-Sim uArch: cycles simulated: 723999  inst.: 13962554 (ipc=59.0) sim_rate=37533 (inst/sec) elapsed = 0:0:06:12 / Sun Feb 28 21:40:02 2016
GPGPU-Sim uArch: cycles simulated: 725499  inst.: 13978906 (ipc=50.0) sim_rate=37476 (inst/sec) elapsed = 0:0:06:13 / Sun Feb 28 21:40:03 2016
GPGPU-Sim uArch: cycles simulated: 726999  inst.: 13996110 (ipc=43.9) sim_rate=37422 (inst/sec) elapsed = 0:0:06:14 / Sun Feb 28 21:40:04 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(84,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 728999  inst.: 14020560 (ipc=38.4) sim_rate=37388 (inst/sec) elapsed = 0:0:06:15 / Sun Feb 28 21:40:05 2016
GPGPU-Sim uArch: cycles simulated: 730499  inst.: 14037419 (ipc=35.3) sim_rate=37333 (inst/sec) elapsed = 0:0:06:16 / Sun Feb 28 21:40:06 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (14128,717499), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(14129,717499)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (14294,717499), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(14295,717499)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14338,717499), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(14339,717499)
GPGPU-Sim uArch: cycles simulated: 732499  inst.: 14068586 (ipc=32.7) sim_rate=37317 (inst/sec) elapsed = 0:0:06:17 / Sun Feb 28 21:40:07 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15200,717499), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(15201,717499)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15211,717499), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(15212,717499)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16057,717499), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(16058,717499)
GPGPU-Sim uArch: cycles simulated: 733999  inst.: 14095493 (ipc=31.3) sim_rate=37289 (inst/sec) elapsed = 0:0:06:18 / Sun Feb 28 21:40:08 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17092,717499), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17093,717499)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(96,0,0) tid=(68,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17110,717499), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17111,717499)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (17140,717499), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(17141,717499)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17625,717499), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(17626,717499)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (17718,717499), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(17719,717499)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17920,717499), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17921,717499)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18132,717499), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(18133,717499)
GPGPU-Sim uArch: cycles simulated: 735999  inst.: 14131956 (ipc=29.9) sim_rate=37287 (inst/sec) elapsed = 0:0:06:19 / Sun Feb 28 21:40:09 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18721,717499), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(18722,717499)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (18910,717499), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(18911,717499)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19080,717499), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(19081,717499)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19949,717499), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(19950,717499)
GPGPU-Sim uArch: cycles simulated: 737499  inst.: 14161422 (ipc=29.1) sim_rate=37266 (inst/sec) elapsed = 0:0:06:20 / Sun Feb 28 21:40:10 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20299,717499), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(20300,717499)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (20608,717499), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(20609,717499)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21453,717499), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(21454,717499)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21632,717499), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(21633,717499)
GPGPU-Sim uArch: cycles simulated: 739499  inst.: 14194772 (ipc=28.0) sim_rate=37256 (inst/sec) elapsed = 0:0:06:21 / Sun Feb 28 21:40:11 2016
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(82,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22326,717499), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(22327,717499)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (22503,717499), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(22504,717499)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (23009,717499), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(23010,717499)
GPGPU-Sim uArch: cycles simulated: 740999  inst.: 14224356 (ipc=27.5) sim_rate=37236 (inst/sec) elapsed = 0:0:06:22 / Sun Feb 28 21:40:12 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (23511,717499), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(23512,717499)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (24045,717499), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(24046,717499)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (24213,717499), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(24214,717499)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (24577,717499), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(24578,717499)
GPGPU-Sim uArch: cycles simulated: 742999  inst.: 14268124 (ipc=27.0) sim_rate=37253 (inst/sec) elapsed = 0:0:06:23 / Sun Feb 28 21:40:13 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (25962,717499), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(25963,717499)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (25987,717499), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(25988,717499)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (26340,717499), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(26341,717499)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (26411,717499), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(26412,717499)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(110,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (26919,717499), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(26920,717499)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (26925,717499), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(26926,717499)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (27304,717499), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(27305,717499)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (27336,717499), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(27337,717499)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (27435,717499), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(27436,717499)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (27459,717499), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(27460,717499)
GPGPU-Sim uArch: cycles simulated: 744999  inst.: 14328266 (ipc=27.3) sim_rate=37313 (inst/sec) elapsed = 0:0:06:24 / Sun Feb 28 21:40:14 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (27541,717499), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(27542,717499)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (27578,717499), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(27579,717499)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (27582,717499), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(27583,717499)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (28443,717499), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(28444,717499)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (28890,717499), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(28891,717499)
GPGPU-Sim uArch: cycles simulated: 746499  inst.: 14374984 (ipc=27.5) sim_rate=37337 (inst/sec) elapsed = 0:0:06:25 / Sun Feb 28 21:40:15 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (29014,717499), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(29015,717499)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (29195,717499), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(29196,717499)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(82,0,0) tid=(174,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (29502,717499), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(29503,717499)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (29652,717499), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(29653,717499)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (29743,717499), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(29744,717499)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (30031,717499), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(30032,717499)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (30469,717499), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(30470,717499)
GPGPU-Sim uArch: cycles simulated: 747999  inst.: 14418959 (ipc=27.5) sim_rate=37354 (inst/sec) elapsed = 0:0:06:26 / Sun Feb 28 21:40:16 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (30638,717499), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(30639,717499)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (31121,717499), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(31122,717499)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (31397,717499), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(31398,717499)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (31458,717499), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(31459,717499)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (31509,717499), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(31510,717499)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (31530,717499), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(31531,717499)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (31809,717499), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(31810,717499)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (31953,717499), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(31954,717499)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (32037,717499), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(32038,717499)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (32200,717499), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(32201,717499)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(149,0,0) tid=(247,0,0)
GPGPU-Sim uArch: cycles simulated: 749999  inst.: 14486669 (ipc=27.9) sim_rate=37433 (inst/sec) elapsed = 0:0:06:27 / Sun Feb 28 21:40:17 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (32634,717499), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(32635,717499)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (32843,717499), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(32844,717499)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (32895,717499), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(32896,717499)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (32933,717499), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(32934,717499)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (33026,717499), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(33027,717499)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (33343,717499), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(33344,717499)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (33349,717499), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(33350,717499)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (33562,717499), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(33563,717499)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (33653,717499), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(33654,717499)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (33857,717499), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(33858,717499)
GPGPU-Sim uArch: cycles simulated: 751499  inst.: 14540295 (ipc=28.3) sim_rate=37474 (inst/sec) elapsed = 0:0:06:28 / Sun Feb 28 21:40:18 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (34002,717499), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(34003,717499)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (34007,717499), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(34008,717499)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (34025,717499), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(34026,717499)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (34097,717499), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(34098,717499)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (34109,717499), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(34110,717499)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (34121,717499), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(34122,717499)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (34153,717499), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(34154,717499)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (34172,717499), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(34173,717499)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (34238,717499), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(34239,717499)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (34513,717499), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(34514,717499)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(87,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (34538,717499), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(34539,717499)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (34602,717499), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(34603,717499)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (34704,717499), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(34705,717499)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (34882,717499), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(34883,717499)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (34955,717499), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(34956,717499)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (35214,717499), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(35215,717499)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (35233,717499), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(35234,717499)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (35239,717499), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(35240,717499)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (35344,717499), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(35345,717499)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (35772,717499), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(35773,717499)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (35806,717499), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(35807,717499)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (35863,717499), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(35864,717499)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (35909,717499), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(35910,717499)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (35922,717499), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(35923,717499)
GPGPU-Sim uArch: cycles simulated: 753499  inst.: 14646771 (ipc=29.7) sim_rate=37652 (inst/sec) elapsed = 0:0:06:29 / Sun Feb 28 21:40:19 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (36004,717499), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(36005,717499)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (36055,717499), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(36056,717499)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (36209,717499), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(36210,717499)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (36245,717499), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(36246,717499)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(185,0,0) tid=(132,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (36673,717499), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(36674,717499)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (36683,717499), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(36684,717499)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (36760,717499), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(36761,717499)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (36854,717499), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(36855,717499)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (36866,717499), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(36867,717499)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (36940,717499), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(36941,717499)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (36988,717499), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(36989,717499)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (37001,717499), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(37002,717499)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (37169,717499), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(37170,717499)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (37184,717499), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(37185,717499)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (37287,717499), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(37288,717499)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (37449,717499), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(37450,717499)
GPGPU-Sim uArch: cycles simulated: 754999  inst.: 14725062 (ipc=30.6) sim_rate=37756 (inst/sec) elapsed = 0:0:06:30 / Sun Feb 28 21:40:20 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (37532,717499), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(37533,717499)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (37543,717499), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(37544,717499)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (37668,717499), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(37669,717499)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (37731,717499), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(37732,717499)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (37875,717499), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(37876,717499)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (37886,717499), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(37887,717499)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (37936,717499), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(37937,717499)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (37940,717499), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(37941,717499)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (38033,717499), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(38034,717499)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (38072,717499), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(38073,717499)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (38123,717499), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(38124,717499)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(209,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (38232,717499), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(38233,717499)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (38244,717499), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(38245,717499)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (38290,717499), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(38291,717499)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (38300,717499), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(38301,717499)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (38322,717499), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(38323,717499)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (38324,717499), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(38325,717499)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (38328,717499), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(38329,717499)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (38360,717499), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(38361,717499)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (38378,717499), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(38379,717499)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (38450,717499), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(38451,717499)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (38461,717499), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(38462,717499)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (38485,717499), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(38486,717499)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (38574,717499), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(38575,717499)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (38639,717499), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(38640,717499)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (38719,717499), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(38720,717499)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (38725,717499), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(38726,717499)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (38923,717499), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(38924,717499)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (38929,717499), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(38930,717499)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (38935,717499), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(38936,717499)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (38951,717499), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(38952,717499)
GPGPU-Sim uArch: cycles simulated: 756499  inst.: 14848841 (ipc=32.6) sim_rate=37976 (inst/sec) elapsed = 0:0:06:31 / Sun Feb 28 21:40:21 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (39041,717499), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(39042,717499)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (39056,717499), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(39057,717499)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(171,0,0) tid=(178,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (39203,717499), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(39204,717499)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (39386,717499), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(39387,717499)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (39435,717499), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(39436,717499)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (39446,717499), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(39447,717499)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (39450,717499), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(39451,717499)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (39465,717499), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(39466,717499)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (39478,717499), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(39479,717499)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (39511,717499), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(39512,717499)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (39630,717499), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(39631,717499)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (39652,717499), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(39653,717499)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (39705,717499), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(39706,717499)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (39707,717499), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (39707,717499), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(39708,717499)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(39708,717499)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (39739,717499), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(39740,717499)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (39740,717499), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(39741,717499)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (39797,717499), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(39798,717499)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (39857,717499), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(39858,717499)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (39869,717499), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(39870,717499)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (39876,717499), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(39877,717499)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (39883,717499), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(39884,717499)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (39948,717499), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(39949,717499)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (39976,717499), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(39977,717499)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (39990,717499), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(39991,717499)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (39999,717499), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (40031,717499), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (40056,717499), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (40061,717499), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (40062,717499), 5 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(247,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (40111,717499), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (40121,717499), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (40126,717499), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (40245,717499), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (40260,717499), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (40268,717499), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (40290,717499), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (40292,717499), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (40309,717499), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (40326,717499), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (40387,717499), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (40387,717499), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (40391,717499), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (40471,717499), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (40493,717499), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (40520,717499), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (40547,717499), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (40586,717499), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (40590,717499), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (40598,717499), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (40655,717499), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (40667,717499), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (40671,717499), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (40683,717499), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (40697,717499), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (40723,717499), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (40777,717499), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (40785,717499), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (40810,717499), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (40904,717499), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (40944,717499), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (40946,717499), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (40969,717499), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (40983,717499), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (40984,717499), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (40988,717499), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 758499  inst.: 14973658 (ipc=34.0) sim_rate=38198 (inst/sec) elapsed = 0:0:06:32 / Sun Feb 28 21:40:22 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (41022,717499), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (41028,717499), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (41028,717499), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (41097,717499), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (41107,717499), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (41113,717499), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (41129,717499), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (41129,717499), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (41173,717499), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (41175,717499), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (41192,717499), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (41223,717499), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (41233,717499), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (41265,717499), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (41275,717499), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (41282,717499), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (41293,717499), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (41302,717499), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (41337,717499), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (41356,717499), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (41358,717499), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (41434,717499), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (41450,717499), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (41474,717499), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (41480,717499), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (41500,717499), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (41511,717499), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (41521,717499), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (41592,717499), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (41594,717499), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (41627,717499), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (41647,717499), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (41753,717499), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (41762,717499), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (41851,717499), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (41879,717499), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (41893,717499), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (41912,717499), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (41936,717499), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (41953,717499), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (41960,717499), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (41983,717499), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (42039,717499), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (42226,717499), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (42527,717499), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (42598,717499), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (42617,717499), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (42644,717499), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (43017,717499), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 43018
gpu_sim_insn = 1401430
gpu_ipc =      32.5778
gpu_tot_sim_cycle = 760517
gpu_tot_sim_insn = 14980164
gpu_tot_ipc =      19.6973
gpu_tot_issued_cta = 1792
gpu_stall_dramfull = 1943007
gpu_stall_icnt2sh    = 4809744
gpu_total_sim_rate=38214

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 900789
	L1I_total_cache_misses = 997
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6699
L1D_cache:
	L1D_cache_core[0]: Access = 79486, Miss = 66132, Miss_rate = 0.832, Pending_hits = 4528, Reservation_fails = 587019
	L1D_cache_core[1]: Access = 80864, Miss = 67657, Miss_rate = 0.837, Pending_hits = 4624, Reservation_fails = 598796
	L1D_cache_core[2]: Access = 84645, Miss = 70166, Miss_rate = 0.829, Pending_hits = 4820, Reservation_fails = 607930
	L1D_cache_core[3]: Access = 84206, Miss = 70353, Miss_rate = 0.835, Pending_hits = 4676, Reservation_fails = 606719
	L1D_cache_core[4]: Access = 84302, Miss = 70351, Miss_rate = 0.835, Pending_hits = 4812, Reservation_fails = 609529
	L1D_cache_core[5]: Access = 82834, Miss = 68837, Miss_rate = 0.831, Pending_hits = 4737, Reservation_fails = 609443
	L1D_cache_core[6]: Access = 83838, Miss = 69918, Miss_rate = 0.834, Pending_hits = 4769, Reservation_fails = 608899
	L1D_cache_core[7]: Access = 80875, Miss = 67708, Miss_rate = 0.837, Pending_hits = 4653, Reservation_fails = 603132
	L1D_cache_core[8]: Access = 86650, Miss = 72411, Miss_rate = 0.836, Pending_hits = 4793, Reservation_fails = 619724
	L1D_cache_core[9]: Access = 82638, Miss = 69329, Miss_rate = 0.839, Pending_hits = 4625, Reservation_fails = 613922
	L1D_cache_core[10]: Access = 78981, Miss = 66315, Miss_rate = 0.840, Pending_hits = 4569, Reservation_fails = 595938
	L1D_cache_core[11]: Access = 80075, Miss = 67011, Miss_rate = 0.837, Pending_hits = 4540, Reservation_fails = 602596
	L1D_cache_core[12]: Access = 78897, Miss = 65725, Miss_rate = 0.833, Pending_hits = 4550, Reservation_fails = 588159
	L1D_cache_core[13]: Access = 83662, Miss = 69769, Miss_rate = 0.834, Pending_hits = 4776, Reservation_fails = 614688
	L1D_cache_core[14]: Access = 81937, Miss = 68495, Miss_rate = 0.836, Pending_hits = 4599, Reservation_fails = 609221
	L1D_total_cache_accesses = 1233890
	L1D_total_cache_misses = 1030177
	L1D_total_cache_miss_rate = 0.8349
	L1D_total_cache_pending_hits = 70071
	L1D_total_cache_reservation_fails = 9075715
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 127382
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 130588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69889
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 620373
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6643514
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126902
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3054
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 182
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2432201
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 899792
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 997
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6699
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2566, 2656, 2426, 2199, 2673, 2350, 1970, 1947, 2539, 3060, 2701, 2803, 2269, 2299, 2564, 2243, 2123, 2473, 2509, 2465, 2396, 2282, 2327, 1862, 1470, 2060, 1953, 2220, 2225, 2359, 2099, 1881, 2146, 2186, 2470, 2104, 2579, 2431, 2213, 2019, 1775, 1817, 1980, 1802, 1733, 1745, 1836, 1698, 
gpgpu_n_tot_thrd_icount = 52867616
gpgpu_n_tot_w_icount = 1652113
gpgpu_n_stall_shd_mem = 9917303
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 620373
gpgpu_n_mem_write_global = 413040
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1968653
gpgpu_n_store_insn = 679349
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1484905
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9914131
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16473360	W0_Idle:802822	W0_Scoreboard:3090049	W1:417875	W2:193359	W3:125916	W4:88423	W5:67870	W6:62508	W7:52447	W8:47436	W9:44560	W10:38497	W11:35110	W12:30981	W13:27322	W14:23904	W15:21412	W16:16939	W17:14539	W18:13573	W19:12639	W20:13273	W21:12848	W22:14114	W23:13718	W24:13179	W25:11564	W26:10033	W27:6624	W28:3588	W29:2059	W30:588	W31:123	W32:215092
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4962984 {8:620373,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16541024 {40:412787,72:76,136:177,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84370728 {136:620373,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3304320 {8:413040,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 628 
maxdqlatency = 0 
maxmflatency = 1332 
averagemflatency = 396 
max_icnt2mem_latency = 906 
max_icnt2sh_latency = 758009 
mrq_lat_table:21232 	162 	438 	637 	683 	363 	266 	234 	73 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	131630 	713861 	187867 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	81761 	29887 	79120 	323236 	244589 	270540 	4355 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	34915 	295173 	271841 	18355 	104 	0 	0 	2 	11 	40 	978 	9424 	18145 	44139 	99241 	168484 	72576 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	1433 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        19        16        16        16        16        16        16        16        16 
dram[1]:        16        16        22        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        17        17        18        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        24        16        16        16        16        16        18        16        24        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        20        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     84206     84258    124903    124229    127792    127831    155749    156077    117969    113708    102345    102888    102990    101171     92064     93033 
dram[1]:    104112     95845    124200    123782    127853    128028     98884    102005    105053    153680    118068    112644     83757     91400     85988     96812 
dram[2]:     89400     87154    117906    117990    127834    125282    152628    153656    123134    138855    102689    102876     94213    101206    133633    143994 
dram[3]:    145359    150751    118004    117983    129191    126015    101835    105403    102399    117713    108009    135444     73793     83357     67772    130272 
dram[4]:    118869    112044    117592    116573    144344    144486    151982    152137    153898    112549    101579    102037    115368     95672    131023     92941 
dram[5]:    150647    155586    118120    118375    144997    145022    100939    101345    104297    105763    104778    105500     95944     86300    140743    133257 
average row accesses per activate:
dram[0]:  4.461538  4.178571  4.254546  4.245614  4.962264  5.404255  3.465116  4.054794  6.063830  5.509434  3.626866  3.184211  4.035088  3.947368  9.347826  7.333333 
dram[1]:  5.288889  5.785714  5.295455  4.725490  4.060606  3.486842  4.253731  4.191781  4.027397  4.070423  4.685185  4.860000  3.287879  4.092593  4.744681  5.538462 
dram[2]:  4.823529  4.568627  4.050848  3.983051  5.382979  4.678571  6.195652  6.204082  4.718750  4.217391  3.328767  3.528571  4.313725  3.393939  4.866667  4.604167 
dram[3]:  4.836735  4.833333  6.205128  5.581395  3.984127  3.921875  5.407407  4.378788  4.313433  4.101449  3.383562  3.727273  3.982456  4.377358  5.414634  4.888889 
dram[4]:  7.838710  6.971428  4.666667  4.051724  4.517857  4.833333  4.629032  5.071429  6.319149  6.386364  3.513889  4.228070  4.222222  3.446154  9.500000  7.629630 
dram[5]:  4.615385  3.422535  3.025000  2.809524  4.283333  3.753425  4.171429  5.425926  3.721519  3.773333  4.048387  4.918367  3.879310  3.476191  5.833333  4.955555 
average row locality = 24090/5412 = 4.451220
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       215       216       215       225       237       229       267       266       259       267       232       235       225       221       215       220 
dram[1]:       220       222       214       221       238       237       256       275       265       263       241       234       216       220       223       216 
dram[2]:       226       215       219       218       227       239       259       273       274       266       234       238       219       220       219       221 
dram[3]:       219       214       222       222       223       227       259       257       265       257       238       237       220       225       222       220 
dram[4]:       223       225       219       219       223       230       259       257       271       256       243       233       223       221       228       206 
dram[5]:       223       221       224       218       232       241       261       265       268       258       241       233       219       217       210       223 
total reads: 22489
bank skew: 275/206 = 1.33
chip skew: 3767/3727 = 1.01
number of total write accesses:
dram[0]:        17        18        19        17        26        25        31        30        26        25        11         7         5         4         0         0 
dram[1]:        18        21        19        20        30        28        29        31        29        26        12         9         1         1         0         0 
dram[2]:        20        18        20        17        26        23        26        31        28        25         9         9         1         4         0         0 
dram[3]:        18        18        20        18        28        24        33        32        24        26         9         9         7         7         0         0 
dram[4]:        20        19        19        16        30        31        28        27        26        25        10         8         5         3         0         0 
dram[5]:        17        22        18        18        25        33        31        28        26        25        10         8         6         2         0         0 
total reads: 1601
min_bank_accesses = 0!
chip skew: 274/257 = 1.07
average mf latency per bank:
dram[0]:       8578      8653      9583      9410      8848      9039      8243      8058      7664      7569     17206     17582     28332     29079     42003     41661
dram[1]:       8694      8660      9657      9802      8945      9319      8857      8474      7928      8091     16218     18221     30521     31093     42294     44424
dram[2]:       8434      8830      9195      9573      9253      9249      8435      8115      7624      8155     17028     18573     29781     31137     41014     43133
dram[3]:       8660      8698      9296      9463      9084      9309      8342      8239      7826      7768     16848     17235     28968     29230     41639     42431
dram[4]:      10932      8360     12504      9644     12180      9067     11306      8407     10115      7754    102795     18154     38675     30766     54018     45053
dram[5]:       8293      8555      9097      9903      8718      8646      7869      8235      7310      8244     16974     18279     28429     31653     42025     42168
maximum mf latency per bank:
dram[0]:        895       808       980       905       889       857       844       871       883       916       833       926      1088      1138      1061      1035
dram[1]:        942       914       965       892       851       911       963       910       885       932       888       961       916       937      1025      1057
dram[2]:        884       857       953       945       964       996       885       911       929       944       988      1026       933      1129       922      1072
dram[3]:        955       872       843       861       954       899       999       804       944       905       888       975       947       882       951       880
dram[4]:        997      1036      1232       840      1079      1332      1051      1046      1038       939      1108      1115      1112      1122      1084      1094
dram[5]:        851       900       976       853       967       890       800       999       857      1018       993       896       979      1021       922       952

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003876 n_nop=986628 n_act=889 n_pre=873 n_req=4005 n_rd=14976 n_write=510 bw_util=0.03085
n_activity=87177 dram_eff=0.3553
bk0: 860a 1000027i bk1: 864a 999576i bk2: 860a 999394i bk3: 900a 999363i bk4: 948a 998842i bk5: 916a 998346i bk6: 1068a 997845i bk7: 1064a 997374i bk8: 1036a 999406i bk9: 1068a 998930i bk10: 928a 998862i bk11: 940a 998289i bk12: 900a 998280i bk13: 884a 997960i bk14: 860a 999239i bk15: 880a 999013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0471761
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003876 n_nop=986471 n_act=918 n_pre=902 n_req=4035 n_rd=15044 n_write=541 bw_util=0.03105
n_activity=91667 dram_eff=0.34
bk0: 880a 1000200i bk1: 888a 999878i bk2: 856a 999951i bk3: 884a 999768i bk4: 952a 998873i bk5: 948a 998711i bk6: 1024a 998528i bk7: 1100a 997596i bk8: 1060a 998459i bk9: 1052a 998538i bk10: 964a 999567i bk11: 936a 999517i bk12: 864a 999313i bk13: 880a 999106i bk14: 892a 999282i bk15: 864a 999628i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0127496
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003876 n_nop=986531 n_act=904 n_pre=888 n_req=4024 n_rd=15068 n_write=485 bw_util=0.03099
n_activity=87194 dram_eff=0.3567
bk0: 904a 999674i bk1: 860a 999860i bk2: 876a 999448i bk3: 872a 999194i bk4: 908a 999077i bk5: 956a 999066i bk6: 1036a 998692i bk7: 1092a 997847i bk8: 1096a 998487i bk9: 1064a 998456i bk10: 936a 998832i bk11: 952a 998399i bk12: 876a 999308i bk13: 880a 998253i bk14: 876a 999092i bk15: 884a 999179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0342532
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003876 n_nop=986662 n_act=897 n_pre=881 n_req=4000 n_rd=14908 n_write=528 bw_util=0.03075
n_activity=90546 dram_eff=0.341
bk0: 876a 999959i bk1: 856a 999898i bk2: 888a 999982i bk3: 888a 999872i bk4: 892a 999387i bk5: 908a 999178i bk6: 1036a 998810i bk7: 1028a 998081i bk8: 1060a 998886i bk9: 1028a 998903i bk10: 952a 999214i bk11: 948a 999050i bk12: 880a 999459i bk13: 900a 998874i bk14: 888a 999591i bk15: 880a 999794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0116728
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003876 n_nop=986837 n_act=793 n_pre=777 n_req=4003 n_rd=14944 n_write=525 bw_util=0.03082
n_activity=85863 dram_eff=0.3603
bk0: 892a 1000266i bk1: 900a 999777i bk2: 876a 999662i bk3: 876a 999595i bk4: 892a 998287i bk5: 920a 998189i bk6: 1036a 997498i bk7: 1028a 998155i bk8: 1084a 999135i bk9: 1024a 999066i bk10: 972a 998422i bk11: 932a 998400i bk12: 892a 998243i bk13: 884a 997994i bk14: 912a 999076i bk15: 824a 999244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0538463
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003876 n_nop=986315 n_act=1011 n_pre=995 n_req=4023 n_rd=15016 n_write=539 bw_util=0.03099
n_activity=93351 dram_eff=0.3333
bk0: 892a 999831i bk1: 884a 999200i bk2: 896a 999166i bk3: 872a 998991i bk4: 928a 998710i bk5: 964a 998247i bk6: 1044a 998329i bk7: 1060a 998485i bk8: 1072a 998606i bk9: 1032a 998663i bk10: 964a 999250i bk11: 932a 999681i bk12: 876a 999421i bk13: 868a 998986i bk14: 840a 999726i bk15: 892a 999188i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0131331

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82156, Miss = 1865, Miss_rate = 0.023, Pending_hits = 1080, Reservation_fails = 340
L2_cache_bank[1]: Access = 82589, Miss = 1879, Miss_rate = 0.023, Pending_hits = 1058, Reservation_fails = 78
L2_cache_bank[2]: Access = 82246, Miss = 1873, Miss_rate = 0.023, Pending_hits = 1141, Reservation_fails = 107
L2_cache_bank[3]: Access = 83569, Miss = 1888, Miss_rate = 0.023, Pending_hits = 1157, Reservation_fails = 0
L2_cache_bank[4]: Access = 81840, Miss = 1877, Miss_rate = 0.023, Pending_hits = 1114, Reservation_fails = 0
L2_cache_bank[5]: Access = 83250, Miss = 1890, Miss_rate = 0.023, Pending_hits = 1102, Reservation_fails = 0
L2_cache_bank[6]: Access = 82489, Miss = 1868, Miss_rate = 0.023, Pending_hits = 1117, Reservation_fails = 0
L2_cache_bank[7]: Access = 83116, Miss = 1859, Miss_rate = 0.022, Pending_hits = 1093, Reservation_fails = 0
L2_cache_bank[8]: Access = 122488, Miss = 1889, Miss_rate = 0.015, Pending_hits = 1105, Reservation_fails = 0
L2_cache_bank[9]: Access = 83404, Miss = 1847, Miss_rate = 0.022, Pending_hits = 1135, Reservation_fails = 0
L2_cache_bank[10]: Access = 82820, Miss = 1878, Miss_rate = 0.023, Pending_hits = 1150, Reservation_fails = 0
L2_cache_bank[11]: Access = 83521, Miss = 1876, Miss_rate = 0.022, Pending_hits = 1101, Reservation_fails = 0
L2_total_cache_accesses = 1033488
L2_total_cache_misses = 22489
L2_total_cache_miss_rate = 0.0218
L2_total_cache_pending_hits = 13353
L2_total_cache_reservation_fails = 525
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 585635
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13302
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21436
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 187
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 411948
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 42
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1050
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 227
L2_cache_data_port_util = 0.302
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=3515250
icnt_total_pkts_simt_to_mem=1447135
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 47.659
	minimum = 6
	maximum = 560
Network latency average = 32.7333
	minimum = 6
	maximum = 533
Slowest packet = 1973711
Flit latency average = 20.9174
	minimum = 6
	maximum = 533
Slowest flit = 4800954
Fragmentation average = 0.0381535
	minimum = 0
	maximum = 401
Injected packet rate average = 0.0887966
	minimum = 0.0774559 (at node 5)
	maximum = 0.109954 (at node 23)
Accepted packet rate average = 0.0887966
	minimum = 0.0774559 (at node 5)
	maximum = 0.109954 (at node 23)
Injected flit rate average = 0.25447
	minimum = 0.084732 (at node 6)
	maximum = 0.49119 (at node 22)
Accepted flit rate average= 0.25447
	minimum = 0.103352 (at node 25)
	maximum = 0.394277 (at node 9)
Injected packet length average = 2.86576
Accepted packet length average = 2.86576
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.5202 (7 samples)
	minimum = 6 (7 samples)
	maximum = 372.714 (7 samples)
Network latency average = 24.9649 (7 samples)
	minimum = 6 (7 samples)
	maximum = 318.857 (7 samples)
Flit latency average = 18.6159 (7 samples)
	minimum = 6 (7 samples)
	maximum = 317 (7 samples)
Fragmentation average = 0.0407693 (7 samples)
	minimum = 0 (7 samples)
	maximum = 200.857 (7 samples)
Injected packet rate average = 0.0583819 (7 samples)
	minimum = 0.0467711 (7 samples)
	maximum = 0.109336 (7 samples)
Accepted packet rate average = 0.0583819 (7 samples)
	minimum = 0.0467711 (7 samples)
	maximum = 0.109336 (7 samples)
Injected flit rate average = 0.142436 (7 samples)
	minimum = 0.0634867 (7 samples)
	maximum = 0.278612 (7 samples)
Accepted flit rate average = 0.142436 (7 samples)
	minimum = 0.0794423 (7 samples)
	maximum = 0.241046 (7 samples)
Injected packet size average = 2.43972 (7 samples)
Accepted packet size average = 2.43972 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 32 sec (392 sec)
gpgpu_simulation_rate = 38214 (inst/sec)
gpgpu_simulation_rate = 1940 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,760517)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,760517)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,760517)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,760517)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,760517)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,760517)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,760517)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,760517)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,760517)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,760517)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,760517)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,760517)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,760517)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,760517)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,760517)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,760517)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,760517)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,760517)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,760517)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,760517)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,760517)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,760517)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,760517)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,760517)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,760517)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,760517)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,760517)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,760517)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,760517)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,760517)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,760517)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,760517)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,760517)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,760517)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,760517)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,760517)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,760517)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,760517)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,760517)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,760517)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,760517)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,760517)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,760517)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,760517)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,760517)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,760517)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,760517)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,760517)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,760517)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,760517)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,760517)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,760517)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,760517)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,760517)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,760517)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,760517)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,760517)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,760517)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,760517)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,760517)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,760517)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,760517)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,760517)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,760517)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,760517)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,760517)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,760517)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,760517)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,760517)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,760517)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,760517)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,760517)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,760517)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,760517)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,760517)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,760517)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,760517)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,760517)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,760517)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,760517)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,760517)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,760517)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,760517)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,760517)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,760517)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,760517)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,760517)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,760517)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,760517)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,760517)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(21,0,0) tid=(91,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(72,0,0) tid=(187,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(87,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (373,760517), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(374,760517)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (374,760517), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(375,760517)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (376,760517), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(377,760517)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (379,760517), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(380,760517)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (383,760517), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(384,760517)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (384,760517), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(385,760517)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (386,760517), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(387,760517)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (387,760517), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(388,760517)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (389,760517), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(390,760517)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (392,760517), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(393,760517)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (396,760517), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(397,760517)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (397,760517), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(398,760517)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (402,760517), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(403,760517)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (405,760517), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(406,760517)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (407,760517), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(408,760517)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (432,760517), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(433,760517)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (435,760517), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(436,760517)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (438,760517), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(439,760517)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (439,760517), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(440,760517)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (441,760517), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(442,760517)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (449,760517), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(450,760517)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (454,760517), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(455,760517)
GPGPU-Sim uArch: cycles simulated: 761017  inst.: 15315431 (ipc=670.5) sim_rate=38970 (inst/sec) elapsed = 0:0:06:33 / Sun Feb 28 21:40:23 2016
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(102,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (511,760517), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(512,760517)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (519,760517), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(520,760517)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (520,760517), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(521,760517)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (521,760517), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(522,760517)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (525,760517), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(526,760517)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (526,760517), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(527,760517)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (539,760517), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (539,760517), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(540,760517)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(541,760517)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (558,760517), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(559,760517)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (560,760517), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(561,760517)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (561,760517), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(562,760517)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (571,760517), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(572,760517)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (572,760517), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (572,760517), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(573,760517)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(573,760517)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (573,760517), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(574,760517)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (581,760517), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(582,760517)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (583,760517), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (583,760517), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(584,760517)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(584,760517)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (653,760517), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(654,760517)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (662,760517), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(663,760517)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (666,760517), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(667,760517)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (672,760517), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(673,760517)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (684,760517), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(685,760517)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(123,0,0) tid=(220,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (697,760517), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(698,760517)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (703,760517), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(704,760517)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (705,760517), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(706,760517)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (710,760517), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(711,760517)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (745,760517), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(746,760517)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (749,760517), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(750,760517)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (764,760517), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(765,760517)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (765,760517), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(766,760517)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (768,760517), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(769,760517)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (769,760517), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(770,760517)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (770,760517), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(771,760517)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (773,760517), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(774,760517)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (776,760517), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(777,760517)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (793,760517), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(794,760517)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (802,760517), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(803,760517)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (803,760517), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(804,760517)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (812,760517), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(813,760517)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (835,760517), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(836,760517)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (836,760517), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(837,760517)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (837,760517), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(838,760517)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (838,760517), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(839,760517)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (845,760517), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(846,760517)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (848,760517), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(849,760517)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (849,760517), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(850,760517)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (851,760517), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(852,760517)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (868,760517), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(869,760517)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (872,760517), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(873,760517)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (873,760517), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(874,760517)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (884,760517), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(885,760517)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(161,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (901,760517), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(902,760517)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (902,760517), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(903,760517)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (907,760517), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(908,760517)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (922,760517), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(923,760517)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (933,760517), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(934,760517)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (935,760517), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(936,760517)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (957,760517), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(958,760517)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (959,760517), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(960,760517)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (963,760517), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(964,760517)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (967,760517), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(968,760517)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (972,760517), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(973,760517)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (977,760517), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(978,760517)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (985,760517), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(986,760517)
GPGPU-Sim uArch: cycles simulated: 761517  inst.: 15562465 (ipc=582.3) sim_rate=39498 (inst/sec) elapsed = 0:0:06:34 / Sun Feb 28 21:40:24 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1010,760517), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1011,760517)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1014,760517), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1015,760517)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1021,760517), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1022,760517)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1022,760517), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1023,760517)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1031,760517), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1032,760517)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1033,760517), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1034,760517)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1040,760517), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1041,760517)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1041,760517), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1042,760517)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1045,760517), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1046,760517)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1058,760517), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1059,760517)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1069,760517), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1070,760517)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(152,0,0) tid=(195,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1103,760517), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1104,760517)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1104,760517), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1105,760517)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1108,760517), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1109,760517)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1109,760517), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1110,760517)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1118,760517), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1119,760517)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1121,760517), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1122,760517)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1122,760517), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1123,760517)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1127,760517), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1128,760517)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1138,760517), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1139,760517)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1139,760517), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1140,760517)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1145,760517), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1146,760517)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1152,760517), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1153,760517)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1159,760517), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1160,760517)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1160,760517), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1161,760517)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1168,760517), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1169,760517)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1185,760517), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1186,760517)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1190,760517), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1190,760517), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1191,760517)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1191,760517)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1199,760517), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1200,760517)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1221,760517), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1221,760517), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1222,760517)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1222,760517)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1232,760517), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1233,760517)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1234,760517), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1235,760517)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1241,760517), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1242,760517)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1244,760517), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1245,760517)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1246,760517), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1247,760517)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1251,760517), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1252,760517)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1252,760517), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1253,760517)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(183,0,0) tid=(76,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1261,760517), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1262,760517)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1265,760517), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1266,760517)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1275,760517), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1276,760517)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1286,760517), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1287,760517)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1296,760517), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1297,760517)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1305,760517), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1306,760517)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1312,760517), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1313,760517)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1322,760517), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1322,760517), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1323,760517)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1323,760517)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1331,760517), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1332,760517)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1348,760517), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1349,760517)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1359,760517), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1360,760517)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1361,760517), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1362,760517)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1378,760517), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1379,760517)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1384,760517), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1385,760517)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1387,760517), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1388,760517)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1391,760517), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1392,760517)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1395,760517), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1396,760517)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1398,760517), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1399,760517)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1401,760517), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1402,760517)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1406,760517), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1406,760517), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1407,760517)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1407,760517)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1412,760517), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1412,760517), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1413,760517)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1413,760517)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1414,760517), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1415,760517)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1425,760517), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1426,760517)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(202,0,0) tid=(138,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1454,760517), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1455,760517)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1459,760517), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1460,760517)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1466,760517), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1467,760517)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1469,760517), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1470,760517)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1492,760517), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1492,760517), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1493,760517)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1494,760517)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1495,760517), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1496,760517)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1496,760517), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1497,760517)
GPGPU-Sim uArch: cycles simulated: 762017  inst.: 15821267 (ipc=560.7) sim_rate=40053 (inst/sec) elapsed = 0:0:06:35 / Sun Feb 28 21:40:25 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1501,760517), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1502,760517)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1503,760517), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1504,760517)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1505,760517), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1506,760517)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1511,760517), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1512,760517)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1513,760517), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1514,760517)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1514,760517), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1515,760517)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1516,760517), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1517,760517), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1521,760517), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1534,760517), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1546,760517), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1547,760517), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1549,760517), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1554,760517), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1556,760517), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1558,760517), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1585,760517), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1589,760517), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1598,760517), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1602,760517), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1604,760517), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1606,760517), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1613,760517), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1620,760517), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1621,760517), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1629,760517), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1629,760517), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1634,760517), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1645,760517), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1647,760517), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1654,760517), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1655,760517), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1657,760517), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1659,760517), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1663,760517), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1667,760517), 4 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(238,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1669,760517), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1682,760517), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1698,760517), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1711,760517), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1712,760517), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1730,760517), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1734,760517), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1735,760517), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1738,760517), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1749,760517), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1751,760517), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1753,760517), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1763,760517), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1763,760517), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1768,760517), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1770,760517), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1778,760517), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1793,760517), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1799,760517), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1801,760517), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1807,760517), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1818,760517), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1830,760517), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1842,760517), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1874,760517), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1915,760517), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1917,760517), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1981,760517), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 762517  inst.: 15902415 (ipc=461.1) sim_rate=40157 (inst/sec) elapsed = 0:0:06:36 / Sun Feb 28 21:40:26 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2024,760517), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2036,760517), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2107,760517), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2113,760517), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2119,760517), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2131,760517), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2143,760517), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2162,760517), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2164,760517), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2167,760517), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2173,760517), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2173,760517), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2259,760517), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2302,760517), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2308,760517), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2353,760517), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2362,760517), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2374,760517), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2409,760517), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2421,760517), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2466,760517), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2472,760517), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2486,760517), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2515,760517), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2535,760517), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2581,760517), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2601,760517), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2623,760517), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2706,760517), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2732,760517), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2812,760517), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (3234,760517), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 11.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3235
gpu_sim_insn = 924150
gpu_ipc =     285.6723
gpu_tot_sim_cycle = 763752
gpu_tot_sim_insn = 15904314
gpu_tot_ipc =      20.8239
gpu_tot_issued_cta = 2048
gpu_stall_dramfull = 1943007
gpu_stall_icnt2sh    = 4810036
gpu_total_sim_rate=40162

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 922706
	L1I_total_cache_misses = 997
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6699
L1D_cache:
	L1D_cache_core[0]: Access = 79688, Miss = 66205, Miss_rate = 0.831, Pending_hits = 4624, Reservation_fails = 587019
	L1D_cache_core[1]: Access = 81104, Miss = 67749, Miss_rate = 0.835, Pending_hits = 4726, Reservation_fails = 598796
	L1D_cache_core[2]: Access = 84899, Miss = 70264, Miss_rate = 0.828, Pending_hits = 4929, Reservation_fails = 607930
	L1D_cache_core[3]: Access = 84422, Miss = 70436, Miss_rate = 0.834, Pending_hits = 4760, Reservation_fails = 606719
	L1D_cache_core[4]: Access = 84582, Miss = 70453, Miss_rate = 0.833, Pending_hits = 4927, Reservation_fails = 609529
	L1D_cache_core[5]: Access = 83014, Miss = 68895, Miss_rate = 0.830, Pending_hits = 4839, Reservation_fails = 609443
	L1D_cache_core[6]: Access = 84026, Miss = 69986, Miss_rate = 0.833, Pending_hits = 4854, Reservation_fails = 608899
	L1D_cache_core[7]: Access = 81079, Miss = 67774, Miss_rate = 0.836, Pending_hits = 4767, Reservation_fails = 603132
	L1D_cache_core[8]: Access = 86866, Miss = 72478, Miss_rate = 0.834, Pending_hits = 4909, Reservation_fails = 619724
	L1D_cache_core[9]: Access = 82895, Miss = 69420, Miss_rate = 0.837, Pending_hits = 4745, Reservation_fails = 613922
	L1D_cache_core[10]: Access = 79185, Miss = 66393, Miss_rate = 0.838, Pending_hits = 4654, Reservation_fails = 595938
	L1D_cache_core[11]: Access = 80309, Miss = 67089, Miss_rate = 0.835, Pending_hits = 4660, Reservation_fails = 602596
	L1D_cache_core[12]: Access = 79109, Miss = 65793, Miss_rate = 0.832, Pending_hits = 4670, Reservation_fails = 588159
	L1D_cache_core[13]: Access = 83871, Miss = 69856, Miss_rate = 0.833, Pending_hits = 4848, Reservation_fails = 614688
	L1D_cache_core[14]: Access = 82155, Miss = 68572, Miss_rate = 0.835, Pending_hits = 4701, Reservation_fails = 609221
	L1D_total_cache_accesses = 1237204
	L1D_total_cache_misses = 1031363
	L1D_total_cache_miss_rate = 0.8336
	L1D_total_cache_pending_hits = 71613
	L1D_total_cache_reservation_fails = 9075715
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 131750
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 71431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 621459
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6643514
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131270
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 182
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2432201
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 921709
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 997
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6699
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2596, 2686, 2456, 2303, 2703, 2380, 2000, 2018, 2629, 3150, 2791, 2893, 2359, 2389, 2654, 2333, 2231, 2518, 2554, 2510, 2441, 2327, 2372, 1907, 1485, 2075, 1968, 2235, 2240, 2459, 2114, 1896, 2221, 2231, 2515, 2149, 2624, 2476, 2258, 2064, 1790, 1832, 1995, 1817, 1748, 1760, 1947, 1713, 
gpgpu_n_tot_thrd_icount = 54044608
gpgpu_n_tot_w_icount = 1688894
gpgpu_n_stall_shd_mem = 9917415
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 621459
gpgpu_n_mem_write_global = 413223
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2035302
gpgpu_n_store_insn = 679562
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1616294
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9914243
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16474204	W0_Idle:808970	W0_Scoreboard:3119558	W1:423098	W2:194134	W3:125979	W4:88423	W5:67870	W6:62508	W7:52447	W8:47436	W9:44560	W10:38497	W11:35110	W12:30981	W13:27322	W14:23904	W15:21412	W16:16939	W17:14539	W18:13573	W19:12639	W20:13273	W21:12848	W22:14114	W23:13718	W24:13179	W25:11564	W26:10033	W27:6624	W28:3588	W29:2059	W30:588	W31:123	W32:245812
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4971672 {8:621459,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16548344 {40:412970,72:76,136:177,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84518424 {136:621459,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3305784 {8:413223,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 628 
maxdqlatency = 0 
maxmflatency = 1332 
averagemflatency = 396 
max_icnt2mem_latency = 906 
max_icnt2sh_latency = 762372 
mrq_lat_table:21258 	162 	439 	638 	685 	364 	266 	234 	73 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	132860 	713900 	187867 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	83014 	29903 	79120 	323236 	244589 	270540 	4355 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	35656 	295500 	271859 	18355 	104 	0 	0 	2 	11 	40 	978 	9424 	18145 	44139 	99241 	168484 	72759 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	91 	1433 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        19        16        16        16        16        16        16        16        16 
dram[1]:        16        16        22        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        17        17        18        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        24        16        16        16        16        16        18        16        24        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        20        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     84206     84258    124903    124229    127792    127831    155749    156077    117969    113708    102345    102888    102990    101171     92064     93033 
dram[1]:    104112     95845    124200    123782    127853    128028     98884    102005    105053    153680    118068    112644     83757     91400     85988     96812 
dram[2]:     89400     87154    117906    117990    127834    125282    152628    153656    123134    138855    102689    102876     94213    101206    133633    143994 
dram[3]:    145359    150751    118004    117983    129191    126015    101835    105403    102399    117713    108009    135444     73793     83357     67772    130272 
dram[4]:    118869    112044    117592    116573    144344    144486    151982    152137    153898    112549    101579    102037    115368     95672    131023     92941 
dram[5]:    150647    155586    118120    118375    144997    145022    100939    101345    104297    105763    104778    105500     95944     86300    140743    133257 
average row accesses per activate:
dram[0]:  4.461538  4.178571  4.196429  4.189655  4.962264  5.404255  3.465116  4.068493  6.063830  5.444445  3.588235  3.128205  4.035088  3.947368  9.347826  7.333333 
dram[1]:  5.288889  5.785714  5.200000  4.745098  4.060606  3.486842  4.253731  4.191781  4.027397  4.070423  4.636364  4.803922  3.287879  4.092593  4.744681  5.538462 
dram[2]:  4.823529  4.433962  4.050848  3.933333  5.382979  4.678571  6.195652  6.204082  4.718750  4.126760  3.297297  3.521127  4.313725  3.393939  4.866667  4.604167 
dram[3]:  4.836735  4.833333  6.205128  5.581395  3.984127  3.921875  5.407407  4.378788  4.313433  4.101449  3.383562  3.686567  3.982456  4.377358  5.414634  4.888889 
dram[4]:  7.838710  6.971428  4.666667  4.000000  4.517857  4.833333  4.629032  5.071429  6.319149  6.386364  3.493151  4.172414  4.222222  3.446154  9.500000  7.629630 
dram[5]:  4.615385  3.422535  3.025000  2.809524  4.283333  3.753425  4.171429  5.425926  3.721519  3.773333  4.080645  4.938776  3.879310  3.476191  5.833333  4.955555 
average row locality = 24121/5432 = 4.440537
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       215       216       215       225       237       229       267       267       259       268       233       237       225       221       215       220 
dram[1]:       220       222       214       221       238       237       256       275       265       263       243       236       216       220       223       216 
dram[2]:       226       216       219       218       227       239       259       273       274       267       235       241       219       220       219       221 
dram[3]:       219       214       222       222       223       227       259       257       265       257       238       238       220       225       222       220 
dram[4]:       223       225       219       219       223       230       259       257       271       256       245       234       223       221       228       206 
dram[5]:       223       221       224       218       232       241       261       265       268       258       243       234       219       217       210       223 
total reads: 22511
bank skew: 275/206 = 1.33
chip skew: 3773/3728 = 1.01
number of total write accesses:
dram[0]:        17        18        20        18        26        25        31        30        26        26        11         7         5         4         0         0 
dram[1]:        18        21        20        21        30        28        29        31        29        26        12         9         1         1         0         0 
dram[2]:        20        19        20        18        26        23        26        31        28        26         9         9         1         4         0         0 
dram[3]:        18        18        20        18        28        24        33        32        24        26         9         9         7         7         0         0 
dram[4]:        20        19        19        17        30        31        28        27        26        25        10         8         5         3         0         0 
dram[5]:        17        22        18        18        25        33        31        28        26        25        10         8         6         2         0         0 
total reads: 1610
min_bank_accesses = 0!
chip skew: 276/260 = 1.06
average mf latency per bank:
dram[0]:       8580      8653      9543      9372      8848      9040      8244      8033      7665      7520     17153     17459     28355     29104     42029     41674
dram[1]:       8694      8661      9616      9761      8945      9320      8858      8474      7930      8094     16109     18094     30544     31122     42319     44440
dram[2]:       8435      8756      9196      9533      9254      9251      8436      8115      7627      8103     16975     18375     29808     31163     41027     43150
dram[3]:       8660      8698      9296      9464      9085      9309      8342      8240      7828      7770     16873     17186     28996     29254     41655     42447
dram[4]:      10934      8363     12505      9603     12180      9068     11306      8407     10117      7754    102010     18103     38696     30794     54030     45069
dram[5]:       8294      8556      9098      9903      8718      8646      7870      8235      7312      8247     16863     18224     28457     31680     42044     42182
maximum mf latency per bank:
dram[0]:        895       808       980       905       889       857       844       871       883       916       833       926      1088      1138      1061      1035
dram[1]:        942       914       965       892       851       911       963       910       885       932       888       961       916       937      1025      1057
dram[2]:        884       857       953       945       964       996       885       911       929       944       988      1026       933      1129       922      1072
dram[3]:        955       872       843       861       954       899       999       804       944       905       888       975       947       882       951       880
dram[4]:        997      1036      1232       840      1079      1332      1051      1046      1038       939      1108      1115      1112      1122      1084      1094
dram[5]:        851       900       976       853       967       890       800       999       857      1018       993       896       979      1021       922       952

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008145 n_nop=990856 n_act=895 n_pre=879 n_req=4013 n_rd=14996 n_write=519 bw_util=0.03078
n_activity=87401 dram_eff=0.355
bk0: 860a 1004297i bk1: 864a 1003846i bk2: 860a 1003610i bk3: 900a 1003576i bk4: 948a 1003110i bk5: 916a 1002615i bk6: 1068a 1002114i bk7: 1068a 1001633i bk8: 1036a 1003676i bk9: 1072a 1003159i bk10: 932a 1003095i bk11: 948a 1002468i bk12: 900a 1002546i bk13: 884a 1002228i bk14: 860a 1003508i bk15: 880a 1003283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0469942
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008145 n_nop=990710 n_act=921 n_pre=905 n_req=4041 n_rd=15060 n_write=549 bw_util=0.03097
n_activity=91805 dram_eff=0.34
bk0: 880a 1004469i bk1: 888a 1004147i bk2: 856a 1004190i bk3: 884a 1003998i bk4: 952a 1003140i bk5: 948a 1002980i bk6: 1024a 1002797i bk7: 1100a 1001865i bk8: 1060a 1002729i bk9: 1052a 1002809i bk10: 972a 1003793i bk11: 944a 1003714i bk12: 864a 1003580i bk13: 880a 1003374i bk14: 892a 1003551i bk15: 864a 1003897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0127432
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008145 n_nop=990750 n_act=911 n_pre=895 n_req=4033 n_rd=15092 n_write=497 bw_util=0.03093
n_activity=87425 dram_eff=0.3566
bk0: 904a 1003943i bk1: 864a 1004043i bk2: 876a 1003716i bk3: 872a 1003373i bk4: 908a 1003345i bk5: 956a 1003335i bk6: 1036a 1002961i bk7: 1092a 1002117i bk8: 1096a 1002757i bk9: 1068a 1002638i bk10: 940a 1003063i bk11: 964a 1002597i bk12: 876a 1003575i bk13: 880a 1002522i bk14: 876a 1003361i bk15: 884a 1003448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0341627
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008145 n_nop=990925 n_act=898 n_pre=882 n_req=4001 n_rd=14912 n_write=528 bw_util=0.03063
n_activity=90598 dram_eff=0.3408
bk0: 876a 1004227i bk1: 856a 1004167i bk2: 888a 1004251i bk3: 888a 1004141i bk4: 892a 1003656i bk5: 908a 1003447i bk6: 1036a 1003079i bk7: 1028a 1002351i bk8: 1060a 1003156i bk9: 1028a 1003173i bk10: 952a 1003484i bk11: 952a 1003285i bk12: 880a 1003727i bk13: 900a 1003142i bk14: 888a 1003859i bk15: 880a 1004062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0116233
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008145 n_nop=991084 n_act=796 n_pre=780 n_req=4007 n_rd=14956 n_write=529 bw_util=0.03072
n_activity=85953 dram_eff=0.3603
bk0: 892a 1004536i bk1: 900a 1004047i bk2: 876a 1003932i bk3: 876a 1003808i bk4: 892a 1002554i bk5: 920a 1002457i bk6: 1036a 1001766i bk7: 1028a 1002423i bk8: 1084a 1003403i bk9: 1024a 1003334i bk10: 980a 1002644i bk11: 936a 1002633i bk12: 892a 1002512i bk13: 884a 1002264i bk14: 912a 1003346i bk15: 824a 1003514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0536262
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008145 n_nop=990572 n_act=1011 n_pre=995 n_req=4026 n_rd=15028 n_write=539 bw_util=0.03088
n_activity=93405 dram_eff=0.3333
bk0: 892a 1004100i bk1: 884a 1003469i bk2: 896a 1003435i bk3: 872a 1003260i bk4: 928a 1002979i bk5: 964a 1002516i bk6: 1044a 1002598i bk7: 1060a 1002754i bk8: 1072a 1002875i bk9: 1032a 1002932i bk10: 972a 1003499i bk11: 936a 1003939i bk12: 876a 1003690i bk13: 868a 1003255i bk14: 840a 1003995i bk15: 892a 1003457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0130775

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82265, Miss = 1866, Miss_rate = 0.023, Pending_hits = 1081, Reservation_fails = 340
L2_cache_bank[1]: Access = 82690, Miss = 1883, Miss_rate = 0.023, Pending_hits = 1060, Reservation_fails = 78
L2_cache_bank[2]: Access = 82351, Miss = 1875, Miss_rate = 0.023, Pending_hits = 1142, Reservation_fails = 107
L2_cache_bank[3]: Access = 83679, Miss = 1890, Miss_rate = 0.023, Pending_hits = 1159, Reservation_fails = 0
L2_cache_bank[4]: Access = 81939, Miss = 1878, Miss_rate = 0.023, Pending_hits = 1115, Reservation_fails = 0
L2_cache_bank[5]: Access = 83362, Miss = 1895, Miss_rate = 0.023, Pending_hits = 1105, Reservation_fails = 0
L2_cache_bank[6]: Access = 82601, Miss = 1868, Miss_rate = 0.023, Pending_hits = 1117, Reservation_fails = 0
L2_cache_bank[7]: Access = 83217, Miss = 1860, Miss_rate = 0.022, Pending_hits = 1094, Reservation_fails = 0
L2_cache_bank[8]: Access = 122581, Miss = 1891, Miss_rate = 0.015, Pending_hits = 1107, Reservation_fails = 0
L2_cache_bank[9]: Access = 83518, Miss = 1848, Miss_rate = 0.022, Pending_hits = 1136, Reservation_fails = 0
L2_cache_bank[10]: Access = 82932, Miss = 1880, Miss_rate = 0.023, Pending_hits = 1152, Reservation_fails = 0
L2_cache_bank[11]: Access = 83622, Miss = 1877, Miss_rate = 0.022, Pending_hits = 1102, Reservation_fails = 0
L2_total_cache_accesses = 1034757
L2_total_cache_misses = 22511
L2_total_cache_miss_rate = 0.0218
L2_total_cache_pending_hits = 13370
L2_total_cache_reservation_fails = 525
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 586683
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13319
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21457
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 187
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 412130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 42
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1051
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 227
L2_cache_data_port_util = 0.302
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=3520863
icnt_total_pkts_simt_to_mem=1448587
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.58471
	minimum = 6
	maximum = 43
Network latency average = 9.15642
	minimum = 6
	maximum = 38
Slowest packet = 2067912
Flit latency average = 7.78783
	minimum = 6
	maximum = 34
Slowest flit = 4964541
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0290572
	minimum = 0.0191654 (at node 5)
	maximum = 0.0352396 (at node 24)
Accepted packet rate average = 0.0290572
	minimum = 0.0191654 (at node 5)
	maximum = 0.0352396 (at node 24)
Injected flit rate average = 0.0808861
	minimum = 0.0216383 (at node 5)
	maximum = 0.157032 (at node 25)
Accepted flit rate average= 0.0808861
	minimum = 0.033694 (at node 23)
	maximum = 0.152087 (at node 4)
Injected packet length average = 2.78369
Accepted packet length average = 2.78369
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.7782 (8 samples)
	minimum = 6 (8 samples)
	maximum = 331.5 (8 samples)
Network latency average = 22.9888 (8 samples)
	minimum = 6 (8 samples)
	maximum = 283.75 (8 samples)
Flit latency average = 17.2624 (8 samples)
	minimum = 6 (8 samples)
	maximum = 281.625 (8 samples)
Fragmentation average = 0.0356731 (8 samples)
	minimum = 0 (8 samples)
	maximum = 175.75 (8 samples)
Injected packet rate average = 0.0547163 (8 samples)
	minimum = 0.0433204 (8 samples)
	maximum = 0.100074 (8 samples)
Accepted packet rate average = 0.0547163 (8 samples)
	minimum = 0.0433204 (8 samples)
	maximum = 0.100074 (8 samples)
Injected flit rate average = 0.134742 (8 samples)
	minimum = 0.0582556 (8 samples)
	maximum = 0.263414 (8 samples)
Accepted flit rate average = 0.134742 (8 samples)
	minimum = 0.0737238 (8 samples)
	maximum = 0.229926 (8 samples)
Injected packet size average = 2.46256 (8 samples)
Accepted packet size average = 2.46256 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 36 sec (396 sec)
gpgpu_simulation_rate = 40162 (inst/sec)
gpgpu_simulation_rate = 1928 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,763752)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,763752)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,763752)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,763752)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,763752)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,763752)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,763752)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,763752)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,763752)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,763752)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,763752)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,763752)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,763752)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,763752)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,763752)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,763752)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,763752)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,763752)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,763752)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,763752)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,763752)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,763752)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,763752)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,763752)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,763752)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,763752)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,763752)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,763752)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,763752)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,763752)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,763752)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,763752)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,763752)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,763752)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,763752)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,763752)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,763752)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,763752)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,763752)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,763752)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,763752)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,763752)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,763752)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,763752)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,763752)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,763752)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,763752)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,763752)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,763752)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,763752)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,763752)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,763752)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,763752)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,763752)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,763752)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,763752)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,763752)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,763752)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,763752)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,763752)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,763752)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,763752)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,763752)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,763752)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,763752)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,763752)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,763752)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,763752)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,763752)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,763752)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,763752)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,763752)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,763752)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,763752)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,763752)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,763752)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,763752)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,763752)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,763752)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,763752)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,763752)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,763752)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,763752)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,763752)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,763752)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,763752)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,763752)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,763752)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,763752)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,763752)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(21,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(41,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(11,0,0) tid=(169,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (367,763752), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(368,763752)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (373,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (373,763752), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(374,763752)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(374,763752)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (376,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,763752), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(377,763752)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,763752)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (378,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (378,763752), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(379,763752)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(379,763752)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (379,763752), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(380,763752)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (385,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (385,763752), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(386,763752)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(386,763752)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (388,763752), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(389,763752)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (389,763752), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(390,763752)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (390,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (390,763752), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(391,763752)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(391,763752)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (391,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (391,763752), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(392,763752)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(392,763752)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (393,763752), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(394,763752)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (394,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (394,763752), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(395,763752)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(395,763752)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (399,763752), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(400,763752)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (400,763752), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(401,763752)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (403,763752), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(404,763752)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (406,763752), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(407,763752)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (410,763752), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(411,763752)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (413,763752), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(414,763752)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (420,763752), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(421,763752)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (423,763752), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(424,763752)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (424,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (424,763752), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(425,763752)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(426,763752)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (433,763752), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(434,763752)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (436,763752), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(437,763752)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (438,763752), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(439,763752)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (439,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (439,763752), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (439,763752), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(440,763752)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (440,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (440,763752), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(441,763752)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(441,763752)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(442,763752)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(442,763752)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (447,763752), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(448,763752)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (451,763752), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(452,763752)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (452,763752), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(453,763752)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (453,763752), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(454,763752)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (457,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (457,763752), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(458,763752)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(459,763752)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (460,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (460,763752), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(461,763752)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(462,763752)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (464,763752), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(465,763752)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (469,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (469,763752), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(470,763752)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (470,763752), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(471,763752)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(471,763752)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (471,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (471,763752), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(472,763752)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (472,763752), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(473,763752)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(473,763752)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (475,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (475,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (475,763752), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(476,763752)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(476,763752)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(477,763752)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (482,763752), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(483,763752)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (483,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (483,763752), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(484,763752)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(484,763752)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(99,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (487,763752), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(488,763752)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (488,763752), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(489,763752)
GPGPU-Sim uArch: cycles simulated: 764252  inst.: 16267194 (ipc=725.8) sim_rate=40975 (inst/sec) elapsed = 0:0:06:37 / Sun Feb 28 21:40:27 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (555,763752), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(556,763752)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (560,763752), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(561,763752)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (561,763752), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(562,763752)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (565,763752), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(566,763752)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (570,763752), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(571,763752)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (571,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (571,763752), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(572,763752)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(573,763752)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (573,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (573,763752), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(574,763752)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(575,763752)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (577,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (577,763752), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(578,763752)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(579,763752)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (579,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (579,763752), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (579,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (579,763752), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(580,763752)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(580,763752)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(581,763752)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(581,763752)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (581,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (581,763752), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(582,763752)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(583,763752)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (583,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (583,763752), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(584,763752)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(585,763752)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (587,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (587,763752), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(588,763752)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(589,763752)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (591,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (591,763752), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(592,763752)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(593,763752)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (597,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (597,763752), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(598,763752)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(599,763752)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (600,763752), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(601,763752)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (601,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (601,763752), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(602,763752)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(602,763752)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (604,763752), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(605,763752)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (606,763752), 5 CTAs running
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(132,0,0) tid=(105,0,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(607,763752)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(134,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (739,763752), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(740,763752)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (761,763752), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(762,763752)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (765,763752), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(766,763752)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (768,763752), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(769,763752)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (771,763752), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(772,763752)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (776,763752), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(777,763752)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (778,763752), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(779,763752)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (779,763752), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(780,763752)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (780,763752), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(781,763752)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (791,763752), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(792,763752)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (792,763752), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(793,763752)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (793,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (793,763752), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (793,763752), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(794,763752)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(794,763752)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(795,763752)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (799,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (799,763752), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(800,763752)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(801,763752)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (808,763752), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(809,763752)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (810,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (810,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (810,763752), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(811,763752)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(811,763752)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(812,763752)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (824,763752), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(825,763752)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (829,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (829,763752), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(830,763752)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(830,763752)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (835,763752), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(836,763752)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (836,763752), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(837,763752)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (851,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (851,763752), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(852,763752)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (852,763752), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(853,763752)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(853,763752)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(140,0,0) tid=(105,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (872,763752), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(873,763752)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (880,763752), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(881,763752)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (886,763752), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(887,763752)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (887,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (887,763752), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(888,763752)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (888,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (888,763752), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(889,763752)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(889,763752)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(890,763752)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (895,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (895,763752), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(896,763752)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(896,763752)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (898,763752), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(899,763752)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (900,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (900,763752), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(901,763752)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(902,763752)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (902,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (902,763752), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(903,763752)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(903,763752)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (903,763752), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(904,763752)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (907,763752), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(908,763752)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (908,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (908,763752), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(909,763752)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(910,763752)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (910,763752), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(911,763752)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (912,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (912,763752), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(913,763752)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (913,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (913,763752), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(914,763752)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(914,763752)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(915,763752)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (918,763752), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(919,763752)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (919,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (919,763752), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(920,763752)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(920,763752)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (923,763752), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(924,763752)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (924,763752), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(925,763752)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (926,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (926,763752), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(927,763752)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (927,763752), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(928,763752)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(928,763752)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (928,763752), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(929,763752)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (934,763752), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(935,763752)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (954,763752), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(955,763752)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (959,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (959,763752), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(960,763752)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(960,763752)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(235,0,0) tid=(233,0,0)
GPGPU-Sim uArch: cycles simulated: 764752  inst.: 16639802 (ipc=735.5) sim_rate=41808 (inst/sec) elapsed = 0:0:06:38 / Sun Feb 28 21:40:28 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1005,763752), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1006,763752)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1022,763752), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1023,763752)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1027,763752), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1028,763752)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1028,763752), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1029,763752)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1031,763752), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1032,763752)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1040,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1040,763752), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1041,763752)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1041,763752), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1042,763752)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1042,763752)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1045,763752), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1046,763752)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1046,763752), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1047,763752)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1047,763752), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1048,763752)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1054,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1054,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1054,763752), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1055,763752)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1055,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1055,763752), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1057,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1057,763752), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1059,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1062,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1062,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1064,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1064,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1065,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1076,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1076,763752), 5 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(249,0,0) tid=(169,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1112,763752), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1126,763752), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1136,763752), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1146,763752), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1152,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1152,763752), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1153,763752), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1154,763752), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1158,763752), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1165,763752), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1165,763752), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1168,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1171,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1171,763752), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1176,763752), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1180,763752), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1187,763752), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1189,763752), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1192,763752), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1193,763752), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1194,763752), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1195,763752), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1197,763752), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1200,763752), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1200,763752), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1202,763752), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1204,763752), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1213,763752), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1216,763752), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1219,763752), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1219,763752), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1232,763752), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1253,763752), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1259,763752), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1261,763752), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1270,763752), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1272,763752), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1277,763752), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1279,763752), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1279,763752), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1279,763752), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1286,763752), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1289,763752), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1291,763752), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1291,763752), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1292,763752), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1294,763752), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1295,763752), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1297,763752), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1299,763752), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1302,763752), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1306,763752), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1307,763752), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1307,763752), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1308,763752), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1308,763752), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1312,763752), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1312,763752), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1322,763752), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1324,763752), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1328,763752), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1343,763752), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1350,763752), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1351,763752), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1353,763752), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1356,763752), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1362,763752), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1371,763752), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1371,763752), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1390,763752), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1394,763752), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1402,763752), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1407,763752), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1407,763752), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1410,763752), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1415,763752), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 1416
gpu_sim_insn = 917504
gpu_ipc =     647.9548
gpu_tot_sim_cycle = 765168
gpu_tot_sim_insn = 16821818
gpu_tot_ipc =      21.9845
gpu_tot_issued_cta = 2304
gpu_stall_dramfull = 1943007
gpu_stall_icnt2sh    = 4810314
gpu_total_sim_rate=42265

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 941138
	L1I_total_cache_misses = 997
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6699
L1D_cache:
	L1D_cache_core[0]: Access = 79824, Miss = 66235, Miss_rate = 0.830, Pending_hits = 4714, Reservation_fails = 587019
	L1D_cache_core[1]: Access = 81240, Miss = 67781, Miss_rate = 0.834, Pending_hits = 4822, Reservation_fails = 598796
	L1D_cache_core[2]: Access = 85035, Miss = 70294, Miss_rate = 0.827, Pending_hits = 5019, Reservation_fails = 607930
	L1D_cache_core[3]: Access = 84566, Miss = 70471, Miss_rate = 0.833, Pending_hits = 4865, Reservation_fails = 606719
	L1D_cache_core[4]: Access = 84726, Miss = 70489, Miss_rate = 0.832, Pending_hits = 5035, Reservation_fails = 609529
	L1D_cache_core[5]: Access = 83150, Miss = 68929, Miss_rate = 0.829, Pending_hits = 4941, Reservation_fails = 609443
	L1D_cache_core[6]: Access = 84162, Miss = 70018, Miss_rate = 0.832, Pending_hits = 4950, Reservation_fails = 608899
	L1D_cache_core[7]: Access = 81215, Miss = 67808, Miss_rate = 0.835, Pending_hits = 4869, Reservation_fails = 603132
	L1D_cache_core[8]: Access = 87002, Miss = 72510, Miss_rate = 0.833, Pending_hits = 5005, Reservation_fails = 619724
	L1D_cache_core[9]: Access = 83039, Miss = 69456, Miss_rate = 0.836, Pending_hits = 4853, Reservation_fails = 613922
	L1D_cache_core[10]: Access = 79329, Miss = 66427, Miss_rate = 0.837, Pending_hits = 4756, Reservation_fails = 595938
	L1D_cache_core[11]: Access = 80437, Miss = 67119, Miss_rate = 0.834, Pending_hits = 4750, Reservation_fails = 602596
	L1D_cache_core[12]: Access = 79237, Miss = 65823, Miss_rate = 0.831, Pending_hits = 4760, Reservation_fails = 588159
	L1D_cache_core[13]: Access = 84007, Miss = 69890, Miss_rate = 0.832, Pending_hits = 4950, Reservation_fails = 614688
	L1D_cache_core[14]: Access = 82283, Miss = 68604, Miss_rate = 0.834, Pending_hits = 4797, Reservation_fails = 609221
	L1D_total_cache_accesses = 1239252
	L1D_total_cache_misses = 1031854
	L1D_total_cache_miss_rate = 0.8326
	L1D_total_cache_pending_hits = 73086
	L1D_total_cache_reservation_fails = 9075715
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 135846
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 621950
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6643514
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135366
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 182
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2432201
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 940141
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 997
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6699
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2641, 2731, 2501, 2348, 2748, 2425, 2045, 2063, 2674, 3195, 2836, 2938, 2404, 2434, 2699, 2378, 2276, 2563, 2599, 2555, 2486, 2372, 2417, 1952, 1530, 2120, 2013, 2280, 2285, 2504, 2159, 1941, 2266, 2276, 2560, 2194, 2669, 2521, 2303, 2109, 1820, 1862, 2025, 1847, 1778, 1790, 1977, 1743, 
gpgpu_n_tot_thrd_icount = 55027648
gpgpu_n_tot_w_icount = 1719614
gpgpu_n_stall_shd_mem = 9917415
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 621950
gpgpu_n_mem_write_global = 413223
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2100838
gpgpu_n_store_insn = 679562
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1747366
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9914243
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16475049	W0_Idle:809458	W0_Scoreboard:3128115	W1:423098	W2:194134	W3:125979	W4:88423	W5:67870	W6:62508	W7:52447	W8:47436	W9:44560	W10:38497	W11:35110	W12:30981	W13:27322	W14:23904	W15:21412	W16:16939	W17:14539	W18:13573	W19:12639	W20:13273	W21:12848	W22:14114	W23:13718	W24:13179	W25:11564	W26:10033	W27:6624	W28:3588	W29:2059	W30:588	W31:123	W32:276532
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4975600 {8:621950,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16548344 {40:412970,72:76,136:177,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84585200 {136:621950,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3305784 {8:413223,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 628 
maxdqlatency = 0 
maxmflatency = 1332 
averagemflatency = 395 
max_icnt2mem_latency = 906 
max_icnt2sh_latency = 762372 
mrq_lat_table:21258 	162 	439 	638 	685 	364 	266 	234 	73 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	133351 	713900 	187867 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	83505 	29903 	79120 	323236 	244589 	270540 	4355 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	35970 	295672 	271864 	18355 	104 	0 	0 	2 	11 	40 	978 	9424 	18145 	44139 	99241 	168484 	72759 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	94 	1433 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        19        16        16        16        16        16        16        16        16 
dram[1]:        16        16        22        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        17        17        18        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        24        16        16        16        16        16        18        16        24        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        20        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     84206     84258    124903    124229    127792    127831    155749    156077    117969    113708    102345    102888    102990    101171     92064     93033 
dram[1]:    104112     95845    124200    123782    127853    128028     98884    102005    105053    153680    118068    112644     83757     91400     85988     96812 
dram[2]:     89400     87154    117906    117990    127834    125282    152628    153656    123134    138855    102689    102876     94213    101206    133633    143994 
dram[3]:    145359    150751    118004    117983    129191    126015    101835    105403    102399    117713    108009    135444     73793     83357     67772    130272 
dram[4]:    118869    112044    117592    116573    144344    144486    151982    152137    153898    112549    101579    102037    115368     95672    131023     92941 
dram[5]:    150647    155586    118120    118375    144997    145022    100939    101345    104297    105763    104778    105500     95944     86300    140743    133257 
average row accesses per activate:
dram[0]:  4.461538  4.178571  4.196429  4.189655  4.962264  5.404255  3.465116  4.068493  6.063830  5.444445  3.588235  3.128205  4.035088  3.947368  9.347826  7.333333 
dram[1]:  5.288889  5.785714  5.200000  4.745098  4.060606  3.486842  4.253731  4.191781  4.027397  4.070423  4.636364  4.803922  3.287879  4.092593  4.744681  5.538462 
dram[2]:  4.823529  4.433962  4.050848  3.933333  5.382979  4.678571  6.195652  6.204082  4.718750  4.126760  3.297297  3.521127  4.313725  3.393939  4.866667  4.604167 
dram[3]:  4.836735  4.833333  6.205128  5.581395  3.984127  3.921875  5.407407  4.378788  4.313433  4.101449  3.383562  3.686567  3.982456  4.377358  5.414634  4.888889 
dram[4]:  7.838710  6.971428  4.666667  4.000000  4.517857  4.833333  4.629032  5.071429  6.319149  6.386364  3.493151  4.172414  4.222222  3.446154  9.500000  7.629630 
dram[5]:  4.615385  3.422535  3.025000  2.809524  4.283333  3.753425  4.171429  5.425926  3.721519  3.773333  4.080645  4.938776  3.879310  3.476191  5.833333  4.955555 
average row locality = 24121/5432 = 4.440537
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       215       216       215       225       237       229       267       267       259       268       233       237       225       221       215       220 
dram[1]:       220       222       214       221       238       237       256       275       265       263       243       236       216       220       223       216 
dram[2]:       226       216       219       218       227       239       259       273       274       267       235       241       219       220       219       221 
dram[3]:       219       214       222       222       223       227       259       257       265       257       238       238       220       225       222       220 
dram[4]:       223       225       219       219       223       230       259       257       271       256       245       234       223       221       228       206 
dram[5]:       223       221       224       218       232       241       261       265       268       258       243       234       219       217       210       223 
total reads: 22511
bank skew: 275/206 = 1.33
chip skew: 3773/3728 = 1.01
number of total write accesses:
dram[0]:        17        18        20        18        26        25        31        30        26        26        11         7         5         4         0         0 
dram[1]:        18        21        20        21        30        28        29        31        29        26        12         9         1         1         0         0 
dram[2]:        20        19        20        18        26        23        26        31        28        26         9         9         1         4         0         0 
dram[3]:        18        18        20        18        28        24        33        32        24        26         9         9         7         7         0         0 
dram[4]:        20        19        19        17        30        31        28        27        26        25        10         8         5         3         0         0 
dram[5]:        17        22        18        18        25        33        31        28        26        25        10         8         6         2         0         0 
total reads: 1610
min_bank_accesses = 0!
chip skew: 276/260 = 1.06
average mf latency per bank:
dram[0]:       8580      8653      9543      9372      8848      9040      8244      8033      7665      7520     17166     17473     28365     29118     42029     41674
dram[1]:       8694      8661      9616      9761      8945      9320      8858      8474      7930      8094     16121     18108     30557     31136     42319     44440
dram[2]:       8435      8756      9196      9533      9254      9251      8436      8115      7627      8103     16987     18389     29821     31176     41027     43150
dram[3]:       8660      8698      9296      9464      9085      9309      8342      8240      7828      7770     16885     17199     29010     29265     41655     42447
dram[4]:      10934      8363     12505      9603     12180      9068     11306      8407     10117      7754    102023     18117     38709     30806     54030     45069
dram[5]:       8294      8556      9098      9903      8718      8646      7870      8235      7312      8247     16876     18238     28471     31694     42044     42182
maximum mf latency per bank:
dram[0]:        895       808       980       905       889       857       844       871       883       916       833       926      1088      1138      1061      1035
dram[1]:        942       914       965       892       851       911       963       910       885       932       888       961       916       937      1025      1057
dram[2]:        884       857       953       945       964       996       885       911       929       944       988      1026       933      1129       922      1072
dram[3]:        955       872       843       861       954       899       999       804       944       905       888       975       947       882       951       880
dram[4]:        997      1036      1232       840      1079      1332      1051      1046      1038       939      1108      1115      1112      1122      1084      1094
dram[5]:        851       900       976       853       967       890       800       999       857      1018       993       896       979      1021       922       952

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1010013 n_nop=992724 n_act=895 n_pre=879 n_req=4013 n_rd=14996 n_write=519 bw_util=0.03072
n_activity=87401 dram_eff=0.355
bk0: 860a 1006165i bk1: 864a 1005714i bk2: 860a 1005478i bk3: 900a 1005444i bk4: 948a 1004978i bk5: 916a 1004483i bk6: 1068a 1003982i bk7: 1068a 1003501i bk8: 1036a 1005544i bk9: 1072a 1005027i bk10: 932a 1004963i bk11: 948a 1004336i bk12: 900a 1004414i bk13: 884a 1004096i bk14: 860a 1005376i bk15: 880a 1005151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0469073
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1010013 n_nop=992578 n_act=921 n_pre=905 n_req=4041 n_rd=15060 n_write=549 bw_util=0.03091
n_activity=91805 dram_eff=0.34
bk0: 880a 1006337i bk1: 888a 1006015i bk2: 856a 1006058i bk3: 884a 1005866i bk4: 952a 1005008i bk5: 948a 1004848i bk6: 1024a 1004665i bk7: 1100a 1003733i bk8: 1060a 1004597i bk9: 1052a 1004677i bk10: 972a 1005661i bk11: 944a 1005582i bk12: 864a 1005448i bk13: 880a 1005242i bk14: 892a 1005419i bk15: 864a 1005765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0127196
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1010013 n_nop=992618 n_act=911 n_pre=895 n_req=4033 n_rd=15092 n_write=497 bw_util=0.03087
n_activity=87425 dram_eff=0.3566
bk0: 904a 1005811i bk1: 864a 1005911i bk2: 876a 1005584i bk3: 872a 1005241i bk4: 908a 1005213i bk5: 956a 1005203i bk6: 1036a 1004829i bk7: 1092a 1003985i bk8: 1096a 1004625i bk9: 1068a 1004506i bk10: 940a 1004931i bk11: 964a 1004465i bk12: 876a 1005443i bk13: 880a 1004390i bk14: 876a 1005229i bk15: 884a 1005316i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0340996
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1010013 n_nop=992793 n_act=898 n_pre=882 n_req=4001 n_rd=14912 n_write=528 bw_util=0.03057
n_activity=90598 dram_eff=0.3408
bk0: 876a 1006095i bk1: 856a 1006035i bk2: 888a 1006119i bk3: 888a 1006009i bk4: 892a 1005524i bk5: 908a 1005315i bk6: 1036a 1004947i bk7: 1028a 1004219i bk8: 1060a 1005024i bk9: 1028a 1005041i bk10: 952a 1005352i bk11: 952a 1005153i bk12: 880a 1005595i bk13: 900a 1005010i bk14: 888a 1005727i bk15: 880a 1005930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0116018
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1010013 n_nop=992952 n_act=796 n_pre=780 n_req=4007 n_rd=14956 n_write=529 bw_util=0.03066
n_activity=85953 dram_eff=0.3603
bk0: 892a 1006404i bk1: 900a 1005915i bk2: 876a 1005800i bk3: 876a 1005676i bk4: 892a 1004422i bk5: 920a 1004325i bk6: 1036a 1003634i bk7: 1028a 1004291i bk8: 1084a 1005271i bk9: 1024a 1005202i bk10: 980a 1004512i bk11: 936a 1004501i bk12: 892a 1004380i bk13: 884a 1004132i bk14: 912a 1005214i bk15: 824a 1005382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.053527
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1010013 n_nop=992440 n_act=1011 n_pre=995 n_req=4026 n_rd=15028 n_write=539 bw_util=0.03083
n_activity=93405 dram_eff=0.3333
bk0: 892a 1005968i bk1: 884a 1005337i bk2: 896a 1005303i bk3: 872a 1005128i bk4: 928a 1004847i bk5: 964a 1004384i bk6: 1044a 1004466i bk7: 1060a 1004622i bk8: 1072a 1004743i bk9: 1032a 1004800i bk10: 972a 1005367i bk11: 936a 1005807i bk12: 876a 1005558i bk13: 868a 1005123i bk14: 840a 1005863i bk15: 892a 1005325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0130533

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82301, Miss = 1866, Miss_rate = 0.023, Pending_hits = 1081, Reservation_fails = 340
L2_cache_bank[1]: Access = 82734, Miss = 1883, Miss_rate = 0.023, Pending_hits = 1060, Reservation_fails = 78
L2_cache_bank[2]: Access = 82391, Miss = 1875, Miss_rate = 0.023, Pending_hits = 1142, Reservation_fails = 107
L2_cache_bank[3]: Access = 83721, Miss = 1890, Miss_rate = 0.023, Pending_hits = 1159, Reservation_fails = 0
L2_cache_bank[4]: Access = 81978, Miss = 1878, Miss_rate = 0.023, Pending_hits = 1115, Reservation_fails = 0
L2_cache_bank[5]: Access = 83404, Miss = 1895, Miss_rate = 0.023, Pending_hits = 1105, Reservation_fails = 0
L2_cache_bank[6]: Access = 82643, Miss = 1868, Miss_rate = 0.023, Pending_hits = 1117, Reservation_fails = 0
L2_cache_bank[7]: Access = 83256, Miss = 1860, Miss_rate = 0.022, Pending_hits = 1094, Reservation_fails = 0
L2_cache_bank[8]: Access = 122623, Miss = 1891, Miss_rate = 0.015, Pending_hits = 1107, Reservation_fails = 0
L2_cache_bank[9]: Access = 83557, Miss = 1848, Miss_rate = 0.022, Pending_hits = 1136, Reservation_fails = 0
L2_cache_bank[10]: Access = 82976, Miss = 1880, Miss_rate = 0.023, Pending_hits = 1152, Reservation_fails = 0
L2_cache_bank[11]: Access = 83664, Miss = 1877, Miss_rate = 0.022, Pending_hits = 1102, Reservation_fails = 0
L2_total_cache_accesses = 1035248
L2_total_cache_misses = 22511
L2_total_cache_miss_rate = 0.0217
L2_total_cache_pending_hits = 13370
L2_total_cache_reservation_fails = 525
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 587174
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13319
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21457
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 187
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 412130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 42
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1051
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 227
L2_cache_data_port_util = 0.301
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=3523318
icnt_total_pkts_simt_to_mem=1449078
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.0275
	minimum = 6
	maximum = 32
Network latency average = 9.33198
	minimum = 6
	maximum = 27
Slowest packet = 2069756
Flit latency average = 7.94569
	minimum = 6
	maximum = 23
Slowest flit = 4969940
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0256853
	minimum = 0.0211864 (at node 0)
	maximum = 0.0310734 (at node 16)
Accepted packet rate average = 0.0256853
	minimum = 0.0211864 (at node 0)
	maximum = 0.0310734 (at node 16)
Injected flit rate average = 0.0770559
	minimum = 0.0211864 (at node 0)
	maximum = 0.155367 (at node 16)
Accepted flit rate average= 0.0770559
	minimum = 0.0254237 (at node 15)
	maximum = 0.127119 (at node 4)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.917 (9 samples)
	minimum = 6 (9 samples)
	maximum = 298.222 (9 samples)
Network latency average = 21.4714 (9 samples)
	minimum = 6 (9 samples)
	maximum = 255.222 (9 samples)
Flit latency average = 16.2272 (9 samples)
	minimum = 6 (9 samples)
	maximum = 252.889 (9 samples)
Fragmentation average = 0.0317094 (9 samples)
	minimum = 0 (9 samples)
	maximum = 156.222 (9 samples)
Injected packet rate average = 0.0514906 (9 samples)
	minimum = 0.040861 (9 samples)
	maximum = 0.0924074 (9 samples)
Accepted packet rate average = 0.0514906 (9 samples)
	minimum = 0.040861 (9 samples)
	maximum = 0.0924074 (9 samples)
Injected flit rate average = 0.128332 (9 samples)
	minimum = 0.0541368 (9 samples)
	maximum = 0.251409 (9 samples)
Accepted flit rate average = 0.128332 (9 samples)
	minimum = 0.0683571 (9 samples)
	maximum = 0.218503 (9 samples)
Injected packet size average = 2.49235 (9 samples)
Accepted packet size average = 2.49235 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 38 sec (398 sec)
gpgpu_simulation_rate = 42265 (inst/sec)
gpgpu_simulation_rate = 1922 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 9 times
Processing time: 396750.843750 (ms)
Result stored in result.txt
