

================================================================
== Vivado HLS Report for 'pooling2d_cl_array_array_ap_fixed_4u_config10_s'
================================================================
* Date:           Sat Apr  2 23:58:18 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      132|      132| 0.660 us | 0.660 us |  132|  132|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                |                                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                            Instance                            |                     Module                     |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_shift_line_buffer_array_ap_fixed_4u_config10_s_fu_146  |shift_line_buffer_array_ap_fixed_4u_config10_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +----------------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      130|      130|         5|          2|          1|    64|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    992|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     257|    128|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    195|    -|
|Register         |        -|      -|    1317|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1574|   1315|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       1|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+
    |                            Instance                            |                     Module                     | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+
    |call_ret_shift_line_buffer_array_ap_fixed_4u_config10_s_fu_146  |shift_line_buffer_array_ap_fixed_4u_config10_s  |        0|      0|  257|  128|    0|
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                           |                                                |        0|      0|  257|  128|    0|
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln211_fu_506_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln213_fu_518_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln216_fu_462_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln218_fu_474_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln233_fu_176_p2               |     +    |      0|  0|  15|           7|           1|
    |and_ln185_5_fu_396_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln185_6_fu_402_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln185_fu_390_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_229                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_235                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_311                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_321                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_326                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_330                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_886                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_891                  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op119         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op21          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_35_fu_414_p2          |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_36_fu_542_p2          |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_37_fu_420_p2          |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_38_fu_426_p2          |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_39_fu_566_p2          |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_40_fu_432_p2          |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_41_fu_438_p2          |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_42_fu_590_p2          |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_43_fu_444_p2          |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_44_fu_450_p2          |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_45_fu_614_p2          |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1496_fu_408_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln185_7_fu_364_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln185_8_fu_374_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln185_9_fu_384_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln185_fu_354_p2              |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln203_fu_456_p2              |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln207_fu_500_p2              |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln233_fu_170_p2              |   icmp   |      0|  0|  11|           7|           8|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln213_fu_524_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln218_fu_480_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln86_35_fu_537_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln86_37_fu_556_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln86_38_fu_561_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln86_40_fu_580_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln86_41_fu_585_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln86_43_fu_604_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln86_44_fu_609_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln86_fu_532_p3             |  select  |      0|  0|  32|           1|          32|
    |tmp_data_0_V_34_fu_548_p3         |  select  |      0|  0|  32|           1|          32|
    |tmp_data_1_V_32_fu_572_p3         |  select  |      0|  0|  32|           1|          32|
    |tmp_data_2_V_32_fu_596_p3         |  select  |      0|  0|  32|           1|          32|
    |tmp_data_3_V_32_fu_620_p3         |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 992|         751|         813|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  27|          5|    1|          5|
    |ap_done                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                      |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_128_p4      |   9|          2|    7|         14|
    |ap_phi_reg_pp0_iter2_storemerge_i_i_reg_135  |  15|          3|   32|         96|
    |ap_sig_allocacmp_sY_5_load                   |   9|          2|   32|         64|
    |data_V_data_0_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                        |   9|          2|    1|          2|
    |indvar_flatten_reg_124                       |   9|          2|    7|         14|
    |pX_5                                         |   9|          2|   32|         64|
    |pY_5                                         |   9|          2|   32|         64|
    |real_start                                   |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                         |   9|          2|    1|          2|
    |sX_5                                         |   9|          2|   32|         64|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 195|         42|  186|        407|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln233_reg_649                                                            |   7|   0|    7|          0|
    |and_ln185_6_reg_754                                                          |   1|   0|    1|          0|
    |ap_CS_fsm                                                                    |   4|   0|    4|          0|
    |ap_done_reg                                                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_135                                  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge_i_i_reg_135                                  |  32|   0|   32|          0|
    |call_ret_shift_line_buffer_array_ap_fixed_4u_config10_s_fu_146_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1496_35_reg_763                                                       |   1|   0|    1|          0|
    |icmp_ln1496_37_reg_768                                                       |   1|   0|    1|          0|
    |icmp_ln1496_38_reg_773                                                       |   1|   0|    1|          0|
    |icmp_ln1496_40_reg_778                                                       |   1|   0|    1|          0|
    |icmp_ln1496_41_reg_783                                                       |   1|   0|    1|          0|
    |icmp_ln1496_43_reg_788                                                       |   1|   0|    1|          0|
    |icmp_ln1496_44_reg_793                                                       |   1|   0|    1|          0|
    |icmp_ln1496_reg_758                                                          |   1|   0|    1|          0|
    |icmp_ln203_reg_798                                                           |   1|   0|    1|          0|
    |icmp_ln207_reg_807                                                           |   1|   0|    1|          0|
    |icmp_ln233_reg_645                                                           |   1|   0|    1|          0|
    |icmp_ln233_reg_645_pp0_iter1_reg                                             |   1|   0|    1|          0|
    |indvar_flatten_reg_124                                                       |   7|   0|    7|          0|
    |kernel_data_V_7_12                                                           |  32|   0|   32|          0|
    |kernel_data_V_7_13                                                           |  32|   0|   32|          0|
    |kernel_data_V_7_14                                                           |  32|   0|   32|          0|
    |kernel_data_V_7_15                                                           |  32|   0|   32|          0|
    |kernel_data_V_7_4                                                            |  32|   0|   32|          0|
    |kernel_data_V_7_5                                                            |  32|   0|   32|          0|
    |kernel_data_V_7_6                                                            |  32|   0|   32|          0|
    |kernel_data_V_7_7                                                            |  32|   0|   32|          0|
    |pX_5                                                                         |  32|   0|   32|          0|
    |pY_5                                                                         |  32|   0|   32|          0|
    |pool_window_0_V_10_reg_694                                                   |  32|   0|   32|          0|
    |pool_window_0_V_2_reg_699                                                    |  32|   0|   32|          0|
    |pool_window_0_V_3_reg_709                                                    |  32|   0|   32|          0|
    |pool_window_0_V_reg_704                                                      |  32|   0|   32|          0|
    |pool_window_1_V_10_reg_714                                                   |  32|   0|   32|          0|
    |pool_window_1_V_2_reg_724                                                    |  32|   0|   32|          0|
    |pool_window_1_V_3_reg_729                                                    |  32|   0|   32|          0|
    |pool_window_1_V_reg_719                                                      |  32|   0|   32|          0|
    |pool_window_2_V_10_reg_674                                                   |  32|   0|   32|          0|
    |pool_window_2_V_2_reg_679                                                    |  32|   0|   32|          0|
    |pool_window_2_V_3_reg_689                                                    |  32|   0|   32|          0|
    |pool_window_2_V_reg_684                                                      |  32|   0|   32|          0|
    |pool_window_3_V_10_reg_734                                                   |  32|   0|   32|          0|
    |pool_window_3_V_2_reg_744                                                    |  32|   0|   32|          0|
    |pool_window_3_V_3_reg_749                                                    |  32|   0|   32|          0|
    |pool_window_3_V_reg_739                                                      |  32|   0|   32|          0|
    |sX_5                                                                         |  32|   0|   32|          0|
    |sY_5                                                                         |  32|   0|   32|          0|
    |select_ln213_reg_811                                                         |  32|   0|   32|          0|
    |select_ln218_reg_802                                                         |  32|   0|   32|          0|
    |start_once_reg                                                               |   1|   0|    1|          0|
    |tmp_data_0_V_34_reg_816                                                      |  32|   0|   32|          0|
    |tmp_data_0_V_reg_654                                                         |  32|   0|   32|          0|
    |tmp_data_1_V_32_reg_821                                                      |  32|   0|   32|          0|
    |tmp_data_1_V_reg_659                                                         |  32|   0|   32|          0|
    |tmp_data_2_V_32_reg_826                                                      |  32|   0|   32|          0|
    |tmp_data_2_V_reg_664                                                         |  32|   0|   32|          0|
    |tmp_data_3_V_32_reg_831                                                      |  32|   0|   32|          0|
    |tmp_data_3_V_reg_669                                                         |  32|   0|   32|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        |1317|   0| 1317|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,4u>,config10> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,4u>,config10> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,4u>,config10> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,4u>,config10> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,4u>,config10> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,4u>,config10> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,4u>,config10> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,4u>,config10> | return value |
|start_out                | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,4u>,config10> | return value |
|start_write              | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,4u>,config10> | return value |
|data_V_data_0_V_dout     |  in |   32|   ap_fifo  |                 data_V_data_0_V                 |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_0_V                 |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                 data_V_data_0_V                 |    pointer   |
|data_V_data_1_V_dout     |  in |   32|   ap_fifo  |                 data_V_data_1_V                 |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_1_V                 |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                 data_V_data_1_V                 |    pointer   |
|data_V_data_2_V_dout     |  in |   32|   ap_fifo  |                 data_V_data_2_V                 |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_2_V                 |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                 data_V_data_2_V                 |    pointer   |
|data_V_data_3_V_dout     |  in |   32|   ap_fifo  |                 data_V_data_3_V                 |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_3_V                 |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                 data_V_data_3_V                 |    pointer   |
|res_V_data_0_V_din       | out |   32|   ap_fifo  |                  res_V_data_0_V                 |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_0_V                 |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                  res_V_data_0_V                 |    pointer   |
|res_V_data_1_V_din       | out |   32|   ap_fifo  |                  res_V_data_1_V                 |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_1_V                 |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                  res_V_data_1_V                 |    pointer   |
|res_V_data_2_V_din       | out |   32|   ap_fifo  |                  res_V_data_2_V                 |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_2_V                 |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                  res_V_data_2_V                 |    pointer   |
|res_V_data_3_V_din       | out |   32|   ap_fifo  |                  res_V_data_3_V                 |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_3_V                 |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                  res_V_data_3_V                 |    pointer   |
+-------------------------+-----+-----+------------+-------------------------------------------------+--------------+

