TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE    1

       1                    ;******************************************************************************
       2                    ;* TMS320C6x C/C++ Codegen                                          PC v7.4.2 *
       3                    ;* Date/Time created: Sat Sep 26 11:09:46 2015                                *
       4                    ;******************************************************************************
       5                            .compiler_opts --abi=eabi --c64p_l1d_workaround=off --endian=little --hll_source=on --long_pre
       6                    
       7                    ;******************************************************************************
       8                    ;* GLOBAL FILE PARAMETERS                                                     *
       9                    ;*                                                                            *
      10                    ;*   Architecture      : TMS320C66xx                                          *
      11                    ;*   Optimization      : Enabled at level 3                                   *
      12                    ;*   Optimizing for    : Speed                                                *
      13                    ;*                       Based on options: -o3, no -ms                        *
      14                    ;*   Endian            : Little                                               *
      15                    ;*   Interrupt Thrshld : 10000                                                *
      16                    ;*   Data Access Model : Far                                                  *
      17                    ;*   Pipelining        : Enabled                                              *
      18                    ;*   Speculate Loads   : Enabled with threshold = 0                           *
      19                    ;*   Memory Aliases    : Presume are aliases (pessimistic)                    *
      20                    ;*   Debug Info        : DWARF Debug w/Optimization                           *
      21                    ;*                                                                            *
      22                    ;******************************************************************************
      23                    
      24                            .asg    A15, FP
      25                            .asg    B14, DP
      26                            .asg    B15, SP
      27                            .global $bss
      28                    
      29                    
      30                    $C$DW$CU        .dwtag  DW_TAG_compile_unit
      31                            .dwattr $C$DW$CU, DW_AT_name("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disp
      32                            .dwattr $C$DW$CU, DW_AT_producer("TI TMS320C6x C/C++ Codegen PC v7.4.2 Copyright (c) 1996-2012
      33                            .dwattr $C$DW$CU, DW_AT_TI_version(0x01)
      34                            .dwattr $C$DW$CU, DW_AT_comp_dir("c:\nightlybuilds\vlib\ti\vlib\vlib\examples")
      35                    
      36                    $C$DW$1 .dwtag  DW_TAG_subprogram, DW_AT_name("_itoll")
      37                            .dwattr $C$DW$1, DW_AT_TI_symbol_name("_itoll")
      38                            .dwattr $C$DW$1, DW_AT_type(*$C$DW$T$14)
      39                            .dwattr $C$DW$1, DW_AT_declaration
      40                            .dwattr $C$DW$1, DW_AT_external
      41                            .dwattr $C$DW$1, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/c
      42                            .dwattr $C$DW$1, DW_AT_decl_line(0xdf)
      43                            .dwattr $C$DW$1, DW_AT_decl_column(0x0b)
      44                    $C$DW$2 .dwtag  DW_TAG_formal_parameter
      45                            .dwattr $C$DW$2, DW_AT_type(*$C$DW$T$11)
      46                    $C$DW$3 .dwtag  DW_TAG_formal_parameter
      47                            .dwattr $C$DW$3, DW_AT_type(*$C$DW$T$11)
      48                            .dwendtag $C$DW$1
      49                    
      50                    
      51                    $C$DW$4 .dwtag  DW_TAG_subprogram, DW_AT_name("printf")
      52                            .dwattr $C$DW$4, DW_AT_TI_symbol_name("printf")
      53                            .dwattr $C$DW$4, DW_AT_type(*$C$DW$T$10)
      54                            .dwattr $C$DW$4, DW_AT_declaration
      55                            .dwattr $C$DW$4, DW_AT_external
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE    2

      56                            .dwattr $C$DW$4, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/s
      57                            .dwattr $C$DW$4, DW_AT_decl_line(0xb8)
      58                            .dwattr $C$DW$4, DW_AT_decl_column(0x19)
      59                    $C$DW$5 .dwtag  DW_TAG_formal_parameter
      60                            .dwattr $C$DW$5, DW_AT_type(*$C$DW$T$106)
      61                    $C$DW$6 .dwtag  DW_TAG_unspecified_parameters
      62                            .dwendtag $C$DW$4
      63                    
      64                    
      65                    $C$DW$7 .dwtag  DW_TAG_subprogram, DW_AT_name("sprintf")
      66                            .dwattr $C$DW$7, DW_AT_TI_symbol_name("sprintf")
      67                            .dwattr $C$DW$7, DW_AT_type(*$C$DW$T$10)
      68                            .dwattr $C$DW$7, DW_AT_declaration
      69                            .dwattr $C$DW$7, DW_AT_external
      70                            .dwattr $C$DW$7, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/s
      71                            .dwattr $C$DW$7, DW_AT_decl_line(0xbc)
      72                            .dwattr $C$DW$7, DW_AT_decl_column(0x19)
      73                    $C$DW$8 .dwtag  DW_TAG_formal_parameter
      74                            .dwattr $C$DW$8, DW_AT_type(*$C$DW$T$61)
      75                    $C$DW$9 .dwtag  DW_TAG_formal_parameter
      76                            .dwattr $C$DW$9, DW_AT_type(*$C$DW$T$106)
      77                    $C$DW$10        .dwtag  DW_TAG_unspecified_parameters
      78                            .dwendtag $C$DW$7
      79                    
      80                    
      81                    $C$DW$11        .dwtag  DW_TAG_subprogram, DW_AT_name("memset")
      82                            .dwattr $C$DW$11, DW_AT_TI_symbol_name("memset")
      83                            .dwattr $C$DW$11, DW_AT_type(*$C$DW$T$3)
      84                            .dwattr $C$DW$11, DW_AT_declaration
      85                            .dwattr $C$DW$11, DW_AT_external
      86                            .dwattr $C$DW$11, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/
      87                            .dwattr $C$DW$11, DW_AT_decl_line(0x5b)
      88                            .dwattr $C$DW$11, DW_AT_decl_column(0x16)
      89                    $C$DW$12        .dwtag  DW_TAG_formal_parameter
      90                            .dwattr $C$DW$12, DW_AT_type(*$C$DW$T$3)
      91                    $C$DW$13        .dwtag  DW_TAG_formal_parameter
      92                            .dwattr $C$DW$13, DW_AT_type(*$C$DW$T$10)
      93                    $C$DW$14        .dwtag  DW_TAG_formal_parameter
      94                            .dwattr $C$DW$14, DW_AT_type(*$C$DW$T$54)
      95                            .dwendtag $C$DW$11
      96                    
      97                    
      98                    $C$DW$15        .dwtag  DW_TAG_subprogram, DW_AT_name("malloc")
      99                            .dwattr $C$DW$15, DW_AT_TI_symbol_name("malloc")
     100                            .dwattr $C$DW$15, DW_AT_type(*$C$DW$T$3)
     101                            .dwattr $C$DW$15, DW_AT_declaration
     102                            .dwattr $C$DW$15, DW_AT_external
     103                            .dwattr $C$DW$15, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/
     104                            .dwattr $C$DW$15, DW_AT_decl_line(0x82)
     105                            .dwattr $C$DW$15, DW_AT_decl_column(0x19)
     106                    $C$DW$16        .dwtag  DW_TAG_formal_parameter
     107                            .dwattr $C$DW$16, DW_AT_type(*$C$DW$T$54)
     108                            .dwendtag $C$DW$15
     109                    
     110                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE    3

     111                    $C$DW$17        .dwtag  DW_TAG_subprogram, DW_AT_name("free")
     112                            .dwattr $C$DW$17, DW_AT_TI_symbol_name("free")
     113                            .dwattr $C$DW$17, DW_AT_declaration
     114                            .dwattr $C$DW$17, DW_AT_external
     115                            .dwattr $C$DW$17, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/
     116                            .dwattr $C$DW$17, DW_AT_decl_line(0x86)
     117                            .dwattr $C$DW$17, DW_AT_decl_column(0x19)
     118                    $C$DW$18        .dwtag  DW_TAG_formal_parameter
     119                            .dwattr $C$DW$18, DW_AT_type(*$C$DW$T$3)
     120                            .dwendtag $C$DW$17
     121                    
     122                    
     123                    $C$DW$19        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_cache_inval")
     124                            .dwattr $C$DW$19, DW_AT_TI_symbol_name("VLIB_cache_inval")
     125                            .dwattr $C$DW$19, DW_AT_type(*$C$DW$T$10)
     126                            .dwattr $C$DW$19, DW_AT_declaration
     127                            .dwattr $C$DW$19, DW_AT_external
     128                            .dwattr $C$DW$19, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\c
     129                            .dwattr $C$DW$19, DW_AT_decl_line(0x58)
     130                            .dwattr $C$DW$19, DW_AT_decl_column(0x05)
     131                    
     132                    $C$DW$20        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_profile_init")
     133                            .dwattr $C$DW$20, DW_AT_TI_symbol_name("VLIB_profile_init")
     134                            .dwattr $C$DW$20, DW_AT_declaration
     135                            .dwattr $C$DW$20, DW_AT_external
     136                            .dwattr $C$DW$20, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\c
     137                            .dwattr $C$DW$20, DW_AT_decl_line(0x7b)
     138                            .dwattr $C$DW$20, DW_AT_decl_column(0x06)
     139                    $C$DW$21        .dwtag  DW_TAG_formal_parameter
     140                            .dwattr $C$DW$21, DW_AT_type(*$C$DW$T$10)
     141                    $C$DW$22        .dwtag  DW_TAG_formal_parameter
     142                            .dwattr $C$DW$22, DW_AT_type(*$C$DW$T$61)
     143                            .dwendtag $C$DW$20
     144                    
     145                    
     146                    $C$DW$23        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_formula_add_test")
     147                            .dwattr $C$DW$23, DW_AT_TI_symbol_name("VLIB_formula_add_test")
     148                            .dwattr $C$DW$23, DW_AT_declaration
     149                            .dwattr $C$DW$23, DW_AT_external
     150                            .dwattr $C$DW$23, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\c
     151                            .dwattr $C$DW$23, DW_AT_decl_line(0x7d)
     152                            .dwattr $C$DW$23, DW_AT_decl_column(0x06)
     153                    $C$DW$24        .dwtag  DW_TAG_formal_parameter
     154                            .dwattr $C$DW$24, DW_AT_type(*$C$DW$T$10)
     155                    $C$DW$25        .dwtag  DW_TAG_formal_parameter
     156                            .dwattr $C$DW$25, DW_AT_type(*$C$DW$T$10)
     157                    $C$DW$26        .dwtag  DW_TAG_formal_parameter
     158                            .dwattr $C$DW$26, DW_AT_type(*$C$DW$T$10)
     159                    $C$DW$27        .dwtag  DW_TAG_formal_parameter
     160                            .dwattr $C$DW$27, DW_AT_type(*$C$DW$T$10)
     161                    $C$DW$28        .dwtag  DW_TAG_formal_parameter
     162                            .dwattr $C$DW$28, DW_AT_type(*$C$DW$T$61)
     163                    $C$DW$29        .dwtag  DW_TAG_formal_parameter
     164                            .dwattr $C$DW$29, DW_AT_type(*$C$DW$T$10)
     165                            .dwendtag $C$DW$23
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE    4

     166                    
     167                    
     168                    $C$DW$30        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_skip_test")
     169                            .dwattr $C$DW$30, DW_AT_TI_symbol_name("VLIB_skip_test")
     170                            .dwattr $C$DW$30, DW_AT_declaration
     171                            .dwattr $C$DW$30, DW_AT_external
     172                            .dwattr $C$DW$30, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\c
     173                            .dwattr $C$DW$30, DW_AT_decl_line(0x7e)
     174                            .dwattr $C$DW$30, DW_AT_decl_column(0x06)
     175                    $C$DW$31        .dwtag  DW_TAG_formal_parameter
     176                            .dwattr $C$DW$31, DW_AT_type(*$C$DW$T$61)
     177                            .dwendtag $C$DW$30
     178                    
     179                    
     180                    $C$DW$32        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_profile_cycle_report")
     181                            .dwattr $C$DW$32, DW_AT_TI_symbol_name("VLIB_profile_cycle_report")
     182                            .dwattr $C$DW$32, DW_AT_declaration
     183                            .dwattr $C$DW$32, DW_AT_external
     184                            .dwattr $C$DW$32, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\c
     185                            .dwattr $C$DW$32, DW_AT_decl_line(0x7f)
     186                            .dwattr $C$DW$32, DW_AT_decl_column(0x06)
     187                    $C$DW$33        .dwtag  DW_TAG_formal_parameter
     188                            .dwattr $C$DW$33, DW_AT_type(*$C$DW$T$10)
     189                    $C$DW$34        .dwtag  DW_TAG_formal_parameter
     190                            .dwattr $C$DW$34, DW_AT_type(*$C$DW$T$61)
     191                    $C$DW$35        .dwtag  DW_TAG_formal_parameter
     192                            .dwattr $C$DW$35, DW_AT_type(*$C$DW$T$61)
     193                            .dwendtag $C$DW$32
     194                    
     195                    
     196                    $C$DW$36        .dwtag  DW_TAG_subprogram, DW_AT_name("initStack")
     197                            .dwattr $C$DW$36, DW_AT_TI_symbol_name("initStack")
     198                            .dwattr $C$DW$36, DW_AT_declaration
     199                            .dwattr $C$DW$36, DW_AT_external
     200                            .dwattr $C$DW$36, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\c
     201                            .dwattr $C$DW$36, DW_AT_decl_line(0x80)
     202                            .dwattr $C$DW$36, DW_AT_decl_column(0x06)
     203                    $C$DW$37        .dwtag  DW_TAG_formal_parameter
     204                            .dwattr $C$DW$37, DW_AT_type(*$C$DW$T$23)
     205                            .dwendtag $C$DW$36
     206                    
     207                    
     208                    $C$DW$38        .dwtag  DW_TAG_subprogram, DW_AT_name("setStackDepth")
     209                            .dwattr $C$DW$38, DW_AT_TI_symbol_name("setStackDepth")
     210                            .dwattr $C$DW$38, DW_AT_declaration
     211                            .dwattr $C$DW$38, DW_AT_external
     212                            .dwattr $C$DW$38, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\c
     213                            .dwattr $C$DW$38, DW_AT_decl_line(0x81)
     214                            .dwattr $C$DW$38, DW_AT_decl_column(0x06)
     215                    
     216                    $C$DW$39        .dwtag  DW_TAG_subprogram, DW_AT_name("getSP")
     217                            .dwattr $C$DW$39, DW_AT_TI_symbol_name("getSP")
     218                            .dwattr $C$DW$39, DW_AT_type(*$C$DW$T$23)
     219                            .dwattr $C$DW$39, DW_AT_declaration
     220                            .dwattr $C$DW$39, DW_AT_external
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE    5

     221                            .dwattr $C$DW$39, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\c
     222                            .dwattr $C$DW$39, DW_AT_decl_line(0x82)
     223                            .dwattr $C$DW$39, DW_AT_decl_column(0x0a)
     224                    
     225                    $C$DW$40        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_stack_memory")
     226                            .dwattr $C$DW$40, DW_AT_TI_symbol_name("VLIB_stack_memory")
     227                            .dwattr $C$DW$40, DW_AT_declaration
     228                            .dwattr $C$DW$40, DW_AT_external
     229                            .dwattr $C$DW$40, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\c
     230                            .dwattr $C$DW$40, DW_AT_decl_line(0x83)
     231                            .dwattr $C$DW$40, DW_AT_decl_column(0x06)
     232                    
     233                    $C$DW$41        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_fillBuffer")
     234                            .dwattr $C$DW$41, DW_AT_TI_symbol_name("VLIB_fillBuffer")
     235                            .dwattr $C$DW$41, DW_AT_declaration
     236                            .dwattr $C$DW$41, DW_AT_external
     237                            .dwattr $C$DW$41, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\../c
     238                            .dwattr $C$DW$41, DW_AT_decl_line(0x7a)
     239                            .dwattr $C$DW$41, DW_AT_decl_column(0x06)
     240                    $C$DW$42        .dwtag  DW_TAG_formal_parameter
     241                            .dwattr $C$DW$42, DW_AT_type(*$C$DW$T$19)
     242                    $C$DW$43        .dwtag  DW_TAG_formal_parameter
     243                            .dwattr $C$DW$43, DW_AT_type(*$C$DW$T$19)
     244                    $C$DW$44        .dwtag  DW_TAG_formal_parameter
     245                            .dwattr $C$DW$44, DW_AT_type(*$C$DW$T$3)
     246                    $C$DW$45        .dwtag  DW_TAG_formal_parameter
     247                            .dwattr $C$DW$45, DW_AT_type(*$C$DW$T$3)
     248                    $C$DW$46        .dwtag  DW_TAG_formal_parameter
     249                            .dwattr $C$DW$46, DW_AT_type(*$C$DW$T$75)
     250                    $C$DW$47        .dwtag  DW_TAG_formal_parameter
     251                            .dwattr $C$DW$47, DW_AT_type(*$C$DW$T$75)
     252                    $C$DW$48        .dwtag  DW_TAG_formal_parameter
     253                            .dwattr $C$DW$48, DW_AT_type(*$C$DW$T$75)
     254                    $C$DW$49        .dwtag  DW_TAG_formal_parameter
     255                            .dwattr $C$DW$49, DW_AT_type(*$C$DW$T$19)
     256                    $C$DW$50        .dwtag  DW_TAG_formal_parameter
     257                            .dwattr $C$DW$50, DW_AT_type(*$C$DW$T$61)
     258                            .dwendtag $C$DW$41
     259                    
     260                    
     261                    $C$DW$51        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_malloc")
     262                            .dwattr $C$DW$51, DW_AT_TI_symbol_name("VLIB_malloc")
     263                            .dwattr $C$DW$51, DW_AT_type(*$C$DW$T$3)
     264                            .dwattr $C$DW$51, DW_AT_declaration
     265                            .dwattr $C$DW$51, DW_AT_external
     266                            .dwattr $C$DW$51, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\../c
     267                            .dwattr $C$DW$51, DW_AT_decl_line(0xb2)
     268                            .dwattr $C$DW$51, DW_AT_decl_column(0x07)
     269                    $C$DW$52        .dwtag  DW_TAG_formal_parameter
     270                            .dwattr $C$DW$52, DW_AT_type(*$C$DW$T$54)
     271                            .dwendtag $C$DW$51
     272                    
     273                    
     274                    $C$DW$53        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_free")
     275                            .dwattr $C$DW$53, DW_AT_TI_symbol_name("VLIB_free")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE    6

     276                            .dwattr $C$DW$53, DW_AT_declaration
     277                            .dwattr $C$DW$53, DW_AT_external
     278                            .dwattr $C$DW$53, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\../c
     279                            .dwattr $C$DW$53, DW_AT_decl_line(0xb7)
     280                            .dwattr $C$DW$53, DW_AT_decl_column(0x07)
     281                    $C$DW$54        .dwtag  DW_TAG_formal_parameter
     282                            .dwattr $C$DW$54, DW_AT_type(*$C$DW$T$3)
     283                            .dwendtag $C$DW$53
     284                    
     285                    
     286                    $C$DW$55        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_disparity_SAD8_cn")
     287                            .dwattr $C$DW$55, DW_AT_TI_symbol_name("VLIB_disparity_SAD8_cn")
     288                            .dwattr $C$DW$55, DW_AT_type(*$C$DW$T$24)
     289                            .dwattr $C$DW$55, DW_AT_declaration
     290                            .dwattr $C$DW$55, DW_AT_external
     291                            .dwattr $C$DW$55, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\../V
     292                            .dwattr $C$DW$55, DW_AT_decl_line(0x20)
     293                            .dwattr $C$DW$55, DW_AT_decl_column(0x09)
     294                    $C$DW$56        .dwtag  DW_TAG_formal_parameter
     295                            .dwattr $C$DW$56, DW_AT_type(*$C$DW$T$96)
     296                    $C$DW$57        .dwtag  DW_TAG_formal_parameter
     297                            .dwattr $C$DW$57, DW_AT_type(*$C$DW$T$96)
     298                    $C$DW$58        .dwtag  DW_TAG_formal_parameter
     299                            .dwattr $C$DW$58, DW_AT_type(*$C$DW$T$103)
     300                    $C$DW$59        .dwtag  DW_TAG_formal_parameter
     301                            .dwattr $C$DW$59, DW_AT_type(*$C$DW$T$103)
     302                    $C$DW$60        .dwtag  DW_TAG_formal_parameter
     303                            .dwattr $C$DW$60, DW_AT_type(*$C$DW$T$92)
     304                    $C$DW$61        .dwtag  DW_TAG_formal_parameter
     305                            .dwattr $C$DW$61, DW_AT_type(*$C$DW$T$24)
     306                    $C$DW$62        .dwtag  DW_TAG_formal_parameter
     307                            .dwattr $C$DW$62, DW_AT_type(*$C$DW$T$23)
     308                    $C$DW$63        .dwtag  DW_TAG_formal_parameter
     309                            .dwattr $C$DW$63, DW_AT_type(*$C$DW$T$24)
     310                    $C$DW$64        .dwtag  DW_TAG_formal_parameter
     311                            .dwattr $C$DW$64, DW_AT_type(*$C$DW$T$24)
     312                            .dwendtag $C$DW$55
     313                    
     314                    
     315                    $C$DW$65        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_disparity_SAD_firstRow8")
     316                            .dwattr $C$DW$65, DW_AT_TI_symbol_name("VLIB_disparity_SAD_firstRow8")
     317                            .dwattr $C$DW$65, DW_AT_type(*$C$DW$T$24)
     318                            .dwattr $C$DW$65, DW_AT_declaration
     319                            .dwattr $C$DW$65, DW_AT_external
     320                            .dwattr $C$DW$65, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\c66/
     321                            .dwattr $C$DW$65, DW_AT_decl_line(0x8a)
     322                            .dwattr $C$DW$65, DW_AT_decl_column(0x09)
     323                    $C$DW$66        .dwtag  DW_TAG_formal_parameter
     324                            .dwattr $C$DW$66, DW_AT_type(*$C$DW$T$96)
     325                    $C$DW$67        .dwtag  DW_TAG_formal_parameter
     326                            .dwattr $C$DW$67, DW_AT_type(*$C$DW$T$96)
     327                    $C$DW$68        .dwtag  DW_TAG_formal_parameter
     328                            .dwattr $C$DW$68, DW_AT_type(*$C$DW$T$103)
     329                    $C$DW$69        .dwtag  DW_TAG_formal_parameter
     330                            .dwattr $C$DW$69, DW_AT_type(*$C$DW$T$103)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE    7

     331                    $C$DW$70        .dwtag  DW_TAG_formal_parameter
     332                            .dwattr $C$DW$70, DW_AT_type(*$C$DW$T$103)
     333                    $C$DW$71        .dwtag  DW_TAG_formal_parameter
     334                            .dwattr $C$DW$71, DW_AT_type(*$C$DW$T$92)
     335                    $C$DW$72        .dwtag  DW_TAG_formal_parameter
     336                            .dwattr $C$DW$72, DW_AT_type(*$C$DW$T$24)
     337                    $C$DW$73        .dwtag  DW_TAG_formal_parameter
     338                            .dwattr $C$DW$73, DW_AT_type(*$C$DW$T$23)
     339                    $C$DW$74        .dwtag  DW_TAG_formal_parameter
     340                            .dwattr $C$DW$74, DW_AT_type(*$C$DW$T$24)
     341                    $C$DW$75        .dwtag  DW_TAG_formal_parameter
     342                            .dwattr $C$DW$75, DW_AT_type(*$C$DW$T$24)
     343                            .dwendtag $C$DW$65
     344                    
     345                    
     346                    $C$DW$76        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_disparity_SAD_firstRow8_cn")
     347                            .dwattr $C$DW$76, DW_AT_TI_symbol_name("VLIB_disparity_SAD_firstRow8_cn")
     348                            .dwattr $C$DW$76, DW_AT_type(*$C$DW$T$24)
     349                            .dwattr $C$DW$76, DW_AT_declaration
     350                            .dwattr $C$DW$76, DW_AT_external
     351                            .dwattr $C$DW$76, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\VLIB
     352                            .dwattr $C$DW$76, DW_AT_decl_line(0x21)
     353                            .dwattr $C$DW$76, DW_AT_decl_column(0x09)
     354                    $C$DW$77        .dwtag  DW_TAG_formal_parameter
     355                            .dwattr $C$DW$77, DW_AT_type(*$C$DW$T$96)
     356                    $C$DW$78        .dwtag  DW_TAG_formal_parameter
     357                            .dwattr $C$DW$78, DW_AT_type(*$C$DW$T$96)
     358                    $C$DW$79        .dwtag  DW_TAG_formal_parameter
     359                            .dwattr $C$DW$79, DW_AT_type(*$C$DW$T$103)
     360                    $C$DW$80        .dwtag  DW_TAG_formal_parameter
     361                            .dwattr $C$DW$80, DW_AT_type(*$C$DW$T$103)
     362                    $C$DW$81        .dwtag  DW_TAG_formal_parameter
     363                            .dwattr $C$DW$81, DW_AT_type(*$C$DW$T$103)
     364                    $C$DW$82        .dwtag  DW_TAG_formal_parameter
     365                            .dwattr $C$DW$82, DW_AT_type(*$C$DW$T$92)
     366                    $C$DW$83        .dwtag  DW_TAG_formal_parameter
     367                            .dwattr $C$DW$83, DW_AT_type(*$C$DW$T$24)
     368                    $C$DW$84        .dwtag  DW_TAG_formal_parameter
     369                            .dwattr $C$DW$84, DW_AT_type(*$C$DW$T$23)
     370                    $C$DW$85        .dwtag  DW_TAG_formal_parameter
     371                            .dwattr $C$DW$85, DW_AT_type(*$C$DW$T$24)
     372                    $C$DW$86        .dwtag  DW_TAG_formal_parameter
     373                            .dwattr $C$DW$86, DW_AT_type(*$C$DW$T$24)
     374                            .dwendtag $C$DW$76
     375                    
     376                    
     377                    $C$DW$87        .dwtag  DW_TAG_subprogram, DW_AT_name("disparity_SAD_firstRow8_getTestParams")
     378                            .dwattr $C$DW$87, DW_AT_TI_symbol_name("disparity_SAD_firstRow8_getTestParams")
     379                            .dwattr $C$DW$87, DW_AT_declaration
     380                            .dwattr $C$DW$87, DW_AT_external
     381                            .dwattr $C$DW$87, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\VLIB
     382                            .dwattr $C$DW$87, DW_AT_decl_line(0x2f)
     383                            .dwattr $C$DW$87, DW_AT_decl_column(0x06)
     384                    $C$DW$88        .dwtag  DW_TAG_formal_parameter
     385                            .dwattr $C$DW$88, DW_AT_type(*$C$DW$T$46)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE    8

     386                    $C$DW$89        .dwtag  DW_TAG_formal_parameter
     387                            .dwattr $C$DW$89, DW_AT_type(*$C$DW$T$78)
     388                            .dwendtag $C$DW$87
     389                    
     390                    $C$DW$90        .dwtag  DW_TAG_variable, DW_AT_name("test_cases")
     391                            .dwattr $C$DW$90, DW_AT_TI_symbol_name("test_cases")
     392                            .dwattr $C$DW$90, DW_AT_type(*$C$DW$T$24)
     393                            .dwattr $C$DW$90, DW_AT_declaration
     394                            .dwattr $C$DW$90, DW_AT_external
     395                            .dwattr $C$DW$90, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\../c
     396                            .dwattr $C$DW$90, DW_AT_decl_line(0x60)
     397                            .dwattr $C$DW$90, DW_AT_decl_column(0x13)
     398                    $C$DW$91        .dwtag  DW_TAG_variable, DW_AT_name("act_kernel")
     399                            .dwattr $C$DW$91, DW_AT_TI_symbol_name("act_kernel")
     400                            .dwattr $C$DW$91, DW_AT_type(*$C$DW$T$10)
     401                            .dwattr $C$DW$91, DW_AT_declaration
     402                            .dwattr $C$DW$91, DW_AT_external
     403                            .dwattr $C$DW$91, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\../c
     404                            .dwattr $C$DW$91, DW_AT_decl_line(0x62)
     405                            .dwattr $C$DW$91, DW_AT_decl_column(0x13)
     406                    $C$DW$92        .dwtag  DW_TAG_variable, DW_AT_name("desc")
     407                            .dwattr $C$DW$92, DW_AT_TI_symbol_name("desc")
     408                            .dwattr $C$DW$92, DW_AT_type(*$C$DW$T$162)
     409                            .dwattr $C$DW$92, DW_AT_declaration
     410                            .dwattr $C$DW$92, DW_AT_external
     411                            .dwattr $C$DW$92, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\../c
     412                            .dwattr $C$DW$92, DW_AT_decl_line(0x63)
     413                            .dwattr $C$DW$92, DW_AT_decl_column(0x13)
     414                    $C$DW$93        .dwtag  DW_TAG_variable, DW_AT_name("testPatternString")
     415                            .dwattr $C$DW$93, DW_AT_TI_symbol_name("testPatternString")
     416                            .dwattr $C$DW$93, DW_AT_type(*$C$DW$T$162)
     417                            .dwattr $C$DW$93, DW_AT_declaration
     418                            .dwattr $C$DW$93, DW_AT_external
     419                            .dwattr $C$DW$93, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\../c
     420                            .dwattr $C$DW$93, DW_AT_decl_line(0x64)
     421                            .dwattr $C$DW$93, DW_AT_decl_column(0x13)
     422                    $C$DW$94        .dwtag  DW_TAG_variable, DW_AT_name("est_test")
     423                            .dwattr $C$DW$94, DW_AT_TI_symbol_name("est_test")
     424                            .dwattr $C$DW$94, DW_AT_type(*$C$DW$T$10)
     425                            .dwattr $C$DW$94, DW_AT_declaration
     426                            .dwattr $C$DW$94, DW_AT_external
     427                            .dwattr $C$DW$94, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\c
     428                            .dwattr $C$DW$94, DW_AT_decl_line(0x75)
     429                            .dwattr $C$DW$94, DW_AT_decl_column(0x14)
     430                    $C$DW$95        .dwtag  DW_TAG_variable, DW_AT_name("beg_count")
     431                            .dwattr $C$DW$95, DW_AT_TI_symbol_name("beg_count")
     432                            .dwattr $C$DW$95, DW_AT_type(*$C$DW$T$152)
     433                            .dwattr $C$DW$95, DW_AT_declaration
     434                            .dwattr $C$DW$95, DW_AT_external
     435                            .dwattr $C$DW$95, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\c
     436                            .dwattr $C$DW$95, DW_AT_decl_line(0x76)
     437                            .dwattr $C$DW$95, DW_AT_decl_column(0x14)
     438                    $C$DW$96        .dwtag  DW_TAG_variable, DW_AT_name("end_count")
     439                            .dwattr $C$DW$96, DW_AT_TI_symbol_name("end_count")
     440                            .dwattr $C$DW$96, DW_AT_type(*$C$DW$T$152)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE    9

     441                            .dwattr $C$DW$96, DW_AT_declaration
     442                            .dwattr $C$DW$96, DW_AT_external
     443                            .dwattr $C$DW$96, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\c
     444                            .dwattr $C$DW$96, DW_AT_decl_line(0x77)
     445                            .dwattr $C$DW$96, DW_AT_decl_column(0x14)
     446                    $C$DW$97        .dwtag  DW_TAG_variable, DW_AT_name("overhead")
     447                            .dwattr $C$DW$97, DW_AT_TI_symbol_name("overhead")
     448                            .dwattr $C$DW$97, DW_AT_type(*$C$DW$T$152)
     449                            .dwattr $C$DW$97, DW_AT_declaration
     450                            .dwattr $C$DW$97, DW_AT_external
     451                            .dwattr $C$DW$97, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\c
     452                            .dwattr $C$DW$97, DW_AT_decl_line(0x78)
     453                            .dwattr $C$DW$97, DW_AT_decl_column(0x14)
     454                    $C$DW$98        .dwtag  DW_TAG_variable, DW_AT_name("cycles")
     455                            .dwattr $C$DW$98, DW_AT_TI_symbol_name("cycles")
     456                            .dwattr $C$DW$98, DW_AT_type(*$C$DW$T$153)
     457                            .dwattr $C$DW$98, DW_AT_declaration
     458                            .dwattr $C$DW$98, DW_AT_external
     459                            .dwattr $C$DW$98, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\c
     460                            .dwattr $C$DW$98, DW_AT_decl_line(0x79)
     461                            .dwattr $C$DW$98, DW_AT_decl_column(0x14)
     462                    ;       C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\bin\opt6x.exe C:\\Users\\gtbldadm\\AppData\
     463 00000000                   .sect   ".text"
     464                            .clink
     465                            .global VLIB_disparity_SAD_firstRow8_d
     466                    
     467                    $C$DW$99        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_disparity_SAD_firstRow8_d")
     468                            .dwattr $C$DW$99, DW_AT_low_pc(VLIB_disparity_SAD_firstRow8_d)
     469                            .dwattr $C$DW$99, DW_AT_high_pc(0x00)
     470                            .dwattr $C$DW$99, DW_AT_TI_symbol_name("VLIB_disparity_SAD_firstRow8_d")
     471                            .dwattr $C$DW$99, DW_AT_external
     472                            .dwattr $C$DW$99, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/
     473                            .dwattr $C$DW$99, DW_AT_TI_begin_line(0x28)
     474                            .dwattr $C$DW$99, DW_AT_TI_begin_column(0x06)
     475                            .dwattr $C$DW$99, DW_AT_decl_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB
     476                            .dwattr $C$DW$99, DW_AT_decl_line(0x28)
     477                            .dwattr $C$DW$99, DW_AT_decl_column(0x06)
     478                            .dwattr $C$DW$99, DW_AT_TI_max_frame_size(0x98)
     479                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
     480                    
     481                            .dwfde $C$DW$CIE, VLIB_disparity_SAD_firstRow8_d
     482                    $C$DW$100       .dwtag  DW_TAG_formal_parameter, DW_AT_name("LevelOfFeedback")
     483                            .dwattr $C$DW$100, DW_AT_TI_symbol_name("LevelOfFeedback")
     484                            .dwattr $C$DW$100, DW_AT_type(*$C$DW$T$19)
     485                            .dwattr $C$DW$100, DW_AT_location[DW_OP_reg4]
     486                    ;----------------------------------------------------------------------
     487                    ;  40 | void VLIB_disparity_SAD_firstRow8_d (uint8_t LevelOfFeedback)          
     488                    ;----------------------------------------------------------------------
     489                    
     490                    ;******************************************************************************
     491                    ;* FUNCTION NAME: VLIB_disparity_SAD_firstRow8_d                              *
     492                    ;*                                                                            *
     493                    ;*   Regs Modified     : A0,A1,A2,A3,A4,A5,A6,A7,A8,A9,A10,A11,A12,A13,A14,   *
     494                    ;*                           A15,B0,B1,B2,B3,B4,B5,B6,B7,B8,B9,B10,B11,B12,   *
     495                    ;*                           B13,SP,A16,A17,A18,A19,A20,A21,A22,A23,A24,A25,  *
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   10

     496                    ;*                           A26,A27,A28,A29,A30,A31,B16,B17,B18,B19,B20,B21, *
     497                    ;*                           B22,B23,B24,B25,B26,B27,B28,B29,B30,B31          *
     498                    ;*   Regs Used         : A0,A1,A2,A3,A4,A5,A6,A7,A8,A9,A10,A11,A12,A13,A14,   *
     499                    ;*                           A15,B0,B1,B2,B3,B4,B5,B6,B7,B8,B9,B10,B11,B12,   *
     500                    ;*                           B13,DP,SP,A16,A17,A18,A19,A20,A21,A22,A23,A24,   *
     501                    ;*                           A25,A26,A27,A28,A29,A30,A31,B16,B17,B18,B19,B20, *
     502                    ;*                           B21,B22,B23,B24,B25,B26,B27,B28,B29,B30,B31      *
     503                    ;*   Local Frame Size  : 24 Args + 72 Auto + 56 Save = 152 byte               *
     504                    ;******************************************************************************
     505                    
     506                    ;******************************************************************************
     507                    ;*                                                                            *
     508                    ;* Using -g (debug) with optimization (-o3) may disable key optimizations!    *
     509                    ;*                                                                            *
     510                    ;******************************************************************************
     511 00000000           VLIB_disparity_SAD_firstRow8_d:
     512                    ;** --------------------------------------------------------------------------*
     513                    ;          EXCLUSIVE CPU CYCLES: 15
     514                    ;** 47  -----------------------    disparity_SAD_firstRow8_getTestParams(&prm, &test_cases);
     515                    ;** 50  -----------------------    VLIB_profile_init(3, "VLIB_disparity_SAD_firstRow8");
     516                    ;** 53  -----------------------    if ( test_cases <= 0 ) goto g49;
     517                            .dwcfi  cfa_offset, 0
     518                    ;----------------------------------------------------------------------
     519                    ;  42 | int32_t    tpi;  /* test parameter index */                            
     520                    ;  45 | disparity_SAD_firstRow8_testParams_t   *prm;                           
     521                    ;----------------------------------------------------------------------
     522 00000000     25f7             STW     .D2T1   A11,*SP--(8)      ; |41| 
     523                            .dwcfi  cfa_offset, 8
     524                            .dwcfi  save_reg_to_mem, 11, 0
     525 00000002     2577             STW     .D2T1   A10,*SP--(8)      ; |41| 
     526                            .dwcfi  cfa_offset, 16
     527                            .dwcfi  save_reg_to_mem, 10, -8
     528 00000004     9677             STDW    .D2T2   B13:B12,*SP--     ; |41| 
     529                            .dwcfi  cfa_offset, 24
     530                            .dwcfi  save_reg_to_mem, 29, -12
     531                            .dwcfi  save_reg_to_mem, 28, -16
     532 00000006     9577             STDW    .D2T2   B11:B10,*SP--     ; |41| 
     533                            .dwcfi  cfa_offset, 32
     534                            .dwcfi  save_reg_to_mem, 27, -20
     535                            .dwcfi  save_reg_to_mem, 26, -24
     536 00000008     8777             STDW    .D2T1   A15:A14,*SP--     ; |41| 
     537                            .dwcfi  cfa_offset, 40
     538                            .dwcfi  save_reg_to_mem, 15, -28
     539                            .dwcfi  save_reg_to_mem, 14, -32
     540 0000000a     8677             STDW    .D2T1   A13:A12,*SP--     ; |41| 
     541                            .dwcfi  cfa_offset, 48
     542                            .dwcfi  save_reg_to_mem, 13, -36
     543                            .dwcfi  save_reg_to_mem, 12, -40
     544 0000000c 01bf54f6             STW     .D2T2   B3,*SP--(104)     ; |41| 
     545                            .dwcfi  cfa_offset, 152
     546                            .dwcfi  save_reg_to_mem, 19, 0
     547                    $C$DW$101       .dwtag  DW_TAG_variable, DW_AT_name("$O$C15")
     548                            .dwattr $C$DW$101, DW_AT_TI_symbol_name("$O$C15")
     549                            .dwattr $C$DW$101, DW_AT_type(*$C$DW$T$11)
     550                            .dwattr $C$DW$101, DW_AT_location[DW_OP_reg4]
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   11

     551                    $C$DW$102       .dwtag  DW_TAG_variable, DW_AT_name("$O$C16")
     552                            .dwattr $C$DW$102, DW_AT_TI_symbol_name("$O$C16")
     553                            .dwattr $C$DW$102, DW_AT_type(*$C$DW$T$42)
     554                            .dwattr $C$DW$102, DW_AT_location[DW_OP_reg4]
     555                    $C$DW$103       .dwtag  DW_TAG_variable, DW_AT_name("$O$C17")
     556                            .dwattr $C$DW$103, DW_AT_TI_symbol_name("$O$C17")
     557                            .dwattr $C$DW$103, DW_AT_type(*$C$DW$T$10)
     558                            .dwattr $C$DW$103, DW_AT_location[DW_OP_reg3]
     559                    $C$DW$104       .dwtag  DW_TAG_variable, DW_AT_name("$O$C18")
     560                            .dwattr $C$DW$104, DW_AT_TI_symbol_name("$O$C18")
     561                            .dwattr $C$DW$104, DW_AT_type(*$C$DW$T$42)
     562                            .dwattr $C$DW$104, DW_AT_location[DW_OP_reg6]
     563                    $C$DW$105       .dwtag  DW_TAG_variable, DW_AT_name("$O$C19")
     564                            .dwattr $C$DW$105, DW_AT_TI_symbol_name("$O$C19")
     565                            .dwattr $C$DW$105, DW_AT_type(*$C$DW$T$10)
     566                            .dwattr $C$DW$105, DW_AT_location[DW_OP_reg3]
     567                    $C$DW$106       .dwtag  DW_TAG_variable, DW_AT_name("$O$C20")
     568                            .dwattr $C$DW$106, DW_AT_TI_symbol_name("$O$C20")
     569                            .dwattr $C$DW$106, DW_AT_type(*$C$DW$T$9)
     570                            .dwattr $C$DW$106, DW_AT_location[DW_OP_reg21]
     571                    $C$DW$107       .dwtag  DW_TAG_variable, DW_AT_name("$O$C21")
     572                            .dwattr $C$DW$107, DW_AT_TI_symbol_name("$O$C21")
     573                            .dwattr $C$DW$107, DW_AT_type(*$C$DW$T$9)
     574                            .dwattr $C$DW$107, DW_AT_location[DW_OP_reg8]
     575                    $C$DW$108       .dwtag  DW_TAG_variable, DW_AT_name("$O$C22")
     576                            .dwattr $C$DW$108, DW_AT_TI_symbol_name("$O$C22")
     577                            .dwattr $C$DW$108, DW_AT_type(*$C$DW$T$10)
     578                            .dwattr $C$DW$108, DW_AT_location[DW_OP_reg26]
     579                    $C$DW$109       .dwtag  DW_TAG_variable, DW_AT_name("$O$C23")
     580                            .dwattr $C$DW$109, DW_AT_TI_symbol_name("$O$C23")
     581                            .dwattr $C$DW$109, DW_AT_type(*$C$DW$T$11)
     582                            .dwattr $C$DW$109, DW_AT_location[DW_OP_reg11]
     583                    $C$DW$110       .dwtag  DW_TAG_variable, DW_AT_name("$O$C24")
     584                            .dwattr $C$DW$110, DW_AT_TI_symbol_name("$O$C24")
     585                            .dwattr $C$DW$110, DW_AT_type(*$C$DW$T$11)
     586                            .dwattr $C$DW$110, DW_AT_location[DW_OP_reg27]
     587                    $C$DW$111       .dwtag  DW_TAG_variable, DW_AT_name("$O$C25")
     588                            .dwattr $C$DW$111, DW_AT_TI_symbol_name("$O$C25")
     589                            .dwattr $C$DW$111, DW_AT_type(*$C$DW$T$10)
     590                            .dwattr $C$DW$111, DW_AT_location[DW_OP_reg10]
     591                    $C$DW$112       .dwtag  DW_TAG_variable, DW_AT_name("$O$U12")
     592                            .dwattr $C$DW$112, DW_AT_TI_symbol_name("$O$U12")
     593                            .dwattr $C$DW$112, DW_AT_type(*$C$DW$T$42)
     594                            .dwattr $C$DW$112, DW_AT_location[DW_OP_reg29]
     595                    $C$DW$113       .dwtag  DW_TAG_variable, DW_AT_name("$O$K47")
     596                            .dwattr $C$DW$113, DW_AT_TI_symbol_name("$O$K47")
     597                            .dwattr $C$DW$113, DW_AT_type(*$C$DW$T$11)
     598                            .dwattr $C$DW$113, DW_AT_location[DW_OP_regx 0x43]
     599                    $C$DW$114       .dwtag  DW_TAG_variable, DW_AT_name("$O$K60")
     600                            .dwattr $C$DW$114, DW_AT_TI_symbol_name("$O$K60")
     601                            .dwattr $C$DW$114, DW_AT_type(*$C$DW$T$11)
     602                            .dwattr $C$DW$114, DW_AT_location[DW_OP_reg3]
     603                    $C$DW$115       .dwtag  DW_TAG_variable, DW_AT_name("$O$K92")
     604                            .dwattr $C$DW$115, DW_AT_TI_symbol_name("$O$K92")
     605                            .dwattr $C$DW$115, DW_AT_type(*$C$DW$T$82)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   12

     606                            .dwattr $C$DW$115, DW_AT_location[DW_OP_reg12]
     607                    $C$DW$116       .dwtag  DW_TAG_variable, DW_AT_name("$O$U11")
     608                            .dwattr $C$DW$116, DW_AT_TI_symbol_name("$O$U11")
     609                            .dwattr $C$DW$116, DW_AT_type(*$C$DW$T$10)
     610                            .dwattr $C$DW$116, DW_AT_location[DW_OP_breg31 32]
     611                    $C$DW$117       .dwtag  DW_TAG_variable, DW_AT_name("$O$U174")
     612                            .dwattr $C$DW$117, DW_AT_TI_symbol_name("$O$U174")
     613                            .dwattr $C$DW$117, DW_AT_type(*$C$DW$T$82)
     614                            .dwattr $C$DW$117, DW_AT_location[DW_OP_reg28]
     615                    $C$DW$118       .dwtag  DW_TAG_variable, DW_AT_name("$O$U193")
     616                            .dwattr $C$DW$118, DW_AT_TI_symbol_name("$O$U193")
     617                            .dwattr $C$DW$118, DW_AT_type(*$C$DW$T$82)
     618                            .dwattr $C$DW$118, DW_AT_location[DW_OP_reg28]
     619                    $C$DW$119       .dwtag  DW_TAG_variable, DW_AT_name("$O$U207")
     620                            .dwattr $C$DW$119, DW_AT_TI_symbol_name("$O$U207")
     621                            .dwattr $C$DW$119, DW_AT_type(*$C$DW$T$82)
     622                            .dwattr $C$DW$119, DW_AT_location[DW_OP_reg21]
     623                    $C$DW$120       .dwtag  DW_TAG_variable, DW_AT_name("$O$U228")
     624                            .dwattr $C$DW$120, DW_AT_TI_symbol_name("$O$U228")
     625                            .dwattr $C$DW$120, DW_AT_type(*$C$DW$T$82)
     626                            .dwattr $C$DW$120, DW_AT_location[DW_OP_reg21]
     627                    $C$DW$121       .dwtag  DW_TAG_variable, DW_AT_name("$O$K242")
     628                            .dwattr $C$DW$121, DW_AT_TI_symbol_name("$O$K242")
     629                            .dwattr $C$DW$121, DW_AT_type(*$C$DW$T$82)
     630                            .dwattr $C$DW$121, DW_AT_location[DW_OP_reg8]
     631                    $C$DW$122       .dwtag  DW_TAG_variable, DW_AT_name("$O$U221")
     632                            .dwattr $C$DW$122, DW_AT_TI_symbol_name("$O$U221")
     633                            .dwattr $C$DW$122, DW_AT_type(*$C$DW$T$82)
     634                            .dwattr $C$DW$122, DW_AT_location[DW_OP_reg18]
     635                    $C$DW$123       .dwtag  DW_TAG_variable, DW_AT_name("$O$L2")
     636                            .dwattr $C$DW$123, DW_AT_TI_symbol_name("$O$L2")
     637                            .dwattr $C$DW$123, DW_AT_type(*$C$DW$T$10)
     638                            .dwattr $C$DW$123, DW_AT_location[DW_OP_reg27]
     639                    $C$DW$124       .dwtag  DW_TAG_variable, DW_AT_name("$O$L5")
     640                            .dwattr $C$DW$124, DW_AT_TI_symbol_name("$O$L5")
     641                            .dwattr $C$DW$124, DW_AT_type(*$C$DW$T$10)
     642                            .dwattr $C$DW$124, DW_AT_location[DW_OP_reg27]
     643                    $C$DW$125       .dwtag  DW_TAG_variable, DW_AT_name("$O$L7")
     644                            .dwattr $C$DW$125, DW_AT_TI_symbol_name("$O$L7")
     645                            .dwattr $C$DW$125, DW_AT_type(*$C$DW$T$10)
     646                            .dwattr $C$DW$125, DW_AT_location[DW_OP_reg16]
     647                    $C$DW$126       .dwtag  DW_TAG_variable, DW_AT_name("$O$L8")
     648                            .dwattr $C$DW$126, DW_AT_TI_symbol_name("$O$L8")
     649                            .dwattr $C$DW$126, DW_AT_type(*$C$DW$T$10)
     650                            .dwattr $C$DW$126, DW_AT_location[DW_OP_reg20]
     651                    $C$DW$127       .dwtag  DW_TAG_variable, DW_AT_name("$O$L9")
     652                            .dwattr $C$DW$127, DW_AT_TI_symbol_name("$O$L9")
     653                            .dwattr $C$DW$127, DW_AT_type(*$C$DW$T$10)
     654                            .dwattr $C$DW$127, DW_AT_location[DW_OP_reg16]
     655                    $C$DW$128       .dwtag  DW_TAG_variable, DW_AT_name("$O$L10")
     656                            .dwattr $C$DW$128, DW_AT_TI_symbol_name("$O$L10")
     657                            .dwattr $C$DW$128, DW_AT_type(*$C$DW$T$10)
     658                            .dwattr $C$DW$128, DW_AT_location[DW_OP_reg20]
     659                    $C$DW$129       .dwtag  DW_TAG_variable, DW_AT_name("tpi")
     660                            .dwattr $C$DW$129, DW_AT_TI_symbol_name("tpi")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   13

     661                            .dwattr $C$DW$129, DW_AT_type(*$C$DW$T$24)
     662                            .dwattr $C$DW$129, DW_AT_location[DW_OP_breg31 36]
     663                    $C$DW$130       .dwtag  DW_TAG_variable, DW_AT_name("prm")
     664                            .dwattr $C$DW$130, DW_AT_TI_symbol_name("prm")
     665                            .dwattr $C$DW$130, DW_AT_type(*$C$DW$T$45)
     666                            .dwattr $C$DW$130, DW_AT_location[DW_OP_breg31 28]
     667                    $C$DW$131       .dwtag  DW_TAG_variable, DW_AT_name("status_nat_vs_int")
     668                            .dwattr $C$DW$131, DW_AT_TI_symbol_name("status_nat_vs_int")
     669                            .dwattr $C$DW$131, DW_AT_type(*$C$DW$T$24)
     670                            .dwattr $C$DW$131, DW_AT_location[DW_OP_reg27]
     671                    $C$DW$132       .dwtag  DW_TAG_variable, DW_AT_name("status_nat_vs_ref")
     672                            .dwattr $C$DW$132, DW_AT_TI_symbol_name("status_nat_vs_ref")
     673                            .dwattr $C$DW$132, DW_AT_type(*$C$DW$T$24)
     674                            .dwattr $C$DW$132, DW_AT_location[DW_OP_reg26]
     675                    $C$DW$133       .dwtag  DW_TAG_variable, DW_AT_name("inSize")
     676                            .dwattr $C$DW$133, DW_AT_TI_symbol_name("inSize")
     677                            .dwattr $C$DW$133, DW_AT_type(*$C$DW$T$23)
     678                            .dwattr $C$DW$133, DW_AT_location[DW_OP_reg28]
     679                    $C$DW$134       .dwtag  DW_TAG_variable, DW_AT_name("wsDiv2")
     680                            .dwattr $C$DW$134, DW_AT_TI_symbol_name("wsDiv2")
     681                            .dwattr $C$DW$134, DW_AT_type(*$C$DW$T$23)
     682                            .dwattr $C$DW$134, DW_AT_location[DW_OP_breg31 40]
     683                    $C$DW$135       .dwtag  DW_TAG_variable, DW_AT_name("numDisp")
     684                            .dwattr $C$DW$135, DW_AT_TI_symbol_name("numDisp")
     685                            .dwattr $C$DW$135, DW_AT_type(*$C$DW$T$23)
     686                            .dwattr $C$DW$135, DW_AT_location[DW_OP_breg31 44]
     687                    $C$DW$136       .dwtag  DW_TAG_variable, DW_AT_name("maxDispIdx")
     688                            .dwattr $C$DW$136, DW_AT_TI_symbol_name("maxDispIdx")
     689                            .dwattr $C$DW$136, DW_AT_type(*$C$DW$T$23)
     690                            .dwattr $C$DW$136, DW_AT_location[DW_OP_breg31 48]
     691                    $C$DW$137       .dwtag  DW_TAG_variable, DW_AT_name("maxWidth")
     692                            .dwattr $C$DW$137, DW_AT_TI_symbol_name("maxWidth")
     693                            .dwattr $C$DW$137, DW_AT_type(*$C$DW$T$24)
     694                            .dwattr $C$DW$137, DW_AT_location[DW_OP_breg31 52]
     695                    $C$DW$138       .dwtag  DW_TAG_variable, DW_AT_name("outHeight")
     696                            .dwattr $C$DW$138, DW_AT_TI_symbol_name("outHeight")
     697                            .dwattr $C$DW$138, DW_AT_type(*$C$DW$T$23)
     698                            .dwattr $C$DW$138, DW_AT_location[DW_OP_breg31 56]
     699                    $C$DW$139       .dwtag  DW_TAG_variable, DW_AT_name("padWidth")
     700                            .dwattr $C$DW$139, DW_AT_TI_symbol_name("padWidth")
     701                            .dwattr $C$DW$139, DW_AT_type(*$C$DW$T$23)
     702                            .dwattr $C$DW$139, DW_AT_location[DW_OP_breg31 60]
     703                    $C$DW$140       .dwtag  DW_TAG_variable, DW_AT_name("costBuffSize")
     704                            .dwattr $C$DW$140, DW_AT_TI_symbol_name("costBuffSize")
     705                            .dwattr $C$DW$140, DW_AT_type(*$C$DW$T$23)
     706                            .dwattr $C$DW$140, DW_AT_location[DW_OP_reg3]
     707                    $C$DW$141       .dwtag  DW_TAG_variable, DW_AT_name("scratchSize")
     708                            .dwattr $C$DW$141, DW_AT_TI_symbol_name("scratchSize")
     709                            .dwattr $C$DW$141, DW_AT_type(*$C$DW$T$23)
     710                            .dwattr $C$DW$141, DW_AT_location[DW_OP_reg3]
     711                    $C$DW$142       .dwtag  DW_TAG_variable, DW_AT_name("outSize")
     712                            .dwattr $C$DW$142, DW_AT_TI_symbol_name("outSize")
     713                            .dwattr $C$DW$142, DW_AT_type(*$C$DW$T$23)
     714                            .dwattr $C$DW$142, DW_AT_location[DW_OP_breg31 64]
     715                    $C$DW$143       .dwtag  DW_TAG_variable, DW_AT_name("pLeft")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   14

     716                            .dwattr $C$DW$143, DW_AT_TI_symbol_name("pLeft")
     717                            .dwattr $C$DW$143, DW_AT_type(*$C$DW$T$20)
     718                            .dwattr $C$DW$143, DW_AT_location[DW_OP_breg31 68]
     719                    $C$DW$144       .dwtag  DW_TAG_variable, DW_AT_name("pRight")
     720                            .dwattr $C$DW$144, DW_AT_TI_symbol_name("pRight")
     721                            .dwattr $C$DW$144, DW_AT_type(*$C$DW$T$20)
     722                            .dwattr $C$DW$144, DW_AT_location[DW_OP_breg31 72]
     723                    $C$DW$145       .dwtag  DW_TAG_variable, DW_AT_name("pCost")
     724                            .dwattr $C$DW$145, DW_AT_TI_symbol_name("pCost")
     725                            .dwattr $C$DW$145, DW_AT_type(*$C$DW$T$102)
     726                            .dwattr $C$DW$145, DW_AT_location[DW_OP_breg31 76]
     727                    $C$DW$146       .dwtag  DW_TAG_variable, DW_AT_name("pMinCost")
     728                            .dwattr $C$DW$146, DW_AT_TI_symbol_name("pMinCost")
     729                            .dwattr $C$DW$146, DW_AT_type(*$C$DW$T$102)
     730                            .dwattr $C$DW$146, DW_AT_location[DW_OP_breg31 80]
     731                    $C$DW$147       .dwtag  DW_TAG_variable, DW_AT_name("pScratch")
     732                            .dwattr $C$DW$147, DW_AT_TI_symbol_name("pScratch")
     733                            .dwattr $C$DW$147, DW_AT_type(*$C$DW$T$102)
     734                            .dwattr $C$DW$147, DW_AT_location[DW_OP_breg31 84]
     735                    $C$DW$148       .dwtag  DW_TAG_variable, DW_AT_name("pDisparity")
     736                            .dwattr $C$DW$148, DW_AT_TI_symbol_name("pDisparity")
     737                            .dwattr $C$DW$148, DW_AT_type(*$C$DW$T$22)
     738                            .dwattr $C$DW$148, DW_AT_location[DW_OP_breg31 88]
     739                    $C$DW$149       .dwtag  DW_TAG_variable, DW_AT_name("pDisparity_cn")
     740                            .dwattr $C$DW$149, DW_AT_TI_symbol_name("pDisparity_cn")
     741                            .dwattr $C$DW$149, DW_AT_type(*$C$DW$T$22)
     742                            .dwattr $C$DW$149, DW_AT_location[DW_OP_breg31 92]
     743                    $C$DW$150       .dwtag  DW_TAG_variable, DW_AT_name("$O$K105")
     744                            .dwattr $C$DW$150, DW_AT_TI_symbol_name("$O$K105")
     745                            .dwattr $C$DW$150, DW_AT_type(*$C$DW$T$10)
     746                            .dwattr $C$DW$150, DW_AT_location[DW_OP_reg4]
     747                    $C$DW$151       .dwtag  DW_TAG_variable, DW_AT_name("$O$K105")
     748                            .dwattr $C$DW$151, DW_AT_TI_symbol_name("$O$K105")
     749                            .dwattr $C$DW$151, DW_AT_type(*$C$DW$T$10)
     750                            .dwattr $C$DW$151, DW_AT_location[DW_OP_reg4]
     751                    $C$DW$152       .dwtag  DW_TAG_variable, DW_AT_name("$O$K105")
     752                            .dwattr $C$DW$152, DW_AT_TI_symbol_name("$O$K105")
     753                            .dwattr $C$DW$152, DW_AT_type(*$C$DW$T$10)
     754                            .dwattr $C$DW$152, DW_AT_location[DW_OP_reg4]
     755                    $C$DW$153       .dwtag  DW_TAG_variable, DW_AT_name("$O$K105")
     756                            .dwattr $C$DW$153, DW_AT_TI_symbol_name("$O$K105")
     757                            .dwattr $C$DW$153, DW_AT_type(*$C$DW$T$10)
     758                            .dwattr $C$DW$153, DW_AT_location[DW_OP_reg4]
     759                    $C$DW$154       .dwtag  DW_TAG_variable, DW_AT_name("$O$U107")
     760                            .dwattr $C$DW$154, DW_AT_TI_symbol_name("$O$U107")
     761                            .dwattr $C$DW$154, DW_AT_type(*$C$DW$T$100)
     762                            .dwattr $C$DW$154, DW_AT_location[DW_OP_reg3]
     763                    $C$DW$155       .dwtag  DW_TAG_variable, DW_AT_name("$O$U107")
     764                            .dwattr $C$DW$155, DW_AT_TI_symbol_name("$O$U107")
     765                            .dwattr $C$DW$155, DW_AT_type(*$C$DW$T$100)
     766                            .dwattr $C$DW$155, DW_AT_location[DW_OP_reg3]
     767                    $C$DW$156       .dwtag  DW_TAG_variable, DW_AT_name("$O$U107")
     768                            .dwattr $C$DW$156, DW_AT_TI_symbol_name("$O$U107")
     769                            .dwattr $C$DW$156, DW_AT_type(*$C$DW$T$100)
     770                            .dwattr $C$DW$156, DW_AT_location[DW_OP_reg3]
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   15

     771                    $C$DW$157       .dwtag  DW_TAG_variable, DW_AT_name("$O$U107")
     772                            .dwattr $C$DW$157, DW_AT_TI_symbol_name("$O$U107")
     773                            .dwattr $C$DW$157, DW_AT_type(*$C$DW$T$100)
     774                            .dwattr $C$DW$157, DW_AT_location[DW_OP_reg3]
     775                    $C$DW$158       .dwtag  DW_TAG_variable, DW_AT_name("$O$U133")
     776                            .dwattr $C$DW$158, DW_AT_TI_symbol_name("$O$U133")
     777                            .dwattr $C$DW$158, DW_AT_type(*$C$DW$T$26)
     778                            .dwattr $C$DW$158, DW_AT_location[DW_OP_reg14]
     779                    $C$DW$159       .dwtag  DW_TAG_variable, DW_AT_name("$O$U133")
     780                            .dwattr $C$DW$159, DW_AT_TI_symbol_name("$O$U133")
     781                            .dwattr $C$DW$159, DW_AT_type(*$C$DW$T$26)
     782                            .dwattr $C$DW$159, DW_AT_location[DW_OP_reg15]
     783                    $C$DW$160       .dwtag  DW_TAG_variable, DW_AT_name("$O$U133")
     784                            .dwattr $C$DW$160, DW_AT_TI_symbol_name("$O$U133")
     785                            .dwattr $C$DW$160, DW_AT_type(*$C$DW$T$26)
     786                            .dwattr $C$DW$160, DW_AT_location[DW_OP_reg14]
     787                    $C$DW$161       .dwtag  DW_TAG_variable, DW_AT_name("$O$U133")
     788                            .dwattr $C$DW$161, DW_AT_TI_symbol_name("$O$U133")
     789                            .dwattr $C$DW$161, DW_AT_type(*$C$DW$T$26)
     790                            .dwattr $C$DW$161, DW_AT_location[DW_OP_reg15]
     791                    $C$DW$162       .dwtag  DW_TAG_variable, DW_AT_name("$O$K139")
     792                            .dwattr $C$DW$162, DW_AT_TI_symbol_name("$O$K139")
     793                            .dwattr $C$DW$162, DW_AT_type(*$C$DW$T$151)
     794                            .dwattr $C$DW$162, DW_AT_location[DW_OP_reg13]
     795                    $C$DW$163       .dwtag  DW_TAG_variable, DW_AT_name("$O$K139")
     796                            .dwattr $C$DW$163, DW_AT_TI_symbol_name("$O$K139")
     797                            .dwattr $C$DW$163, DW_AT_type(*$C$DW$T$151)
     798                            .dwattr $C$DW$163, DW_AT_location[DW_OP_reg13]
     799                    $C$DW$164       .dwtag  DW_TAG_variable, DW_AT_name("$O$U159")
     800                            .dwattr $C$DW$164, DW_AT_TI_symbol_name("$O$U159")
     801                            .dwattr $C$DW$164, DW_AT_type(*$C$DW$T$11)
     802                            .dwattr $C$DW$164, DW_AT_location[DW_OP_breg31 96]
     803                    $C$DW$165       .dwtag  DW_TAG_variable, DW_AT_name("$O$U159")
     804                            .dwattr $C$DW$165, DW_AT_TI_symbol_name("$O$U159")
     805                            .dwattr $C$DW$165, DW_AT_type(*$C$DW$T$11)
     806                            .dwattr $C$DW$165, DW_AT_location[DW_OP_breg31 64]
     807                    $C$DW$166       .dwtag  DW_TAG_variable, DW_AT_name("$O$U155")
     808                            .dwattr $C$DW$166, DW_AT_TI_symbol_name("$O$U155")
     809                            .dwattr $C$DW$166, DW_AT_type(*$C$DW$T$42)
     810                            .dwattr $C$DW$166, DW_AT_location[DW_OP_reg7]
     811                    $C$DW$167       .dwtag  DW_TAG_variable, DW_AT_name("$O$U155")
     812                            .dwattr $C$DW$167, DW_AT_TI_symbol_name("$O$U155")
     813                            .dwattr $C$DW$167, DW_AT_type(*$C$DW$T$42)
     814                            .dwattr $C$DW$167, DW_AT_location[DW_OP_reg7]
     815                    $C$DW$168       .dwtag  DW_TAG_variable, DW_AT_name("$O$U155")
     816                            .dwattr $C$DW$168, DW_AT_TI_symbol_name("$O$U155")
     817                            .dwattr $C$DW$168, DW_AT_type(*$C$DW$T$42)
     818                            .dwattr $C$DW$168, DW_AT_location[DW_OP_reg5]
     819                    $C$DW$169       .dwtag  DW_TAG_variable, DW_AT_name("$O$U209")
     820                            .dwattr $C$DW$169, DW_AT_TI_symbol_name("$O$U209")
     821                            .dwattr $C$DW$169, DW_AT_type(*$C$DW$T$82)
     822                            .dwattr $C$DW$169, DW_AT_location[DW_OP_reg4]
     823                    $C$DW$170       .dwtag  DW_TAG_variable, DW_AT_name("$O$U209")
     824                            .dwattr $C$DW$170, DW_AT_TI_symbol_name("$O$U209")
     825                            .dwattr $C$DW$170, DW_AT_type(*$C$DW$T$82)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   16

     826                            .dwattr $C$DW$170, DW_AT_location[DW_OP_reg4]
     827                    $C$DW$171       .dwtag  DW_TAG_variable, DW_AT_name("d")
     828                            .dwattr $C$DW$171, DW_AT_TI_symbol_name("d")
     829                            .dwattr $C$DW$171, DW_AT_type(*$C$DW$T$24)
     830                            .dwattr $C$DW$171, DW_AT_location[DW_OP_reg27]
     831                    $C$DW$172       .dwtag  DW_TAG_variable, DW_AT_name("d")
     832                            .dwattr $C$DW$172, DW_AT_TI_symbol_name("d")
     833                            .dwattr $C$DW$172, DW_AT_type(*$C$DW$T$24)
     834                            .dwattr $C$DW$172, DW_AT_location[DW_OP_reg11]
     835                    $C$DW$173       .dwtag  DW_TAG_variable, DW_AT_name("d")
     836                            .dwattr $C$DW$173, DW_AT_TI_symbol_name("d")
     837                            .dwattr $C$DW$173, DW_AT_type(*$C$DW$T$24)
     838                            .dwattr $C$DW$173, DW_AT_location[DW_OP_reg27]
     839                    $C$DW$174       .dwtag  DW_TAG_variable, DW_AT_name("d")
     840                            .dwattr $C$DW$174, DW_AT_TI_symbol_name("d")
     841                            .dwattr $C$DW$174, DW_AT_type(*$C$DW$T$24)
     842                            .dwattr $C$DW$174, DW_AT_location[DW_OP_reg11]
     843                    $C$DW$175       .dwtag  DW_TAG_variable, DW_AT_name("y")
     844                            .dwattr $C$DW$175, DW_AT_TI_symbol_name("y")
     845                            .dwattr $C$DW$175, DW_AT_type(*$C$DW$T$24)
     846                            .dwattr $C$DW$175, DW_AT_location[DW_OP_reg13]
     847                    $C$DW$176       .dwtag  DW_TAG_variable, DW_AT_name("y")
     848                            .dwattr $C$DW$176, DW_AT_TI_symbol_name("y")
     849                            .dwattr $C$DW$176, DW_AT_type(*$C$DW$T$24)
     850                            .dwattr $C$DW$176, DW_AT_location[DW_OP_reg13]
     851                    $C$DW$177       .dwtag  DW_TAG_variable, DW_AT_name("j")
     852                            .dwattr $C$DW$177, DW_AT_TI_symbol_name("j")
     853                            .dwattr $C$DW$177, DW_AT_type(*$C$DW$T$24)
     854                            .dwattr $C$DW$177, DW_AT_location[DW_OP_reg6]
     855                    $C$DW$178       .dwtag  DW_TAG_variable, DW_AT_name("j")
     856                            .dwattr $C$DW$178, DW_AT_TI_symbol_name("j")
     857                            .dwattr $C$DW$178, DW_AT_type(*$C$DW$T$24)
     858                            .dwattr $C$DW$178, DW_AT_location[DW_OP_reg6]
     859                    $C$DW$179       .dwtag  DW_TAG_variable, DW_AT_name("idxIn")
     860                            .dwattr $C$DW$179, DW_AT_TI_symbol_name("idxIn")
     861                            .dwattr $C$DW$179, DW_AT_type(*$C$DW$T$23)
     862                            .dwattr $C$DW$179, DW_AT_location[DW_OP_reg11]
     863                    $C$DW$180       .dwtag  DW_TAG_variable, DW_AT_name("idxIn")
     864                            .dwattr $C$DW$180, DW_AT_TI_symbol_name("idxIn")
     865                            .dwattr $C$DW$180, DW_AT_type(*$C$DW$T$23)
     866                            .dwattr $C$DW$180, DW_AT_location[DW_OP_reg14]
     867                    $C$DW$181       .dwtag  DW_TAG_variable, DW_AT_name("idxIn")
     868                            .dwattr $C$DW$181, DW_AT_TI_symbol_name("idxIn")
     869                            .dwattr $C$DW$181, DW_AT_type(*$C$DW$T$23)
     870                            .dwattr $C$DW$181, DW_AT_location[DW_OP_reg11]
     871                    $C$DW$182       .dwtag  DW_TAG_variable, DW_AT_name("idxIn")
     872                            .dwattr $C$DW$182, DW_AT_TI_symbol_name("idxIn")
     873                            .dwattr $C$DW$182, DW_AT_type(*$C$DW$T$23)
     874                            .dwattr $C$DW$182, DW_AT_location[DW_OP_reg14]
     875                    $C$DW$183       .dwtag  DW_TAG_variable, DW_AT_name("idxOut")
     876                            .dwattr $C$DW$183, DW_AT_TI_symbol_name("idxOut")
     877                            .dwattr $C$DW$183, DW_AT_type(*$C$DW$T$23)
     878                            .dwattr $C$DW$183, DW_AT_location[DW_OP_reg6]
     879                    $C$DW$184       .dwtag  DW_TAG_variable, DW_AT_name("idxOut")
     880                            .dwattr $C$DW$184, DW_AT_TI_symbol_name("idxOut")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   17

     881                            .dwattr $C$DW$184, DW_AT_type(*$C$DW$T$23)
     882                            .dwattr $C$DW$184, DW_AT_location[DW_OP_reg6]
     883                    $C$DW$185       .dwtag  DW_TAG_variable, DW_AT_name("$O$v1")
     884                            .dwattr $C$DW$185, DW_AT_TI_symbol_name("$O$v1")
     885                            .dwattr $C$DW$185, DW_AT_type(*$C$DW$T$45)
     886                            .dwattr $C$DW$185, DW_AT_location[DW_OP_reg5]
     887                    $C$DW$186       .dwtag  DW_TAG_variable, DW_AT_name("$O$v1")
     888                            .dwattr $C$DW$186, DW_AT_TI_symbol_name("$O$v1")
     889                            .dwattr $C$DW$186, DW_AT_type(*$C$DW$T$45)
     890                            .dwattr $C$DW$186, DW_AT_location[DW_OP_reg5]
     891                    $C$DW$187       .dwtag  DW_TAG_variable, DW_AT_name("$O$v2")
     892                            .dwattr $C$DW$187, DW_AT_TI_symbol_name("$O$v2")
     893                            .dwattr $C$DW$187, DW_AT_type(*$C$DW$T$152)
     894                            .dwattr $C$DW$187, DW_AT_location[DW_OP_reg22]
     895                    $C$DW$188       .dwtag  DW_TAG_variable, DW_AT_name("$O$v2")
     896                            .dwattr $C$DW$188, DW_AT_TI_symbol_name("$O$v2")
     897                            .dwattr $C$DW$188, DW_AT_type(*$C$DW$T$152)
     898                            .dwattr $C$DW$188, DW_AT_location[DW_OP_reg22]
     899 00000010 0200002a!            MVKL    .S2     test_cases,B4
     900 00000014 0200006a!            MVKH    .S2     test_cases,B4
     901                    $C$DW$189       .dwtag  DW_TAG_TI_branch
     902                            .dwattr $C$DW$189, DW_AT_low_pc(0x00)
     903                            .dwattr $C$DW$189, DW_AT_name("disparity_SAD_firstRow8_getTestParams")
     904                            .dwattr $C$DW$189, DW_AT_TI_call
     905                    
     906 00000018 10000013!            CALLP   .S2     disparity_SAD_firstRow8_getTestParams,B3
     907 00000020 120007fc  ||         ADDAW   .D1X    SP,7,A4           ; |47| 
     908                    
     909                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
     910                    ;----------------------------------------------------------------------
     911                    ;  47 | disparity_SAD_firstRow8_getTestParams(&prm, &test_cases);              
     912                    ;----------------------------------------------------------------------
     913 00000024           $C$RL0:    ; CALL OCCURS {disparity_SAD_firstRow8_getTestParams} {0}  ; |47| 
     914                    ;** --------------------------------------------------------------------------*
     915                    ;          EXCLUSIVE CPU CYCLES: 8
     916 00000024 0200002a!            MVKL    .S2     $C$SL1+0,B4
     917 00000028 0200006a!            MVKH    .S2     $C$SL1+0,B4
     918                    $C$DW$190       .dwtag  DW_TAG_TI_branch
     919                            .dwattr $C$DW$190, DW_AT_low_pc(0x00)
     920                            .dwattr $C$DW$190, DW_AT_name("VLIB_profile_init")
     921                            .dwattr $C$DW$190, DW_AT_TI_call
     922                    
     923 0000002c 10000013!            CALLP   .S2     VLIB_profile_init,B3
     924 00000030 020ca358  ||         MVK     .L1     0x3,A4            ; |50| 
     925                    
     926                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
     927                    ;----------------------------------------------------------------------
     928                    ;  50 | VLIB_profile_init(3, "VLIB_disparity_SAD_firstRow8");                  
     929                    ;----------------------------------------------------------------------
     930 00000034           $C$RL1:    ; CALL OCCURS {VLIB_profile_init} {0}  ; |50| 
     931                    ;** --------------------------------------------------------------------------*
     932                    ;          EXCLUSIVE CPU CYCLES: 14
     933                    ;**     -----------------------    K$92 = &testPatternString[0];
     934                    ;**     -----------------------    K$242 = &desc[0];
     935                    ;**     -----------------------    U$12 = prm-36;
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   18

     936                    ;**     -----------------------    K$47 = 0xffffffffu;
     937                    ;**     -----------------------    K$60 = 0xfffffff8u;
     938                    ;**     -----------------------    U$11 = 0;
     939                    ;** 53  -----------------------    tpi = 0;
     940                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
     941                    
     942 00000034 01800029!            MVKL    .S1     test_cases,A3
     943 00000038 033ce2e6  ||         LDW     .D2T2   *+SP(28),B6
     944                    
     945 0000003c 01800068!            MVKH    .S1     test_cases,A3
     946                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
     947                    ;----------------------------------------------------------------------
     948                    ;  53 | for( tpi=0; tpi < test_cases; tpi++ ) {                                
     949                    ;----------------------------------------------------------------------
     950 00000040 018c0264             LDW     .D1T1   *A3,A3            ; |53| 
     951                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
     952                    ;----------------------------------------------------------------------
     953                    ;  56 | int32_t    status_nat_vs_int = vlib_KERNEL_PASS; /* Test status : Natur
     954                    ;     | al c vs. Optimized */                                                  
     955                    ;  57 | int32_t    status_nat_vs_ref = vlib_KERNEL_PASS; /* Test status : Natur
     956                    ;     | al c vs. Static Reference */                                           
     957                    ;----------------------------------------------------------------------
     958 00000044     0626             ZERO    .L1     A4                ; |53| 
     959 00000046     8d45             STW     .D2T1   A4,*+SP(32)
     960 00000048 06993dc2             SUBAW   .D2     B6,9,B13
     961                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
     962                    ;----------------------------------------------------------------------
     963                    ;  60 | uint32_t    inSize       =   prm[tpi].width * prm[tpi].height;         
     964                    ;----------------------------------------------------------------------
     965 0000004c 06801252             ADDK    .S2     36,B13            ; |60| 
     966                    
     967 00000050     11a6             CMPGT   .L1     A3,0,A0           ; |53| 
     968 00000052     0192  ||         ZERO    .S1     A3                ; |53| 
     969                    
     970 00000054 d0014191     [!A0]   B       .S1     $C$L44            ; |53| 
     971 00000058 01bd22f4  ||         STW     .D2T1   A3,*+SP(36)
     972                    
     973 00000060 c5b482e6     [ A0]   LDW     .D2T2   *+B13(16),B11     ; |60| 
     974 00000064 c234a2e6     [ A0]   LDW     .D2T2   *+B13(20),B4      ; |60| 
     975                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
     976                    ;----------------------------------------------------------------------
     977                    ;  61 | uint32_t    wsDiv2       =   prm[tpi].windowSize/2;                    
     978                    ;----------------------------------------------------------------------
     979 00000068 c53502e6     [ A0]   LDW     .D2T2   *+B13(32),B10     ; |61| 
     980                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
     981                    ;----------------------------------------------------------------------
     982                    ;  62 | uint32_t    numDisp      =   prm[tpi].maxDisp - prm[tpi].minDisp + 1;  
     983                    ;  63 | uint32_t    maxDispIdx   =   (prm[tpi].maxDisp > 0) ? prm[tpi].maxDisp
     984                    ;     | : 0;                                                                   
     985                    ;  64 | int32_t     maxWidth     =   prm[tpi].width - (numDisp-1) - (prm[tpi].w
     986                    ;     | indowSize - 1);                                                        
     987                    ;  65 | uint32_t    outHeight    =   prm[tpi].height - (prm[tpi].windowSize - 1
     988                    ;     | );                                                                     
     989                    ;  66 | uint32_t    arrayPad     =   (8-((maxWidth-1)&7))&7;                   
     990                    ;  67 | uint32_t    padWidth     =   maxWidth+arrayPad;                        
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   19

     991                    ;  68 | uint32_t    costBuffSize =   padWidth * numDisp;                       
     992                    ;  69 | uint32_t    scratchSize  =   (maxWidth + prm[tpi].windowSize + 7) & ~0x
     993                    ;     | 7;                                                                     
     994                    ;  70 | uint32_t    outSize      =   padWidth * outHeight;                     
     995                    ;----------------------------------------------------------------------
     996 0000006c c534e2e4     [ A0]   LDW     .D2T1   *+B13(28),A10     ; |62| 
     997 00000070 c634c2e4     [ A0]   LDW     .D2T1   *+B13(24),A12     ; |62| 
     998                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
     999                               ; BRANCHCC OCCURS {$C$L44}        ; |53| 
    1000                    ;** --------------------------------------------------------------------------*
    1001                    ;          EXCLUSIVE CPU CYCLES: 1
    1002 00000074 00000000             NOP             1
    1003                    ;** --------------------------------------------------------------------------*
    1004                    ;**   BEGIN LOOP $C$L1
    1005                    ;** --------------------------------------------------------------------------*
    1006 00000078           $C$L1:    
    1007                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1008                    $C$DW$L$VLIB_disparity_SAD_firstRow8_d$5$B:
    1009                    ;          EXCLUSIVE CPU CYCLES: 6
    1010                    ;**     -----------------------g3:
    1011                    ;** 60  -----------------------    C$23 = (*(U$12 += 36)).height;
    1012                    ;** 60  -----------------------    C$24 = (*U$12).width;
    1013                    ;** 60  -----------------------    inSize = C$24*C$23;
    1014                    ;** 61  -----------------------    C$22 = (*U$12).windowSize;
    1015                    ;** 61  -----------------------    wsDiv2 = ((unsigned)C$22>>31)+C$22>>1;
    1016                    ;** 62  -----------------------    C$25 = (*U$12).maxDisp;
    1017                    ;** 62  -----------------------    numDisp = (unsigned)C$25-(unsigned)(*U$12).minDisp+1u;
    1018                    ;** 63  -----------------------    maxDispIdx = _lo(_mpyli(C$25 >= 0, C$25));
    1019                    ;** 64  -----------------------    maxWidth = C$24-numDisp-(unsigned)C$22+2u;
    1020                    ;** 65  -----------------------    outHeight = C$23-(unsigned)C$22+1u;
    1021                    ;** 67  -----------------------    padWidth = (unsigned)maxWidth+(-((unsigned)maxWidth+K$47)&7u);
    1022                    ;** 70  -----------------------    outSize = outHeight*padWidth;
    1023                    ;** 68  -----------------------    costBuffSize = numDisp*padWidth;
    1024                    ;** 69  -----------------------    scratchSize = (unsigned)C$22+(unsigned)maxWidth+7u&K$60;
    1025                    ;** 73  -----------------------    pLeft = VLIB_malloc(inSize);
    1026                    ;** 74  -----------------------    pRight = VLIB_malloc(inSize);
    1027                    ;** 75  -----------------------    pCost = VLIB_malloc(costBuffSize*2u);
    1028                    ;** 76  -----------------------    pMinCost = VLIB_malloc(padWidth*2u);
    1029                    ;** 77  -----------------------    pScratch = VLIB_malloc(scratchSize*2u);
    1030                    ;** 78  -----------------------    pDisparity = VLIB_malloc(outSize);
    1031                    ;** 79  -----------------------    pDisparity_cn = malloc(outSize);
    1032                    ;** 82  -----------------------    if ( !((pLeft != NULL)&(pRight != NULL)&(pCost != NULL)&(pMinCost !
    1033                    $C$DW$191       .dwtag  DW_TAG_TI_branch
    1034                            .dwattr $C$DW$191, DW_AT_low_pc(0x00)
    1035                            .dwattr $C$DW$191, DW_AT_name("VLIB_malloc")
    1036                            .dwattr $C$DW$191, DW_AT_TI_call
    1037                    
    1038 00000078 00000011!            CALL    .S1     VLIB_malloc       ; |73| 
    1039 0000007c 062c8802  ||         MPY32   .M2     B4,B11,B12        ; |60| 
    1040                    
    1041                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1042 00000080 05901fd8             MV      .L1X    B4,A11            ; |60| 
    1043                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1044                    ;----------------------------------------------------------------------
    1045                    ;  73 | uint8_t    *pLeft            = (uint8_t *)  VLIB_malloc(inSize * sizeof
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   20

    1046                    ;     | (uint8_t));                                                            
    1047                    ;----------------------------------------------------------------------
    1048 00000084 01834162             ADDKPC  .S2     $C$RL2,B3,2       ; |73| 
    1049 00000088 02301fd8             MV      .L1X    B12,A4            ; |73| 
    1050                    $C$RL2:    ; CALL OCCURS {VLIB_malloc} {0}   ; |73| 
    1051                    $C$DW$L$VLIB_disparity_SAD_firstRow8_d$5$E:
    1052                    ;** --------------------------------------------------------------------------*
    1053                    $C$DW$L$VLIB_disparity_SAD_firstRow8_d$6$B:
    1054                    ;          EXCLUSIVE CPU CYCLES: 75
    1055                    $C$DW$192       .dwtag  DW_TAG_TI_branch
    1056                            .dwattr $C$DW$192, DW_AT_low_pc(0x00)
    1057                            .dwattr $C$DW$192, DW_AT_name("VLIB_malloc")
    1058                            .dwattr $C$DW$192, DW_AT_TI_call
    1059                    
    1060 0000008c 10000013!            CALLP   .S2     VLIB_malloc,B3
    1061 00000090     ae45  ||         STW     .D2T1   A4,*+SP(68)       ; |73| 
    1062 00000092     9606  ||         MV      .L1X    B12,A4            ; |74| 
    1063                    
    1064                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1065                    ;----------------------------------------------------------------------
    1066                    ;  74 | uint8_t    *pRight           = (uint8_t *)  VLIB_malloc(inSize * sizeof
    1067                    ;     | (uint8_t));                                                            
    1068                    ;----------------------------------------------------------------------
    1069 00000094           $C$RL3:    ; CALL OCCURS {VLIB_malloc} {0}   ; |74| 
    1070 00000094 02a81fda             MV      .L2X    A10,B5            ; |74| 
    1071                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1072 00000098 0230b0fa             SUB     .L2X    B5,A12,B4         ; |62| 
    1073 000000a0     2641             ADD     .L2     1,B4,B4           ; |62| 
    1074                    
    1075 000000a2     fd45             STW     .D2T2   B4,*+SP(44)       ; |62| 
    1076 000000a4 021160fa  ||         SUB     .L2     B11,B4,B4         ; |64| 
    1077                    
    1078                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1079 000000a8 022880fa             SUB     .L2     B4,B10,B4         ; |64| 
    1080                    
    1081 000000ac     4651             ADD     .L2     2,B4,B5           ; |64| 
    1082 000000b0 0f7fffaa  ||         MVK     .S2     0xffffffff,B30
    1083 000000ae     ce45  ||         STW     .D2T1   A4,*+SP(72)       ; |74| 
    1084                    
    1085 000000c4     5640             ADD     .L1X    2,B4,A4           ; |64| 
    1086 000000b8 0f90405b  ||         ADD     .L2     2,B4,B31          ; |64| 
    1087 000000c0 0217c1e3  ||         ADD     .S2     B30,B5,B4         ; |67| 
    1088 000000b4 0fbd62e5  ||         LDW     .D2T1   *+SP(44),A31      ; |67| 
    1089                    
    1090                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1091 000000c6     5a67             NEG     .L2     B4,B4             ; |67| 
    1092                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1093 000000c8 0fbda2f6             STW     .D2T2   B31,*+SP(52)      ; |64| 
    1094                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1095 000000cc 0190ff58             AND     .L1X    7,B4,A3           ; |67| 
    1096 000000d0     6230             ADD     .L1     A3,A4,A3          ; |67| 
    1097                    
    1098 000000d2     edb5             STW     .D2T1   A3,*+SP(60)       ; |67| 
    1099 000000d4 01fc6800  ||         MPY32   .M1     A3,A31,A3         ; |68| 
    1100                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   21

    1101 000000d8     4c6e             NOP             3
    1102                    $C$DW$193       .dwtag  DW_TAG_TI_branch
    1103                            .dwattr $C$DW$193, DW_AT_low_pc(0x00)
    1104                            .dwattr $C$DW$193, DW_AT_name("VLIB_malloc")
    1105                            .dwattr $C$DW$193, DW_AT_TI_call
    1106                    
    1107 000000e0 10000012!            CALLP   .S2     VLIB_malloc,B3
    1108 000000da     61c0  ||         ADD     .L1     A3,A3,A4          ; |75| 
    1109                    
    1110                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1111                    ;----------------------------------------------------------------------
    1112                    ;  75 | uint16_t   *pCost            = (uint16_t *) VLIB_malloc(costBuffSize *
    1113                    ;     | sizeof(uint16_t));                                                     
    1114                    ;----------------------------------------------------------------------
    1115 000000e4           $C$RL4:    ; CALL OCCURS {VLIB_malloc} {0}   ; |75| 
    1116 000000e4     edbd             LDW     .D2T1   *+SP(60),A3       ; |75| 
    1117 000000e6     ee45             STW     .D2T1   A4,*+SP(76)       ; |75| 
    1118 000000e8     4c6e             NOP             3
    1119                    $C$DW$194       .dwtag  DW_TAG_TI_branch
    1120                            .dwattr $C$DW$194, DW_AT_low_pc(0x04)
    1121                            .dwattr $C$DW$194, DW_AT_name("VLIB_malloc")
    1122                            .dwattr $C$DW$194, DW_AT_TI_call
    1123                    
    1124 000000ea     61c0             ADD     .L1     A3,A3,A4          ; |76| 
    1125 000000ec 10000012! ||         CALLP   .S2     VLIB_malloc,B3
    1126                    
    1127                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1128                    ;----------------------------------------------------------------------
    1129                    ;  76 | uint16_t   *pMinCost         = (uint16_t *) VLIB_malloc(padWidth * size
    1130                    ;     | of(uint16_t));                                                         
    1131                    ;----------------------------------------------------------------------
    1132 000000f0           $C$RL5:    ; CALL OCCURS {VLIB_malloc} {0}   ; |76| 
    1133 000000f0     bdcd             LDW     .D2T2   *+SP(52),B4       ; |76| 
    1134 000000f2     1da6             MVK     .L1     0xfffffff8,A3
    1135 000000f4     8ec5             STW     .D2T1   A4,*+SP(80)       ; |76| 
    1136 000000f6     2c6e             NOP             2
    1137                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1138 000000f8 0228807a             ADD     .L2     B4,B10,B4         ; |69| 
    1139 00000100     e641             ADD     .L2     7,B4,B4           ; |69| 
    1140 00000102     0c6e             NOP             1
    1141 00000104 01907f78             AND     .L1X    A3,B4,A3          ; |69| 
    1142                    $C$DW$195       .dwtag  DW_TAG_TI_branch
    1143                            .dwattr $C$DW$195, DW_AT_low_pc(0x04)
    1144                            .dwattr $C$DW$195, DW_AT_name("VLIB_malloc")
    1145                            .dwattr $C$DW$195, DW_AT_TI_call
    1146                    
    1147 0000010c     61c0             ADD     .L1     A3,A3,A4          ; |77| 
    1148 00000108 10000013! ||         CALLP   .S2     VLIB_malloc,B3
    1149                    
    1150                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1151                    ;----------------------------------------------------------------------
    1152                    ;  77 | uint16_t   *pScratch         = (uint16_t *) VLIB_malloc(scratchSize * s
    1153                    ;     | izeof(uint16_t));                                                      
    1154                    ;----------------------------------------------------------------------
    1155 0000010e           $C$RL6:    ; CALL OCCURS {VLIB_malloc} {0}   ; |77| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   22

    1156 0000010e     edbd             LDW     .D2T1   *+SP(60),A3
    1157                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1158 00000110 022972fa             SUB     .L2X    A11,B10,B4        ; |65| 
    1159 00000114     2601             ADD     .L2     1,B4,B0           ; |65| 
    1160                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1161 00000116     aec5             STW     .D2T1   A4,*+SP(84)       ; |77| 
    1162                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1163 00000118 003dc2f6             STW     .D2T2   B0,*+SP(56)       ; |65| 
    1164                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1165 00000120 01807800             MPY32   .M1X    A3,B0,A3          ; |70| 
    1166 00000124     4c6e             NOP             3
    1167                    $C$DW$196       .dwtag  DW_TAG_TI_branch
    1168                            .dwattr $C$DW$196, DW_AT_low_pc(0x00)
    1169                            .dwattr $C$DW$196, DW_AT_name("VLIB_malloc")
    1170                            .dwattr $C$DW$196, DW_AT_TI_call
    1171                    
    1172 00000128 10000013!            CALLP   .S2     VLIB_malloc,B3
    1173 00000126     8e35  ||         STW     .D2T1   A3,*+SP(64)       ; |70| 
    1174 0000012c     81c6  ||         MV      .L1     A3,A4             ; |78| 
    1175                    
    1176                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1177                    ;----------------------------------------------------------------------
    1178                    ;  78 | int8_t     *pDisparity       = (int8_t *)   VLIB_malloc(outSize * sizeo
    1179                    ;     | f(int8_t));                                                            
    1180                    ;----------------------------------------------------------------------
    1181 0000012e           $C$RL7:    ; CALL OCCURS {VLIB_malloc} {0}   ; |78| 
    1182 0000012e     cec5             STW     .D2T1   A4,*+SP(88)       ; |78| 
    1183                    $C$DW$197       .dwtag  DW_TAG_TI_branch
    1184                            .dwattr $C$DW$197, DW_AT_low_pc(0x00)
    1185                            .dwattr $C$DW$197, DW_AT_name("malloc")
    1186                            .dwattr $C$DW$197, DW_AT_TI_call
    1187                    
    1188 00000130 10000013!            CALLP   .S2     malloc,B3
    1189 00000134     8e4d  ||         LDW     .D2T1   *+SP(64),A4       ; |79| 
    1190                    
    1191                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1192                    ;----------------------------------------------------------------------
    1193                    ;  79 | int8_t     *pDisparity_cn    = (int8_t *)   malloc(outSize * sizeof(int
    1194                    ;     | 8_t));                                                                 
    1195                    ;----------------------------------------------------------------------
    1196 00000140           $C$RL8:    ; CALL OCCURS {malloc} {0}        ; |79| 
    1197 00000140           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$6$E:
    1198                    ;** --------------------------------------------------------------------------*
    1199 00000140           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$7$B:
    1200                    ;          EXCLUSIVE CPU CYCLES: 25
    1201                    
    1202 00000140     ee1d             LDW     .D2T1   *+SP(76),A1       ; |82| 
    1203 00000142     06a7  ||         ZERO    .L2     B5                ; |82| 
    1204 00000144     05a6  ||         ZERO    .L1     A3                ; |82| 
    1205 00000146     0213  ||         ZERO    .S2     B4                ; |82| 
    1206                    
    1207 00000150     de0d             LDW     .D2T2   *+SP(72),B0       ; |82| 
    1208 0000014c 0fa818db  ||         CMPLT   .L2X    A10,0,B31         ; |63| 
    1209 00000148 0f2be9a3  ||         SHRU    .S2     B10,31,B30        ; |61| 
    1210                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   23

    1211 00000152     ae0d             LDW     .D2T1   *+SP(68),A0       ; |82| 
    1212 00000154     d507  ||         MV      .L2X    A10,B6            ; |82| 
    1213                    
    1214                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1215                    ;----------------------------------------------------------------------
    1216                    ;  82 | if( pLeft && pRight && pCost && pMinCost && pScratch && pDisparity && p
    1217                    ;     | Disparity_cn && maxWidth > 0) {                                        
    1218                    ;----------------------------------------------------------------------
    1219 00000156     bead             LDW     .D2T2   *+SP(84),B2       ; |82| 
    1220 00000158     8ead             LDW     .D2T1   *+SP(80),A2       ; |82| 
    1221                    
    1222 0000015a     eec5             STW     .D2T1   A4,*+SP(92)       ; |79| 
    1223 00000164     0626  ||         ZERO    .L1     A4                ; |82| 
    1224 00000160 8284a35b  || [ A1]   MVK     .L2     0x1,B5            ; |82| 
    1225                    
    1226 00000166     a9e6     [ B0]   MVK     .L1     0x1,A3            ; |82| 
    1227 00000168     bdfd  ||         LDW     .D2T2   *+SP(52),B7       ; |82| 
    1228                    
    1229 0000016a     2a66     [ A0]   MVK     .L1     0x1,A4            ; |82| 
    1230 0000016c     ce8d  ||         LDW     .D2T1   *+SP(88),A0       ; |82| 
    1231                    
    1232 00000170 02106f79             AND     .L1     A3,A4,A4          ; |82| 
    1233 0000016e     0192  ||         ZERO    .S1     A3                ; |82| 
    1234 00000174 6204a35a  || [ B2]   MVK     .L2     0x1,B4            ; |82| 
    1235                    
    1236 00000178 a184a359     [ A2]   MVK     .L1     0x1,A3            ; |82| 
    1237 00000180 021497e1  ||         AND     .S1X    B5,A4,A4          ; |82| 
    1238 00000184 02fc2ddb  ||         XOR     .L2     1,B31,B5          ; |63| 
    1239 00000188     eead  ||         LDW     .D2T1   *+SP(92),A2       ; |82| 
    1240                    
    1241 0000018c 02106f78             AND     .L1     A3,A4,A4          ; |82| 
    1242 0000018a     0192  ||         ZERO    .S1     A3                ; |82| 
    1243                    
    1244 00000190 02109f79             AND     .L1X    B4,A4,A4          ; |82| 
    1245 00000194 0218a573  ||         MPYLI   .M2     B5,B6,B5:B4       ; |63| 
    1246 00000198 039c0adb  ||         CMPGT   .L2     B7,0,B7           ; |82| 
    1247 000001a0 037941e2  ||         ADD     .S2     B10,B30,B6        ; |61| 
    1248                    
    1249 000001a4 c184a358     [ A0]   MVK     .L1     0x1,A3            ; |82| 
    1250                    
    1251 000001a8 01906f79             AND     .L1     A3,A4,A3          ; |82| 
    1252 000001ac 0f983da0  ||         SHR     .S1X    B6,1,A31          ; |61| 
    1253                    
    1254                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1255 000001b0 0fbd42f4             STW     .D2T1   A31,*+SP(40)      ; |61| 
    1256                    
    1257 000001b4     06a7             ZERO    .L2     B5                ; |82| 
    1258 000001b6     9dc5  ||         STW     .D2T2   B4,*+SP(48)       ; |63| 
    1259                    
    1260                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1261                    ;----------------------------------------------------------------------
    1262                    ;  84 | int32_t    fail, d, y, i, j;                                           
    1263                    ;  85 | uint32_t   idxIn, idxOut;                                              
    1264                    ;----------------------------------------------------------------------
    1265 000001b8 a284a35a     [ A2]   MVK     .L2     0x1,B5            ; |82| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   24

    1266 000001c0 028cbf7a             AND     .L2X    B5,A3,B5          ; |82| 
    1267 000001c4 0014ef7a             AND     .L2     B7,B5,B0          ; |82| 
    1268                    
    1269 000001c8 3000f911     [!B0]   B       .S1     $C$L42            ; |82| 
    1270 000001cc 24350285  || [ B0]   LDHU    .D2T1   *+B13(16),A8      ; |88| 
    1271 000001d0 3280002a! || [!B0]   MVKL    .S2     $C$SL3+0,B5
    1272                    
    1273 000001d4 22340295     [ B0]   LDBU    .D2T1   *B13,A4           ; |88| 
    1274 000001d8 26000028! || [ B0]   MVKL    .S1     testPatternString,A12
    1275                    
    1276                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1277                    ;----------------------------------------------------------------------
    1278                    ;  88 | VLIB_fillBuffer(prm[tpi].testPattern,                                  
    1279                    ;  89 |                 (uint8_t)0,                                            
    1280                    ;  90 |                 pLeft, prm[tpi].staticInLeft,                          
    1281                    ;  91 |                 prm[tpi].width, prm[tpi].height, prm[tpi].width * sizeo
    1282                    ;     | f(pLeft[0]),                                                           
    1283                    ;  92 |                 sizeof(pLeft[0]), testPatternString);                  
    1284                    ;  94 | VLIB_fillBuffer(prm[tpi].testPattern,                                  
    1285                    ;  95 |                 (uint8_t)0,                                            
    1286                    ;  96 |                 pRight, prm[tpi].staticInRight,                        
    1287                    ;  97 |                 prm[tpi].width, prm[tpi].height, prm[tpi].width * sizeo
    1288                    ;     | f(pRight[0]),                                                          
    1289                    ;  98 |                 sizeof(pRight[0]), testPatternString);                 
    1290                    ; 103 | memset(pDisparity, 0, outSize * sizeof(int8_t));                       
    1291                    ; 104 | for(i=0; i<padWidth; i++) pMinCost[i] = 0x7FFF;                        
    1292                    ; 106 | idxIn = wsDiv2*prm[tpi].width+wsDiv2+maxDispIdx; /* Initialize offset i
    1293                    ;     | nto the input images */                                                
    1294                    ; 109 | for(d=prm[tpi].minDisp; d<=prm[tpi].maxDisp; d++)                      
    1295                    ; 111 |     VLIB_profile_start(vlib_KERNEL_OPT);                               
    1296                    ; 112 |     VLIB_disparity_SAD_firstRow8((uint8_t *)&pLeft[idxIn], (uint8_t *)&
    1297                    ;     | pRight[idxIn-d],                                                       
    1298                    ; 113 |                                  (uint16_t*)&pCost[(d-prm[tpi].minDisp)
    1299                    ;     | *padWidth],                                                            
    1300                    ; 114 |                                  pMinCost, pScratch, pDisparity,       
    1301                    ; 115 |                                  d,                                    
    1302                    ; 116 |                                  maxWidth,                             
    1303                    ; 117 |                                  prm[tpi].width,                       
    1304                    ; 118 |                                  prm[tpi].windowSize);                 
    1305                    ; 119 |     VLIB_profile_stop();                                               
    1306                    ; 123 | for(y=1; y<outHeight; y++)                                             
    1307                    ; 125 |     idxIn  = (y+wsDiv2)*prm[tpi].width+wsDiv2+maxDispIdx; /* Initialize
    1308                    ;     |  offset into the input images */                                       
    1309                    ; 126 |     idxOut = y*padWidth;                                  /* Initialize
    1310                    ;     |  offset into the output disparity */                                   
    1311                    ; 129 |     for(i=0; i<padWidth; i++) pMinCost[i] = 0x7FFF;                    
    1312                    ; 131 |     for(d=prm[tpi].minDisp; d<=prm[tpi].maxDisp; d++)                  
    1313                    ; 134 |         VLIB_disparity_SAD8_cn((uint8_t *)&pLeft[idxIn], (uint8_t *)&pR
    1314                    ;     | ight[idxIn-d],                                                         
    1315                    ; 135 |                             (uint16_t*)&pCost[(d-prm[tpi].minDisp)*padW
    1316                    ;     | idth],                                                                 
    1317                    ; 136 |                              pMinCost, (int8_t *)&pDisparity[idxOut],  
    1318                    ; 137 |                              d,                                        
    1319                    ; 138 |                              maxWidth,                                 
    1320                    ; 139 |                              prm[tpi].width,                           
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   25

    1321                    ; 140 |                              prm[tpi].windowSize);                     
    1322                    ; 147 | memset(pDisparity_cn, 0, outSize * sizeof(int8_t));                    
    1323                    ; 148 | for(i=0; i<padWidth; i++) pMinCost[i] = 0x7FFF;                        
    1324                    ; 150 | idxIn = wsDiv2*prm[tpi].width+wsDiv2+maxDispIdx; /* Initialize offset i
    1325                    ;     | nto the input images */                                                
    1326                    ; 153 | for(d=prm[tpi].minDisp; d<=prm[tpi].maxDisp; d++)                      
    1327                    ; 155 |     VLIB_profile_start(vlib_KERNEL_CN);                                
    1328                    ; 156 |     VLIB_disparity_SAD_firstRow8_cn((uint8_t *)&pLeft[idxIn], (uint8_t
    1329                    ;     | *)&pRight[idxIn-d],                                                    
    1330                    ; 157 |                                  (uint16_t*)&pCost[(d-prm[tpi].minDisp)
    1331                    ;     | *padWidth],                                                            
    1332                    ; 158 |                                  pMinCost, pScratch, pDisparity_cn,    
    1333                    ; 159 |                                  d,                                    
    1334                    ; 160 |                                  maxWidth,                             
    1335                    ; 161 |                                  prm[tpi].width,                       
    1336                    ; 162 |                                  prm[tpi].windowSize);                 
    1337                    ; 163 |     VLIB_profile_stop();                                               
    1338                    ; 167 | for(y=1; y<outHeight; y++)                                             
    1339                    ; 169 |     idxIn  = (y+wsDiv2)*prm[tpi].width+wsDiv2+maxDispIdx; /* Initialize
    1340                    ;     |  offset into the input images */                                       
    1341                    ; 170 |     idxOut = y*padWidth;                                  /* Initialize
    1342                    ;     |  offset into the output disparity */                                   
    1343                    ; 173 |     for(i=0; i<padWidth; i++) pMinCost[i] = 0x7FFF;                    
    1344                    ; 175 |     for(d=prm[tpi].minDisp; d<=prm[tpi].maxDisp; d++)                  
    1345                    ; 178 |         VLIB_disparity_SAD8_cn((uint8_t *)&pLeft[idxIn], (uint8_t *)&pR
    1346                    ;     | ight[idxIn-d],                                                         
    1347                    ; 179 |                                (uint16_t*)&pCost[(d-prm[tpi].minDisp)*p
    1348                    ;     | adWidth],                                                              
    1349                    ; 180 |                                pMinCost, (int8_t *)&pDisparity_cn[idxOu
    1350                    ;     | t],                                                                    
    1351                    ; 181 |                                d,                                      
    1352                    ; 182 |                                maxWidth,                               
    1353                    ; 183 |                                prm[tpi].width,                         
    1354                    ; 184 |                                prm[tpi].windowSize);                   
    1355                    ; 190 | for(j=0; j<outHeight; j++)                                             
    1356                    ; 191 |     for(i=0; i<maxWidth; i++)                                          
    1357                    ; 192 |         if(pDisparity[j*padWidth+i] != pDisparity_cn[j*padWidth+i])    
    1358                    ; 193 |             status_nat_vs_int = vlib_KERNEL_FAIL;                      
    1359                    ; 196 | if( prm[tpi].staticOut != NULL ) {                                     
    1360                    ; 197 |     for(j=0; j<outHeight; j++)                                         
    1361                    ; 198 |         for(i=0; i<maxWidth; i++)                                      
    1362                    ; 199 |             if(prm[tpi].staticOut[j*maxWidth+i] != pDisparity_cn[j*padW
    1363                    ;     | idth+i])                                                               
    1364                    ; 200 |                 status_nat_vs_ref = vlib_KERNEL_FAIL;                  
    1365                    ; 205 | fail = ((status_nat_vs_int == vlib_KERNEL_FAIL) || (status_nat_vs_ref =
    1366                    ;     | = vlib_KERNEL_FAIL)) ? 1 : 0;                                          
    1367                    ; 207 | est_test=1;                                                            
    1368                    ; 210 | sprintf(desc, "%s generated input | Opt results compared to NatC result
    1369                    ;     | s | width=%d, height=%d, windowSize=%d, numDisp=%d",                   
    1370                    ; 211 |         testPatternString, maxWidth, outHeight, prm[tpi].windowSize, nu
    1371                    ;     | mDisp);                                                                
    1372                    ; 212 | VLIB_formula_add_test(padWidth*numDisp, numDisp, NULL, fail, desc, NULL
    1373                    ;     | );                                                                     
    1374                    ; 214 | } else {                                                               
    1375                    ;----------------------------------------------------------------------
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   26

    1376 000001dc 233e22e4     [ B0]   LDW     .D2T1   *+SP(68),A6       ; |88| 
    1377                    $C$DW$198       .dwtag  DW_TAG_TI_branch
    1378                            .dwattr $C$DW$198, DW_AT_low_pc(0x00)
    1379                            .dwattr $C$DW$198, DW_AT_name("VLIB_fillBuffer")
    1380                            .dwattr $C$DW$198, DW_AT_TI_call
    1381                    
    1382 000001e0 20000011!    [ B0]   CALL    .S1     VLIB_fillBuffer   ; |88| 
    1383 000001e4 233422e6  || [ B0]   LDW     .D2T2   *+B13(4),B6       ; |88| 
    1384                    
    1385 000001e8 24354286     [ B0]   LDHU    .D2T2   *+B13(20),B8      ; |88| 
    1386                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1387                    ;----------------------------------------------------------------------
    1388                    ; 216 | sprintf(desc, "width=%d, height=%d, windowSize=%d",                    
    1389                    ; 217 |         maxWidth, outHeight, prm[tpi].windowSize);                     
    1390                    ; 218 | VLIB_skip_test(desc);                                                  
    1391                    ;----------------------------------------------------------------------
    1392 000001ec 333da2e6     [!B0]   LDW     .D2T2   *+SP(52),B6       ; |216| 
    1393                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1394                               ; BRANCHCC OCCURS {$C$L42}        ; |82| 
    1395 000001f0           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$7$E:
    1396                    ;** --------------------------------------------------------------------------*
    1397 000001f0           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$8$B:
    1398                    ;          EXCLUSIVE CPU CYCLES: 3
    1399                    ;** 88  -----------------------    C$21 = (unsigned short)(*U$12).width;
    1400                    ;** 88  -----------------------    VLIB_fillBuffer((*U$12).testPattern, 0u, (void *)pLeft, (*U$12).sta
    1401                    ;** 94  -----------------------    C$20 = (unsigned short)(*U$12).width;
    1402                    ;** 94  -----------------------    VLIB_fillBuffer((*U$12).testPattern, 0u, (void *)pRight, (*U$12).st
    1403                    ;** 103 -----------------------    memset((void *)pDisparity, 0, outSize);
    1404                    ;** 104 -----------------------    if ( !padWidth ) goto g7;
    1405                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1406 000001f0 05200fd8             MV      .L1     A8,A10            ; |88| 
    1407 000001f4 06000068!            MVKH    .S1     testPatternString,A12
    1408                    
    1409 000001f8 0200a35b             ZERO    .L2     B4                ; |88| 
    1410 000001fc 05002043  ||         MVK     .D2     0x1,B10           ; |88| 
    1411 00000200 01810162  ||         ADDKPC  .S2     $C$RL9,B3,0       ; |88| 
    1412                    
    1413 00000204           $C$RL9:    ; CALL OCCURS {VLIB_fillBuffer} {0}  ; |88| 
    1414 00000204           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$8$E:
    1415                    ;** --------------------------------------------------------------------------*
    1416 00000204           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$9$B:
    1417                    ;          EXCLUSIVE CPU CYCLES: 19
    1418                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1419 00000204 02b50286             LDHU    .D2T2   *+B13(16),B5      ; |94| 
    1420 00000208 02340294             LDBU    .D2T1   *B13,A4           ; |94| 
    1421 0000020c 033e42e4             LDW     .D2T1   *+SP(72),A6       ; |94| 
    1422 00000210 033442e6             LDW     .D2T2   *+B13(8),B6       ; |94| 
    1423 00000214 04354286             LDHU    .D2T2   *+B13(20),B8      ; |94| 
    1424 00000218     16c6             MV      .L1X    B5,A8             ; |94| 
    1425                    $C$DW$199       .dwtag  DW_TAG_TI_branch
    1426                            .dwattr $C$DW$199, DW_AT_low_pc(0x08)
    1427                            .dwattr $C$DW$199, DW_AT_name("VLIB_fillBuffer")
    1428                            .dwattr $C$DW$199, DW_AT_TI_call
    1429                    
    1430 0000021a     56c6             MV      .L1X    B5,A10            ; |94| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   27

    1431 00000224     0627  ||         ZERO    .L2     B4                ; |94| 
    1432 00000220 10000013! ||         CALLP   .S2     VLIB_fillBuffer,B3
    1433                    
    1434 00000226           $C$RL10:   ; CALL OCCURS {VLIB_fillBuffer} {0}  ; |94| 
    1435                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1436 00000226     cecd             LDW     .D2T1   *+SP(88),A4       ; |103| 
    1437                    $C$DW$200       .dwtag  DW_TAG_TI_branch
    1438                            .dwattr $C$DW$200, DW_AT_low_pc(0x00)
    1439                            .dwattr $C$DW$200, DW_AT_name("memset")
    1440                            .dwattr $C$DW$200, DW_AT_TI_call
    1441                    
    1442 00000228 10000013!            CALLP   .S2     memset,B3
    1443 0000022c     8e6d  ||         LDW     .D2T1   *+SP(64),A6       ; |94| 
    1444 0000022e     0627  ||         ZERO    .L2     B4                ; |103| 
    1445                    
    1446 00000230           $C$RL11:   ; CALL OCCURS {memset} {0}        ; |103| 
    1447 00000230           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$9$E:
    1448                    ;** --------------------------------------------------------------------------*
    1449 00000230           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$10$B:
    1450                    ;          EXCLUSIVE CPU CYCLES: 11
    1451 00000230     ed8d             LDW     .D2T1   *+SP(60),A0       ; |103| 
    1452 00000232     6c6e             NOP             4
    1453                    
    1454 00000234 d01aa121     [!A0]   BNOP    .S1     $C$L5,5           ; |104| 
    1455 00000238 c1be82e5  || [ A0]   LDW     .D2T1   *+SP(80),A3       ; |104| 
    1456 00000240 c68013a2  || [ A0]   MVC     .S2X    A0,ILC
    1457                    
    1458                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1459                               ; BRANCHCC OCCURS {$C$L5}         ; |104| 
    1460 00000244           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$10$E:
    1461                    ;** --------------------------------------------------------------------------*
    1462                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1463 00000244           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$11$B:
    1464                    ;**     -----------------------    K$105 = 32767;
    1465                    ;**     -----------------------    U$107 = pMinCost;
    1466                    ;** 104 -----------------------    L$1 = padWidth;
    1467                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    1468                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    1469                    ;**     -----------------------g6:
    1470                    ;** 104 -----------------------    *U$107++ = K$105;
    1471                    ;** 104 -----------------------    if ( L$1 = L$1-1 ) goto g6;
    1472 00000244           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$11$E:
    1473                    ;*----------------------------------------------------------------------------*
    1474                    ;*   SOFTWARE PIPELINE INFORMATION
    1475                    ;*
    1476                    ;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB
    1477                    ;*      Loop source line                 : 104
    1478                    ;*      Loop opening brace source line   : 104
    1479                    ;*      Loop closing brace source line   : 104
    1480                    ;*      Known Minimum Trip Count         : 1                    
    1481                    ;*      Known Max Trip Count Factor      : 1
    1482                    ;*      Loop Carried Dependency Bound(^) : 0
    1483                    ;*      Unpartitioned Resource Bound     : 1
    1484                    ;*      Partitioned Resource Bound(*)    : 1
    1485                    ;*      Resource Partition:
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   28

    1486                    ;*                                A-side   B-side
    1487                    ;*      .L units                     0        0     
    1488                    ;*      .S units                     0        0     
    1489                    ;*      .D units                     1*       0     
    1490                    ;*      .M units                     0        0     
    1491                    ;*      .X cross paths               0        0     
    1492                    ;*      .T address paths             1*       0     
    1493                    ;*      Long read paths              0        0     
    1494                    ;*      Long write paths             0        0     
    1495                    ;*      Logical  ops (.LS)           0        0     (.L or .S unit)
    1496                    ;*      Addition ops (.LSD)          0        0     (.L or .S or .D unit)
    1497                    ;*      Bound(.L .S .LS)             0        0     
    1498                    ;*      Bound(.L .S .D .LS .LSD)     1*       0     
    1499                    ;*
    1500                    ;*      Searching for software pipeline schedule at ...
    1501                    ;*         ii = 1  Schedule found with 2 iterations in parallel
    1502                    ;*
    1503                    ;*      Register Usage Table:
    1504                    ;*          +-----------------------------------------------------------------+
    1505                    ;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
    1506                    ;*          |00000000001111111111222222222233|00000000001111111111222222222233|
    1507                    ;*          |01234567890123456789012345678901|01234567890123456789012345678901|
    1508                    ;*          |--------------------------------+--------------------------------|
    1509                    ;*       0: |   **                           |                                |
    1510                    ;*          +-----------------------------------------------------------------+
    1511                    ;*
    1512                    ;*      Done
    1513                    ;*
    1514                    ;*      Loop will be splooped
    1515                    ;*      Collapsed epilog stages       : 0
    1516                    ;*      Collapsed prolog stages       : 0
    1517                    ;*      Minimum required memory pad   : 0 bytes
    1518                    ;*
    1519                    ;*      Minimum safe trip count       : 1
    1520                    ;*      Min. prof. trip count  (est.) : 2
    1521                    ;*
    1522                    ;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.000, max 0.000 }
    1523                    ;*      Mem bank perf. penalty (est.) : 0.0%
    1524                    ;*
    1525                    ;*
    1526                    ;*      Total cycles (est.)         : 1 + trip_cnt * 1        
    1527                    ;*----------------------------------------------------------------------------*
    1528                    ;*        SINGLE SCHEDULED ITERATION
    1529                    ;*
    1530                    ;*        $C$C223:
    1531                    ;*   0              STH     .D1T1   A4,*A3++          ; |104| 
    1532                    ;*     ||           SPBR            $C$C223
    1533                    ;*   1              NOP             1
    1534                    ;*   2              ; BRANCHCC OCCURS {$C$C223}       ; |104| 
    1535                    ;*----------------------------------------------------------------------------*
    1536 00000244           $C$L2:    ; PIPED LOOP PROLOG
    1537                    ;          EXCLUSIVE CPU CYCLES: 2
    1538                    
    1539 00000244 00038001             SPLOOP  1       ;2                ; (P) 
    1540 00000248 023fffa8  ||         MVK     .S1     0x7fff,A4
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   29

    1541                    
    1542                    ;** --------------------------------------------------------------------------*
    1543 0000024c           $C$L3:    ; PIPED LOOP KERNEL
    1544 0000024c           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$13$B:
    1545                    ;          EXCLUSIVE CPU CYCLES: 1
    1546 0000024c 020c3654             STH     .D1T1   A4,*A3++          ; |104| (P) <0,0> 
    1547 00000250 08034000             SPKERNEL 1,0
    1548 00000254           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$13$E:
    1549                    ;** --------------------------------------------------------------------------*
    1550 00000254           $C$L4:    ; PIPED LOOP EPILOG
    1551                    ;          EXCLUSIVE CPU CYCLES: 1
    1552                    ;** --------------------------------------------------------------------------*
    1553 00000254           $C$L5:    
    1554                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1555 00000254           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$15$B:
    1556                    ;          EXCLUSIVE CPU CYCLES: 14
    1557                    ;**     -----------------------g7:
    1558                    ;** 106 -----------------------    v$1 = prm;
    1559                    ;** 106 -----------------------    idxIn = ((*U$12).width+1u)*wsDiv2+maxDispIdx;
    1560                    ;** 109 -----------------------    d = (*U$12).minDisp;
    1561                    ;** 109 -----------------------    if ( d > (*U$12).maxDisp ) goto g10;
    1562                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1563 00000254 0234e2e6             LDW     .D2T2   *+B13(28),B4      ; |109| 
    1564                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1565 00000258 05b4c2e6             LDW     .D2T2   *+B13(24),B11     ; |109| 
    1566                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1567 0000025c 02b482e6             LDW     .D2T2   *+B13(16),B5      ; |106| 
    1568 00000260 01bd42e4             LDW     .D2T1   *+SP(40),A3       ; |106| 
    1569 00000264 0fbd82e4             LDW     .D2T1   *+SP(48),A31
    1570 00000268 02bce2e4             LDW     .D2T1   *+SP(28),A5       ; |106| 
    1571                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1572 0000026c 001168fa             CMPGT   .L2     B11,B4,B0         ; |109| 
    1573                    
    1574 00000270 0294205b             ADD     .L2     1,B5,B5           ; |106| 
    1575 00000274 36800028! || [!B0]   MVKL    .S1     cycles,A13
    1576                    
    1577 00000278 204c8121     [ B0]   BNOP    .S1     $C$L7,4           ; |109| 
    1578 0000027c 028cb803  ||         MPY32   .M2X    A3,B5,B5          ; |106| 
    1579 00000280 31be22e4  || [!B0]   LDW     .D2T1   *+SP(68),A3
    1580                    
    1581                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1582 00000284 0597f078             ADD     .L1X    A31,B5,A11        ; |106| 
    1583                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1584                               ; BRANCHCC OCCURS {$C$L7}         ; |109| 
    1585 00000288           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$15$E:
    1586                    ;** --------------------------------------------------------------------------*
    1587 00000288           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$16$B:
    1588                    ;          EXCLUSIVE CPU CYCLES: 1
    1589                    ;**     -----------------------    U$125 = maxWidth;
    1590                    ;**     -----------------------    U$133 = &pLeft[idxIn];
    1591                    ;**     -----------------------    K$139 = &cycles[0];
    1592                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
    1593                    
    1594 00000288 053da2e7             LDW     .D2T2   *+SP(52),B10
    1595 0000028c 06800069! ||         MVKH    .S1     cycles,A13
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   30

    1596 00000290 072c6078  ||         ADD     .L1     A3,A11,A14
    1597                    
    1598 00000294           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$16$E:
    1599                    ;*----------------------------------------------------------------------------*
    1600                    ;*   SOFTWARE PIPELINE INFORMATION
    1601                    ;*      Disqualified loop: Loop contains a call
    1602                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    1603                    ;*      Disqualified loop: Loop contains a call
    1604                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    1605                    ;*      Disqualified loop: Loop contains a call
    1606                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    1607                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    1608                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    1609                    ;*      Disqualified loop: Loop contains a call
    1610                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    1611                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    1612                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    1613                    ;*      Disqualified loop: Loop contains a call
    1614                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    1615                    ;*----------------------------------------------------------------------------*
    1616 00000294           $C$L6:    
    1617 00000294           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$17$B:
    1618                    ;          EXCLUSIVE CPU CYCLES: 6
    1619                    ;**     -----------------------g9:
    1620                    ;** 137 -----------------------    act_kernel = 0;  // [15]
    1621                    ;** 140 -----------------------    VLIB_cache_inval();  // [15]
    1622                    ;** 143 -----------------------    initStack(getSP());  // [15]
    1623                    ;** 146 -----------------------    beg_count = _itoll(TSCH, TSCL);  // [15]
    1624                    ;** 112 -----------------------    VLIB_disparity_SAD_firstRow8(U$133, idxIn-(unsigned)d+pRight, ((uns
    1625                    ;** 153 -----------------------    v$2 = _itoll(TSCH, TSCL);  // [16]
    1626                    ;** 153 -----------------------    end_count = v$2;  // [16]
    1627                    ;** 156 -----------------------    C$19 = act_kernel;  // [16]
    1628                    ;** 156 -----------------------    *((C$19<<3)+K$139) = *((C$19<<3)+K$139)+(v$2-(beg_count+overhead));
    1629                    ;** 159 -----------------------    setStackDepth();  // [16]
    1630                    ;** 109 -----------------------    v$1 = prm;
    1631                    ;** 109 -----------------------    if ( (*U$12).maxDisp >= (++d) ) goto g9;
    1632                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\common\VLIB_profile.h"
    1633                    $C$DW$201       .dwtag  DW_TAG_TI_branch
    1634                            .dwattr $C$DW$201, DW_AT_low_pc(0x00)
    1635                            .dwattr $C$DW$201, DW_AT_name("VLIB_cache_inval")
    1636                            .dwattr $C$DW$201, DW_AT_TI_call
    1637 00000294 00000010!            CALL    .S1     VLIB_cache_inval  ; |140| 
    1638 00000298 01800028!            MVKL    .S1     act_kernel,A3
    1639 0000029c 01800068!            MVKH    .S1     act_kernel,A3
    1640                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\common\VLIB_profile.h"
    1641 000002a0 0200a35a             ZERO    .L2     B4                ; |137| 
    1642 000002a4 020c0276             STW     .D1T2   B4,*A3            ; |137| 
    1643                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\common\VLIB_profile.h"
    1644 000002a8 01830162             ADDKPC  .S2     $C$RL12,B3,0      ; |140| 
    1645                    $C$RL12:   ; CALL OCCURS {VLIB_cache_inval} {0}  ; |140| 
    1646                    $C$DW$L$VLIB_disparity_SAD_firstRow8_d$17$E:
    1647                    ;** --------------------------------------------------------------------------*
    1648                    $C$DW$L$VLIB_disparity_SAD_firstRow8_d$18$B:
    1649                    ;          EXCLUSIVE CPU CYCLES: 55
    1650                    $C$DW$202       .dwtag  DW_TAG_TI_branch
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   31

    1651                            .dwattr $C$DW$202, DW_AT_low_pc(0x00)
    1652                            .dwattr $C$DW$202, DW_AT_name("getSP")
    1653                            .dwattr $C$DW$202, DW_AT_TI_call
    1654 000002ac 10000012!            CALLP   .S2     getSP,B3
    1655                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\common\VLIB_profile.h"
    1656                    $C$RL13:   ; CALL OCCURS {getSP} {0}         ; |143| 
    1657                    $C$DW$203       .dwtag  DW_TAG_TI_branch
    1658                            .dwattr $C$DW$203, DW_AT_low_pc(0x00)
    1659                            .dwattr $C$DW$203, DW_AT_name("initStack")
    1660                            .dwattr $C$DW$203, DW_AT_TI_call
    1661 000002b0 10000012!            CALLP   .S2     initStack,B3
    1662 000002b4           $C$RL14:   ; CALL OCCURS {initStack} {0}     ; |143| 
    1663                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\common\VLIB_profile.h"
    1664 000002b4 022803e2             MVC     .S2     TSCL,B4           ; |146| 
    1665 000002b8 02ac03e2             MVC     .S2     TSCH,B5           ; |146| 
    1666                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1667 000002bc 0334c2e6             LDW     .D2T2   *+B13(24),B6      ; |112| 
    1668                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\common\VLIB_profile.h"
    1669 000002c0 023de2e4             LDW     .D2T1   *+SP(60),A4       ; |146| 
    1670 000002c4 01800028!            MVKL    .S1     beg_count,A3
    1671 000002c8 01800068!            MVKH    .S1     beg_count,A3
    1672 000002cc 02be62e4             LDW     .D2T1   *+SP(76),A5       ; |146| 
    1673                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1674 000002d0 031960fa             SUB     .L2     B11,B6,B6         ; |112| 
    1675                    
    1676 000002d4 020c0347             STDW    .D1T2   B5:B4,*A3         ; |146| 
    1677 000002d8 01be42e4  ||         LDW     .D2T1   *+SP(72),A3       ; |146| 
    1678                    
    1679 000002dc 02189801             MPY32   .M1X    A4,B6,A4          ; |112| 
    1680 000002e0 063482e4  ||         LDW     .D2T1   *+B13(16),A12     ; |112| 
    1681                    
    1682 000002e4 043ec2e6             LDW     .D2T2   *+SP(88),B8       ; |112| 
    1683 000002e8 043ea2e4             LDW     .D2T1   *+SP(84),A8       ; |112| 
    1684                    
    1685 000002ec 063502e7             LDW     .D2T2   *+B13(32),B12     ; |112| 
    1686 000002f0 0fad72fa  ||         SUB     .L2X    A11,B11,B31       ; |112| 
    1687                    
    1688                    $C$DW$204       .dwtag  DW_TAG_TI_branch
    1689                            .dwattr $C$DW$204, DW_AT_low_pc(0x00)
    1690                            .dwattr $C$DW$204, DW_AT_name("VLIB_disparity_SAD_firstRow8")
    1691                            .dwattr $C$DW$204, DW_AT_TI_call
    1692                    
    1693 000002f4 10000013!            CALLP   .S2     VLIB_disparity_SAD_firstRow8,B3
    1694 000002f8     9eed  ||         LDW     .D2T2   *+SP(80),B6       ; |112| 
    1695 00000300 03149a41  ||         ADDAH   .D1     A5,A4,A6          ; |112| 
    1696 000002fa     8706  ||         MV      .L1     A14,A4            ; |112| 
    1697 00000304 020ff07b  ||         ADD     .L2X    A3,B31,B4         ; |112| 
    1698 00000308 052c16a0  ||         MV      .S1X    B11,A10           ; |112| 
    1699                    
    1700 0000030c           $C$RL15:   ; CALL OCCURS {VLIB_disparity_SAD_firstRow8} {0}  ; |112| 
    1701                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\common\VLIB_profile.h"
    1702 0000030c 032803e2             MVC     .S2     TSCL,B6           ; |153| 
    1703 00000310 03ac03e2             MVC     .S2     TSCH,B7           ; |153| 
    1704 00000314 0280002a!            MVKL    .S2     beg_count,B5
    1705                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   32

    1706 00000318 01800029!            MVKL    .S1     act_kernel,A3
    1707 0000031c 0200002a! ||         MVKL    .S2     overhead,B4
    1708                    
    1709 00000320 01800069!            MVKH    .S1     act_kernel,A3
    1710 00000324 0280006a! ||         MVKH    .S2     beg_count,B5
    1711                    
    1712 00000328 018c0265             LDW     .D1T1   *A3,A3            ; |156| 
    1713 0000032c 0200006b! ||         MVKH    .S2     overhead,B4
    1714 00000330 041403e6  ||         LDDW    .D2T2   *B5,B9:B8         ; |156| 
    1715                    
    1716                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\common\VLIB_profile.h"
    1717 00000334     100d             LDDW    .D2T2   *B4,B17:B16       ; |156| 
    1718 00000336     4c6e             NOP             3
    1719 00000338 03346b64             LDDW    .D1T1   *+A13[A3],A7:A6   ; |156| 
    1720 00000340 0222057a             ADDU    .L2     B16,B8,B5:B4      ; |156| 
    1721 00000344 0444a07a             ADD     .L2     B5,B17,B8         ; |156| 
    1722                    
    1723 00000348 042501e3             ADD     .S2     B8,B9,B8          ; |156| 
    1724 0000034c 0210c5fa  ||         SUBU    .L2     B6,B4,B5:B4       ; |156| 
    1725                    
    1726 00000350 0fa0e0fb             SUB     .L2     B7,B8,B31         ; |156| 
    1727 00000354 0297184a  ||         EXT     .S2     B5,24,24,B5       ; |156| 
    1728                    
    1729 00000358 0210d579             ADDU    .L1X    A6,B4,A5:A4       ; |156| 
    1730 0000035c 0217e07a  ||         ADD     .L2     B31,B5,B4         ; |156| 
    1731                    
    1732 00000364     a3d0             ADD     .L1     A5,A7,A5          ; |156| 
    1733 00000360 0800002b! ||         MVKL    .S2     end_count,B16
    1734                    
    1735 00000366     b250             ADD     .L1X    A5,B4,A5          ; |156| 
    1736 00000368 0800006a! ||         MVKH    .S2     end_count,B16
    1737                    
    1738                    $C$DW$205       .dwtag  DW_TAG_TI_branch
    1739                            .dwattr $C$DW$205, DW_AT_low_pc(0x00)
    1740                            .dwattr $C$DW$205, DW_AT_name("setStackDepth")
    1741                            .dwattr $C$DW$205, DW_AT_TI_call
    1742                    
    1743 0000036c 10000013!            CALLP   .S2     setStackDepth,B3
    1744 00000370 02346b45  ||         STDW    .D1T1   A5:A4,*+A13[A3]   ; |156| 
    1745 00000374 034003c6  ||         STDW    .D2T2   B7:B6,*B16        ; |153| 
    1746                    
    1747                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\common\VLIB_profile.h"
    1748 00000378           $C$RL16:   ; CALL OCCURS {setStackDepth} {0}  ; |159| 
    1749 00000378           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$18$E:
    1750                    ;** --------------------------------------------------------------------------*
    1751 00000378           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$19$B:
    1752                    ;          EXCLUSIVE CPU CYCLES: 12
    1753                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1754 00000378 01b4e2e4             LDW     .D2T1   *+B13(28),A3      ; |109| 
    1755 00000380 05ac205a             ADD     .L2     1,B11,B11         ; |109| 
    1756 00000384     ecdd             LDW     .D2T1   *+SP(28),A5       ; |109| 
    1757 00000386     2c6e             NOP             2
    1758 00000388 002c7af8             CMPLT   .L1X    A3,B11,A0         ; |109| 
    1759 0000038c df8aa120     [!A0]   BNOP    .S1     $C$L6,5           ; |109| 
    1760                               ; BRANCHCC OCCURS {$C$L6}         ; |109| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   33

    1761 00000390           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$19$E:
    1762                    ;** --------------------------------------------------------------------------*
    1763 00000390           $C$L7:    
    1764 00000390           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$20$B:
    1765                    ;          EXCLUSIVE CPU CYCLES: 12
    1766                    ;**     -----------------------g10:
    1767                    ;** 123 -----------------------    if ( outHeight < 2u ) goto g19;
    1768 00000390     dd8d             LDW     .D2T2   *+SP(56),B0
    1769                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1770 00000392     cd3d             LDW     .D2T1   *+SP(40),A3       ; |125| 
    1771 00000394 00004000             NOP             3
    1772                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1773 00000398 000049da             CMPLTU  .L2     B0,2,B0           ; |123| 
    1774                    
    1775 000003a0 20002d91     [ B0]   B       .S1     $C$L15            ; |123| 
    1776 000003a4 00800fdb  ||         MV      .L2     B0,B1             ; guard predicate rewrite
    1777 000003a8 303dc2e6  || [!B0]   LDW     .D2T2   *+SP(56),B0
    1778                    
    1779 000003ac 51bf02f4     [!B1]   STW     .D2T1   A3,*+SP(96)
    1780 000003b0 01bd02e4             LDW     .D2T1   *+SP(32),A3
    1781 000003b4 5fbd42e4     [!B1]   LDW     .D2T1   *+SP(40),A31
    1782 000003b8 00002001             NOP             2
    1783                               ; BRANCHCC OCCURS {$C$L15}        ; |123| 
    1784 000003c0           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$20$E:
    1785                    ;** --------------------------------------------------------------------------*
    1786 000003c0           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$21$B:
    1787                    ;          EXCLUSIVE CPU CYCLES: 3
    1788                    ;**     -----------------------    U$159 = wsDiv2;
    1789                    ;** 125 -----------------------    L$2 = outHeight-1u;
    1790                    ;** 123 -----------------------    y = 1;
    1791                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    1792                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
    1793                    
    1794 000003c0 0684a359             MVK     .L1     0x1,A13           ; |123| 
    1795 000003c4 0ebd82e5  ||         LDW     .D2T1   *+SP(48),A29      ; |125| 
    1796 000003c8 0583e05a  ||         SUB     .L2     B0,1,B11          ; |125| 
    1797                    
    1798 000003d0     a1f0             ADD     .L1     A5,A3,A7          ; |125| 
    1799 000003cc 0f3f02e5  ||         LDW     .D2T1   *+SP(96),A30
    1800                    
    1801 000003d4 01b7e078             ADD     .L1     A31,A13,A3        ; |125| 
    1802 000003d2     81cc  ||         LDW     .D1T1   *+A7(16),A4       ; |125| 
    1803                    
    1804 000003d8           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$21$E:
    1805                    ;** --------------------------------------------------------------------------*
    1806                    ;**   BEGIN LOOP $C$L8
    1807                    ;** --------------------------------------------------------------------------*
    1808 000003d8           $C$L8:    
    1809                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1810 000003d8           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$22$B:
    1811                    ;          EXCLUSIVE CPU CYCLES: 16
    1812                    ;**     -----------------------g12:
    1813                    ;** 125 -----------------------    U$155 = U$11+v$1;
    1814                    ;** 125 -----------------------    idxIn = ((unsigned)y+wsDiv2)*(*U$155).width+U$159+maxDispIdx;
    1815                    ;** 126 -----------------------    idxOut = y*padWidth;
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   34

    1816                    ;** 129 -----------------------    if ( !padWidth ) goto g15;
    1817 000003d8     6c6e             NOP             4
    1818                    
    1819 000003e0 020c8800             MPY32   .M1     A4,A3,A4          ; |125| 
    1820 000003da     edbd  ||         LDW     .D2T1   *+SP(60),A3       ; |125| 
    1821                    
    1822 000003e4 00004000             NOP             3
    1823                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1824 000003e8 0313c078             ADD     .L1     A30,A4,A6         ; |125| 
    1825                    
    1826 000003f4     01c6             MV      .L1     A3,A0             ; |126| 
    1827 000003f0 071ba1e1  ||         ADD     .S1     A29,A6,A14        ; |125| 
    1828 000003ec 03346801  ||         MPY32   .M1     A3,A13,A6         ; |126| 
    1829                    
    1830 000003f6     a6ba     [!A0]   BNOP    .S1     $C$L12,5          ; |129| 
    1831 000003f8 c68c13a3  || [ A0]   MVC     .S2X    A3,ILC
    1832 00000400 c1be82e4  || [ A0]   LDW     .D2T1   *+SP(80),A3       ; |129| 
    1833                    
    1834                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1835                               ; BRANCHCC OCCURS {$C$L12}        ; |129| 
    1836 00000404           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$22$E:
    1837                    ;** --------------------------------------------------------------------------*
    1838                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1839 00000404           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$23$B:
    1840                    ;**     -----------------------    K$105 = 32767;
    1841                    ;**     -----------------------    U$107 = pMinCost;
    1842                    ;** 129 -----------------------    L$3 = padWidth;
    1843                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    1844                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    1845                    ;**     -----------------------g14:
    1846                    ;** 129 -----------------------    *U$107++ = K$105;
    1847                    ;** 129 -----------------------    if ( L$3 = L$3-1 ) goto g14;
    1848 00000404           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$23$E:
    1849                    ;*----------------------------------------------------------------------------*
    1850                    ;*   SOFTWARE PIPELINE INFORMATION
    1851                    ;*
    1852                    ;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB
    1853                    ;*      Loop source line                 : 129
    1854                    ;*      Loop opening brace source line   : 129
    1855                    ;*      Loop closing brace source line   : 129
    1856                    ;*      Known Minimum Trip Count         : 1                    
    1857                    ;*      Known Max Trip Count Factor      : 1
    1858                    ;*      Loop Carried Dependency Bound(^) : 0
    1859                    ;*      Unpartitioned Resource Bound     : 1
    1860                    ;*      Partitioned Resource Bound(*)    : 1
    1861                    ;*      Resource Partition:
    1862                    ;*                                A-side   B-side
    1863                    ;*      .L units                     0        0     
    1864                    ;*      .S units                     0        0     
    1865                    ;*      .D units                     1*       0     
    1866                    ;*      .M units                     0        0     
    1867                    ;*      .X cross paths               0        0     
    1868                    ;*      .T address paths             1*       0     
    1869                    ;*      Long read paths              0        0     
    1870                    ;*      Long write paths             0        0     
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   35

    1871                    ;*      Logical  ops (.LS)           0        0     (.L or .S unit)
    1872                    ;*      Addition ops (.LSD)          0        0     (.L or .S or .D unit)
    1873                    ;*      Bound(.L .S .LS)             0        0     
    1874                    ;*      Bound(.L .S .D .LS .LSD)     1*       0     
    1875                    ;*
    1876                    ;*      Searching for software pipeline schedule at ...
    1877                    ;*         ii = 1  Schedule found with 2 iterations in parallel
    1878                    ;*
    1879                    ;*      Register Usage Table:
    1880                    ;*          +-----------------------------------------------------------------+
    1881                    ;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
    1882                    ;*          |00000000001111111111222222222233|00000000001111111111222222222233|
    1883                    ;*          |01234567890123456789012345678901|01234567890123456789012345678901|
    1884                    ;*          |--------------------------------+--------------------------------|
    1885                    ;*       0: |   **                           |                                |
    1886                    ;*          +-----------------------------------------------------------------+
    1887                    ;*
    1888                    ;*      Done
    1889                    ;*
    1890                    ;*      Loop will be splooped
    1891                    ;*      Collapsed epilog stages       : 0
    1892                    ;*      Collapsed prolog stages       : 0
    1893                    ;*      Minimum required memory pad   : 0 bytes
    1894                    ;*
    1895                    ;*      Minimum safe trip count       : 1
    1896                    ;*      Min. prof. trip count  (est.) : 2
    1897                    ;*
    1898                    ;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.000, max 0.000 }
    1899                    ;*      Mem bank perf. penalty (est.) : 0.0%
    1900                    ;*
    1901                    ;*
    1902                    ;*      Total cycles (est.)         : 1 + trip_cnt * 1        
    1903                    ;*----------------------------------------------------------------------------*
    1904                    ;*        SINGLE SCHEDULED ITERATION
    1905                    ;*
    1906                    ;*        $C$C197:
    1907                    ;*   0              STH     .D1T1   A4,*A3++          ; |129| 
    1908                    ;*     ||           SPBR            $C$C197
    1909                    ;*   1              NOP             1
    1910                    ;*   2              ; BRANCHCC OCCURS {$C$C197}       ; |129| 
    1911                    ;*----------------------------------------------------------------------------*
    1912 00000404           $C$L9:    ; PIPED LOOP PROLOG
    1913                    ;          EXCLUSIVE CPU CYCLES: 2
    1914                    
    1915 00000404 00038001             SPLOOP  1       ;2                ; (P) 
    1916 00000408 023fffa8  ||         MVK     .S1     0x7fff,A4
    1917                    
    1918                    ;** --------------------------------------------------------------------------*
    1919 0000040c           $C$L10:    ; PIPED LOOP KERNEL
    1920 0000040c           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$25$B:
    1921                    ;          EXCLUSIVE CPU CYCLES: 1
    1922 0000040c 020c3654             STH     .D1T1   A4,*A3++          ; |129| (P) <0,0> 
    1923 00000410 08034000             SPKERNEL 1,0
    1924 00000414           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$25$E:
    1925                    ;** --------------------------------------------------------------------------*
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   36

    1926 00000414           $C$L11:    ; PIPED LOOP EPILOG
    1927                    ;          EXCLUSIVE CPU CYCLES: 1
    1928                    ;** --------------------------------------------------------------------------*
    1929 00000414           $C$L12:    
    1930                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1931 00000414           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$27$B:
    1932                    ;          EXCLUSIVE CPU CYCLES: 13
    1933                    ;**     -----------------------g15:
    1934                    ;** 131 -----------------------    d = (*U$155).minDisp;
    1935                    ;** 131 -----------------------    if ( d > (*U$155).maxDisp ) goto g18;
    1936                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1937 00000414 059cc264             LDW     .D1T1   *+A7(24),A11      ; |131| 
    1938                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1939 00000418     e1bc             LDW     .D1T1   *+A7(28),A3       ; |131| 
    1940 0000041a     6c6e             NOP             4
    1941                    
    1942 00000420 000d68f9             CMPGT   .L1     A11,A3,A0         ; |131| 
    1943 00000424 01bec2e4  ||         LDW     .D2T1   *+SP(88),A3
    1944                    
    1945 00000428 c0608120     [ A0]   BNOP    .S1     $C$L14,4          ; |131| 
    1946 0000042c     6330             ADD     .L1     A3,A6,A3
    1947                               ; BRANCHCC OCCURS {$C$L14}        ; |131| 
    1948 0000042e           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$27$E:
    1949                    ;** --------------------------------------------------------------------------*
    1950 0000042e           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$28$B:
    1951                    ;          EXCLUSIVE CPU CYCLES: 11
    1952                    ;**     -----------------------    U$125 = maxWidth;
    1953                    ;**     -----------------------    U$133 = &pLeft[idxIn];
    1954                    ;**     -----------------------    U$174 = &pDisparity[idxOut];
    1955                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
    1956 0000042e     0c6e             NOP             1
    1957                    
    1958 00000430     8d3d             LDW     .D2T1   *+SP(32),A3
    1959 00000432     95c7  ||         MV      .L2X    A3,B12
    1960                    
    1961 00000434     2c6e             NOP             2
    1962 00000436     ae4d             LDW     .D2T1   *+SP(68),A4
    1963                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    1964 00000438 0fbde2e4             LDW     .D2T1   *+SP(60),A31      ; |134| 
    1965                    
    1966 00000444     a1e0             ADD     .L1     A5,A3,A6          ; |134| 
    1967 00000440 053da2e5  ||         LDW     .D2T1   *+SP(52),A10
    1968                    
    1969 00000446     c13c             LDW     .D1T1   *+A6(24),A3       ; |134| 
    1970 00000448 0e3e42e4             LDW     .D2T1   *+SP(72),A28      ; |134| 
    1971                    
    1972 0000044c 05188267             LDW     .D1T2   *+A6(16),B10      ; |134| 
    1973 00000450 0ebe62e5  ||         LDW     .D2T1   *+SP(76),A29      ; |134| 
    1974 00000454 0f2dc0f8  ||         SUB     .L1     A14,A11,A30       ; |134| 
    1975                    
    1976 00000458 06190265             LDW     .D1T1   *+A6(32),A12      ; |134| 
    1977 00000460 07b88079  ||         ADD     .L1     A4,A14,A15
    1978 00000464 043016a1  ||         MV      .S1X    B12,A8            ; |134| 
    1979 0000046c 033e82e6  ||         LDW     .D2T2   *+SP(80),B6       ; |134| 
    1980 00000468 042c1fdb  ||         MV      .L2X    A11,B8            ; |134| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   37

    1981                    
    1982 00000470           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$28$E:
    1983                    ;*----------------------------------------------------------------------------*
    1984                    ;*   SOFTWARE PIPELINE INFORMATION
    1985                    ;*      Disqualified loop: Loop contains a call
    1986                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    1987                    ;*----------------------------------------------------------------------------*
    1988 00000470           $C$L13:    
    1989 00000470           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$29$B:
    1990                    ;          EXCLUSIVE CPU CYCLES: 7
    1991                    ;**     -----------------------g17:
    1992                    ;** 134 -----------------------    C$18 = U$11+v$1;
    1993                    ;** 134 -----------------------    VLIB_disparity_SAD8_cn(U$133, idxIn-(unsigned)d+pRight, ((unsigned)
    1994                    ;** 131 -----------------------    v$1 = prm;
    1995                    ;** 131 -----------------------    if ( (*U$12).maxDisp >= (++d) ) goto g17;
    1996 00000470 00000000             NOP             1
    1997                    $C$DW$206       .dwtag  DW_TAG_TI_branch
    1998                            .dwattr $C$DW$206, DW_AT_low_pc(0x04)
    1999                            .dwattr $C$DW$206, DW_AT_name("VLIB_disparity_SAD8_cn")
    2000                            .dwattr $C$DW$206, DW_AT_TI_call
    2001                    
    2002 00000474 020d60f9             SUB     .L1     A11,A3,A4         ; |134| 
    2003 00000478 00000010! ||         CALL    .S1     VLIB_disparity_SAD8_cn ; |134| 
    2004                    
    2005 0000047c 0293e800             MPY32   .M1     A31,A4,A5         ; |134| 
    2006 00000480 01fb8078             ADD     .L1     A28,A30,A3        ; |134| 
    2007 00000484     8786             MV      .L1     A15,A4            ; |134| 
    2008 00000486     91c7             MV      .L2X    A3,B4             ; |134| 
    2009                    
    2010 00000488 01840163             ADDKPC  .S2     $C$RL17,B3,0      ; |134| 
    2011 0000048c 0374ba40  ||         ADDAH   .D1     A29,A5,A6         ; |134| 
    2012                    
    2013 00000490           $C$RL17:   ; CALL OCCURS {VLIB_disparity_SAD8_cn} {0}  ; |134| 
    2014 00000490           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$29$E:
    2015                    ;** --------------------------------------------------------------------------*
    2016 00000490           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$30$B:
    2017                    ;          EXCLUSIVE CPU CYCLES: 12
    2018                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2019 00000490 0234e2e6             LDW     .D2T2   *+B13(28),B4      ; |131| 
    2020 00000494     8d3d             LDW     .D2T1   *+SP(32),A3
    2021 00000496     ecdd             LDW     .D2T1   *+SP(28),A5       ; |131| 
    2022 00000498 05ac2058             ADD     .L1     1,A11,A11         ; |131| 
    2023 000004a0 00000000             NOP             1
    2024 000004a4 002c9afa             CMPLT   .L2X    B4,A11,B0         ; |131| 
    2025                    
    2026 000004a8 3ffffa11     [!B0]   B       .S1     $C$L13            ; |131| 
    2027 000004ac 3fbde2e5  || [!B0]   LDW     .D2T1   *+SP(60),A31      ; |134| 
    2028 000004b0 34301fd9  || [!B0]   MV      .L1X    B12,A8            ; |134| 
    2029 000004b4 342c1fdb  || [!B0]   MV      .L2X    A11,B8            ; |134| 
    2030 000004b8 3f3968c0  || [!B0]   SUB     .D1     A14,A11,A30       ; |134| 
    2031                    
    2032 000004bc 030ca079             ADD     .L1     A5,A3,A6          ; |134| 
    2033 000004c0 3e3e42e4  || [!B0]   LDW     .D2T1   *+SP(72),A28      ; |134| 
    2034                    
    2035 000004c4 3198c265     [!B0]   LDW     .D1T1   *+A6(24),A3       ; |134| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   38

    2036 000004c8 333e82e6  || [!B0]   LDW     .D2T2   *+SP(80),B6       ; |134| 
    2037                    
    2038                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2039 000004cc 3ebe62e4     [!B0]   LDW     .D2T1   *+SP(76),A29      ; |134| 
    2040 000004d0 35188266     [!B0]   LDW     .D1T2   *+A6(16),B10      ; |134| 
    2041 000004d4 36190265     [!B0]   LDW     .D1T1   *+A6(32),A12      ; |134| 
    2042                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2043                               ; BRANCHCC OCCURS {$C$L13}        ; |131| 
    2044 000004e0           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$30$E:
    2045                    ;** --------------------------------------------------------------------------*
    2046 000004e0           $C$L14:    
    2047 000004e0           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$31$B:
    2048                    ;          EXCLUSIVE CPU CYCLES: 7
    2049                    ;**     -----------------------g18:
    2050                    ;** 123 -----------------------    ++y;
    2051                    ;** 123 -----------------------    if ( L$2 = L$2-1 ) goto g12;
    2052                    
    2053 000004e0 01bd02e5             LDW     .D2T1   *+SP(32),A3
    2054 000004e4 002ff059  ||         SUB     .L1X    B11,1,A0          ; |123| 
    2055 000004e8 06b421a1  ||         ADD     .S1     1,A13,A13         ; |123| 
    2056 000004ec 05afe05a  ||         SUB     .L2     B11,1,B11         ; |123| 
    2057                    
    2058 000004f0 cfbe2121     [ A0]   BNOP    .S1     $C$L8,1           ; |123| 
    2059 000004f4 cfbd42e4  || [ A0]   LDW     .D2T1   *+SP(40),A31
    2060                    
    2061                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2062 000004f8 cebd82e4     [ A0]   LDW     .D2T1   *+SP(48),A29      ; |125| 
    2063 000004fc cf3f02e4     [ A0]   LDW     .D2T1   *+SP(96),A30
    2064 00000500 038ca078             ADD     .L1     A5,A3,A7          ; |125| 
    2065                    
    2066 00000504 c1b7e079     [ A0]   ADD     .L1     A31,A13,A3        ; |125| 
    2067 00000508 c21c8264  || [ A0]   LDW     .D1T1   *+A7(16),A4       ; |125| 
    2068                    
    2069                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2070                               ; BRANCHCC OCCURS {$C$L8}         ; |123| 
    2071 0000050c           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$31$E:
    2072                    ;** --------------------------------------------------------------------------*
    2073 0000050c           $C$L15:    
    2074 0000050c           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$32$B:
    2075                    ;          EXCLUSIVE CPU CYCLES: 7
    2076                    ;**     -----------------------g19:
    2077                    ;** 147 -----------------------    memset((void *)pDisparity_cn, 0, outSize);
    2078                    ;** 148 -----------------------    if ( !padWidth ) goto g22;
    2079                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2080 0000050c     eecd             LDW     .D2T1   *+SP(92),A4       ; |147| 
    2081                    $C$DW$207       .dwtag  DW_TAG_TI_branch
    2082                            .dwattr $C$DW$207, DW_AT_low_pc(0x00)
    2083                            .dwattr $C$DW$207, DW_AT_name("memset")
    2084                            .dwattr $C$DW$207, DW_AT_TI_call
    2085                    
    2086 00000510 10000013!            CALLP   .S2     memset,B3
    2087 0000050e     8e6d  ||         LDW     .D2T1   *+SP(64),A6
    2088 00000514     0627  ||         ZERO    .L2     B4                ; |147| 
    2089                    
    2090 00000516           $C$RL18:   ; CALL OCCURS {memset} {0}        ; |147| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   39

    2091 00000516           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$32$E:
    2092                    ;** --------------------------------------------------------------------------*
    2093 00000516           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$33$B:
    2094                    ;          EXCLUSIVE CPU CYCLES: 11
    2095 00000516     ed8d             LDW     .D2T1   *+SP(60),A0       ; |147| 
    2096 00000518     6c6e             NOP             4
    2097                    
    2098 0000051a     a73a     [!A0]   BNOP    .S1     $C$L19,5          ; |148| 
    2099 00000520 c1be82e5  || [ A0]   LDW     .D2T1   *+SP(80),A3       ; |148| 
    2100 00000524 c68013a2  || [ A0]   MVC     .S2X    A0,ILC
    2101                    
    2102                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2103                               ; BRANCHCC OCCURS {$C$L19}        ; |148| 
    2104 00000528           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$33$E:
    2105                    ;** --------------------------------------------------------------------------*
    2106                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2107 00000528           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$34$B:
    2108                    ;**     -----------------------    K$105 = 32767;
    2109                    ;**     -----------------------    U$107 = pMinCost;
    2110                    ;** 148 -----------------------    L$4 = padWidth;
    2111                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    2112                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    2113                    ;**     -----------------------g21:
    2114                    ;** 148 -----------------------    *U$107++ = K$105;
    2115                    ;** 148 -----------------------    if ( L$4 = L$4-1 ) goto g21;
    2116 00000528           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$34$E:
    2117                    ;*----------------------------------------------------------------------------*
    2118                    ;*   SOFTWARE PIPELINE INFORMATION
    2119                    ;*
    2120                    ;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB
    2121                    ;*      Loop source line                 : 148
    2122                    ;*      Loop opening brace source line   : 148
    2123                    ;*      Loop closing brace source line   : 148
    2124                    ;*      Known Minimum Trip Count         : 1                    
    2125                    ;*      Known Max Trip Count Factor      : 1
    2126                    ;*      Loop Carried Dependency Bound(^) : 0
    2127                    ;*      Unpartitioned Resource Bound     : 1
    2128                    ;*      Partitioned Resource Bound(*)    : 1
    2129                    ;*      Resource Partition:
    2130                    ;*                                A-side   B-side
    2131                    ;*      .L units                     0        0     
    2132                    ;*      .S units                     0        0     
    2133                    ;*      .D units                     1*       0     
    2134                    ;*      .M units                     0        0     
    2135                    ;*      .X cross paths               0        0     
    2136                    ;*      .T address paths             1*       0     
    2137                    ;*      Long read paths              0        0     
    2138                    ;*      Long write paths             0        0     
    2139                    ;*      Logical  ops (.LS)           0        0     (.L or .S unit)
    2140                    ;*      Addition ops (.LSD)          0        0     (.L or .S or .D unit)
    2141                    ;*      Bound(.L .S .LS)             0        0     
    2142                    ;*      Bound(.L .S .D .LS .LSD)     1*       0     
    2143                    ;*
    2144                    ;*      Searching for software pipeline schedule at ...
    2145                    ;*         ii = 1  Schedule found with 2 iterations in parallel
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   40

    2146                    ;*
    2147                    ;*      Register Usage Table:
    2148                    ;*          +-----------------------------------------------------------------+
    2149                    ;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
    2150                    ;*          |00000000001111111111222222222233|00000000001111111111222222222233|
    2151                    ;*          |01234567890123456789012345678901|01234567890123456789012345678901|
    2152                    ;*          |--------------------------------+--------------------------------|
    2153                    ;*       0: |   **                           |                                |
    2154                    ;*          +-----------------------------------------------------------------+
    2155                    ;*
    2156                    ;*      Done
    2157                    ;*
    2158                    ;*      Loop will be splooped
    2159                    ;*      Collapsed epilog stages       : 0
    2160                    ;*      Collapsed prolog stages       : 0
    2161                    ;*      Minimum required memory pad   : 0 bytes
    2162                    ;*
    2163                    ;*      Minimum safe trip count       : 1
    2164                    ;*      Min. prof. trip count  (est.) : 2
    2165                    ;*
    2166                    ;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.000, max 0.000 }
    2167                    ;*      Mem bank perf. penalty (est.) : 0.0%
    2168                    ;*
    2169                    ;*
    2170                    ;*      Total cycles (est.)         : 1 + trip_cnt * 1        
    2171                    ;*----------------------------------------------------------------------------*
    2172                    ;*        SINGLE SCHEDULED ITERATION
    2173                    ;*
    2174                    ;*        $C$C171:
    2175                    ;*   0              STH     .D1T1   A4,*A3++          ; |148| 
    2176                    ;*     ||           SPBR            $C$C171
    2177                    ;*   1              NOP             1
    2178                    ;*   2              ; BRANCHCC OCCURS {$C$C171}       ; |148| 
    2179                    ;*----------------------------------------------------------------------------*
    2180 00000528           $C$L16:    ; PIPED LOOP PROLOG
    2181                    ;          EXCLUSIVE CPU CYCLES: 2
    2182                    
    2183 00000528 00038001             SPLOOP  1       ;2                ; (P) 
    2184 0000052c 023fffa8  ||         MVK     .S1     0x7fff,A4
    2185                    
    2186                    ;** --------------------------------------------------------------------------*
    2187 00000530           $C$L17:    ; PIPED LOOP KERNEL
    2188 00000530           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$36$B:
    2189                    ;          EXCLUSIVE CPU CYCLES: 1
    2190 00000530 020c3654             STH     .D1T1   A4,*A3++          ; |148| (P) <0,0> 
    2191 00000534 08034000             SPKERNEL 1,0
    2192 00000538           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$36$E:
    2193                    ;** --------------------------------------------------------------------------*
    2194 00000538           $C$L18:    ; PIPED LOOP EPILOG
    2195                    ;          EXCLUSIVE CPU CYCLES: 1
    2196                    ;** --------------------------------------------------------------------------*
    2197 00000538           $C$L19:    
    2198                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2199 00000538           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$38$B:
    2200                    ;          EXCLUSIVE CPU CYCLES: 14
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   41

    2201                    ;**     -----------------------g22:
    2202                    ;** 150 -----------------------    v$1 = prm;
    2203                    ;** 150 -----------------------    idxIn = ((*U$12).width+1u)*wsDiv2+maxDispIdx;
    2204                    ;** 153 -----------------------    d = (*U$12).minDisp;
    2205                    ;** 153 -----------------------    if ( d > (*U$12).maxDisp ) goto g25;
    2206                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2207 00000538 0234e2e6             LDW     .D2T2   *+B13(28),B4      ; |153| 
    2208                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2209 0000053c 05b4c2e6             LDW     .D2T2   *+B13(24),B11     ; |153| 
    2210                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2211 00000540 02b482e6             LDW     .D2T2   *+B13(16),B5      ; |150| 
    2212 00000544 01bd42e4             LDW     .D2T1   *+SP(40),A3       ; |150| 
    2213 00000548 0fbd82e4             LDW     .D2T1   *+SP(48),A31
    2214 0000054c 02bce2e4             LDW     .D2T1   *+SP(28),A5       ; |150| 
    2215                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2216 00000550 001168fa             CMPGT   .L2     B11,B4,B0         ; |153| 
    2217                    
    2218 00000554 0294205b             ADD     .L2     1,B5,B5           ; |150| 
    2219 00000558 36800028! || [!B0]   MVKL    .S1     cycles,A13
    2220                    
    2221 0000055c 204d8121     [ B0]   BNOP    .S1     $C$L21,4          ; |153| 
    2222 00000560 028cb803  ||         MPY32   .M2X    A3,B5,B5          ; |150| 
    2223 00000564 31be22e4  || [!B0]   LDW     .D2T1   *+SP(68),A3
    2224                    
    2225                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2226 00000568 0597f078             ADD     .L1X    A31,B5,A11        ; |150| 
    2227                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2228                               ; BRANCHCC OCCURS {$C$L21}        ; |153| 
    2229 0000056c           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$38$E:
    2230                    ;** --------------------------------------------------------------------------*
    2231 0000056c           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$39$B:
    2232                    ;          EXCLUSIVE CPU CYCLES: 1
    2233                    ;**     -----------------------    U$125 = maxWidth;
    2234                    ;**     -----------------------    U$133 = &pLeft[idxIn];
    2235                    ;**     -----------------------    K$139 = &cycles[0];
    2236                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
    2237                    
    2238 0000056c 053da2e7             LDW     .D2T2   *+SP(52),B10
    2239 00000570 06800069! ||         MVKH    .S1     cycles,A13
    2240 00000574 072c6078  ||         ADD     .L1     A3,A11,A14
    2241                    
    2242 00000578           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$39$E:
    2243                    ;*----------------------------------------------------------------------------*
    2244                    ;*   SOFTWARE PIPELINE INFORMATION
    2245                    ;*      Disqualified loop: Loop contains a call
    2246                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2247                    ;*      Disqualified loop: Loop contains a call
    2248                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2249                    ;*      Disqualified loop: Loop contains a call
    2250                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2251                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2252                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2253                    ;*      Disqualified loop: Loop contains a call
    2254                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2255                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   42

    2256                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2257                    ;*      Disqualified loop: Loop contains a call
    2258                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2259                    ;*----------------------------------------------------------------------------*
    2260 00000578           $C$L20:    
    2261 00000578           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$40$B:
    2262                    ;          EXCLUSIVE CPU CYCLES: 6
    2263                    ;**     -----------------------g24:
    2264                    ;** 137 -----------------------    act_kernel = 1;  // [15]
    2265                    ;** 140 -----------------------    VLIB_cache_inval();  // [15]
    2266                    ;** 143 -----------------------    initStack(getSP());  // [15]
    2267                    ;** 146 -----------------------    beg_count = _itoll(TSCH, TSCL);  // [15]
    2268                    ;** 156 -----------------------    VLIB_disparity_SAD_firstRow8_cn(U$133, idxIn-(unsigned)d+pRight, ((
    2269                    ;** 153 -----------------------    v$2 = _itoll(TSCH, TSCL);  // [16]
    2270                    ;** 153 -----------------------    end_count = v$2;  // [16]
    2271                    ;** 156 -----------------------    C$17 = act_kernel;  // [16]
    2272                    ;** 156 -----------------------    *((C$17<<3)+K$139) = *((C$17<<3)+K$139)+(v$2-(beg_count+overhead));
    2273                    ;** 159 -----------------------    setStackDepth();  // [16]
    2274                    ;** 153 -----------------------    v$1 = prm;
    2275                    ;** 153 -----------------------    if ( (*U$12).maxDisp >= (++d) ) goto g24;
    2276                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\common\VLIB_profile.h"
    2277                    $C$DW$208       .dwtag  DW_TAG_TI_branch
    2278                            .dwattr $C$DW$208, DW_AT_low_pc(0x00)
    2279                            .dwattr $C$DW$208, DW_AT_name("VLIB_cache_inval")
    2280                            .dwattr $C$DW$208, DW_AT_TI_call
    2281 00000578 00000010!            CALL    .S1     VLIB_cache_inval  ; |140| 
    2282 0000057c 01800028!            MVKL    .S1     act_kernel,A3
    2283 00000580 01800068!            MVKH    .S1     act_kernel,A3
    2284                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\common\VLIB_profile.h"
    2285 00000584 0204a35a             MVK     .L2     1,B4              ; |137| 
    2286 00000588 020c0276             STW     .D1T2   B4,*A3            ; |137| 
    2287                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\common\VLIB_profile.h"
    2288 0000058c 01840162             ADDKPC  .S2     $C$RL19,B3,0      ; |140| 
    2289                    $C$RL19:   ; CALL OCCURS {VLIB_cache_inval} {0}  ; |140| 
    2290                    $C$DW$L$VLIB_disparity_SAD_firstRow8_d$40$E:
    2291                    ;** --------------------------------------------------------------------------*
    2292                    $C$DW$L$VLIB_disparity_SAD_firstRow8_d$41$B:
    2293                    ;          EXCLUSIVE CPU CYCLES: 56
    2294                    $C$DW$209       .dwtag  DW_TAG_TI_branch
    2295                            .dwattr $C$DW$209, DW_AT_low_pc(0x00)
    2296                            .dwattr $C$DW$209, DW_AT_name("getSP")
    2297                            .dwattr $C$DW$209, DW_AT_TI_call
    2298 00000590 10000012!            CALLP   .S2     getSP,B3
    2299                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\common\VLIB_profile.h"
    2300                    $C$RL20:   ; CALL OCCURS {getSP} {0}         ; |143| 
    2301                    $C$DW$210       .dwtag  DW_TAG_TI_branch
    2302                            .dwattr $C$DW$210, DW_AT_low_pc(0x00)
    2303                            .dwattr $C$DW$210, DW_AT_name("initStack")
    2304                            .dwattr $C$DW$210, DW_AT_TI_call
    2305 00000594 10000012!            CALLP   .S2     initStack,B3
    2306 00000598           $C$RL21:   ; CALL OCCURS {initStack} {0}     ; |143| 
    2307                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\common\VLIB_profile.h"
    2308 00000598 022803e2             MVC     .S2     TSCL,B4           ; |146| 
    2309 0000059c 02ac03e2             MVC     .S2     TSCH,B5           ; |146| 
    2310                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   43

    2311 000005a0 0334c2e6             LDW     .D2T2   *+B13(24),B6      ; |156| 
    2312                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\common\VLIB_profile.h"
    2313 000005a4 01bde2e4             LDW     .D2T1   *+SP(60),A3       ; |146| 
    2314 000005a8 0fbe42e4             LDW     .D2T1   *+SP(72),A31      ; |146| 
    2315                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2316 000005ac 043ee2e6             LDW     .D2T2   *+SP(92),B8       ; |156| 
    2317 000005b0 043ea2e4             LDW     .D2T1   *+SP(84),A8       ; |156| 
    2318 000005b4 031960fa             SUB     .L2     B11,B6,B6         ; |156| 
    2319 000005b8 02000028!            MVKL    .S1     beg_count,A4
    2320                    
    2321 000005bc 02987801             MPY32   .M1X    A3,B6,A5          ; |156| 
    2322 000005c0 01be62e4  ||         LDW     .D2T1   *+SP(76),A3       ; |146| 
    2323                    
    2324 000005c4 063502e6             LDW     .D2T2   *+B13(32),B12     ; |156| 
    2325 000005c8 02000068!            MVKH    .S1     beg_count,A4
    2326 000005cc 063482e4             LDW     .D2T1   *+B13(16),A12     ; |156| 
    2327                    
    2328 000005d0 0fad72fb             SUB     .L2X    A11,B11,B31       ; |156| 
    2329 000005d4 02100346  ||         STDW    .D1T2   B5:B4,*A4         ; |146| 
    2330                    
    2331                    $C$DW$211       .dwtag  DW_TAG_TI_branch
    2332                            .dwattr $C$DW$211, DW_AT_low_pc(0x00)
    2333                            .dwattr $C$DW$211, DW_AT_name("VLIB_disparity_SAD_firstRow8_cn")
    2334                            .dwattr $C$DW$211, DW_AT_TI_call
    2335                    
    2336 000005e8 10000013!            CALLP   .S2     VLIB_disparity_SAD_firstRow8_cn,B3
    2337 000005d8     9eed  ||         LDW     .D2T2   *+SP(80),B6       ; |156| 
    2338 000005e0 030cba41  ||         ADDAH   .D1     A3,A5,A6          ; |156| 
    2339 000005e4 027ff07b  ||         ADD     .L2X    A31,B31,B4        ; |156| 
    2340 000005da     8706  ||         MV      .L1     A14,A4            ; |156| 
    2341 000005ec 052c16a0  ||         MV      .S1X    B11,A10           ; |156| 
    2342                    
    2343 000005f0           $C$RL22:   ; CALL OCCURS {VLIB_disparity_SAD_firstRow8_cn} {0}  ; |156| 
    2344                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\common\VLIB_profile.h"
    2345 000005f0 032803e2             MVC     .S2     TSCL,B6           ; |153| 
    2346 000005f4 03ac03e2             MVC     .S2     TSCH,B7           ; |153| 
    2347 000005f8 0280002a!            MVKL    .S2     beg_count,B5
    2348                    
    2349 000005fc 01800029!            MVKL    .S1     act_kernel,A3
    2350 00000600 0200002a! ||         MVKL    .S2     overhead,B4
    2351                    
    2352 00000604 01800069!            MVKH    .S1     act_kernel,A3
    2353 00000608 0280006a! ||         MVKH    .S2     beg_count,B5
    2354                    
    2355 0000060c 018c0265             LDW     .D1T1   *A3,A3            ; |156| 
    2356 00000610 0200006b! ||         MVKH    .S2     overhead,B4
    2357 00000614 041403e6  ||         LDDW    .D2T2   *B5,B9:B8         ; |156| 
    2358                    
    2359                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\common\VLIB_profile.h"
    2360 00000618     100d             LDDW    .D2T2   *B4,B17:B16       ; |156| 
    2361 0000061a     4c6e             NOP             3
    2362 00000620 03346b64             LDDW    .D1T1   *+A13[A3],A7:A6   ; |156| 
    2363 00000624 0222057a             ADDU    .L2     B16,B8,B5:B4      ; |156| 
    2364 00000628 0444a07a             ADD     .L2     B5,B17,B8         ; |156| 
    2365                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   44

    2366 0000062c 042501e3             ADD     .S2     B8,B9,B8          ; |156| 
    2367 00000630 0210c5fa  ||         SUBU    .L2     B6,B4,B5:B4       ; |156| 
    2368                    
    2369 00000634 0fa0e0fb             SUB     .L2     B7,B8,B31         ; |156| 
    2370 00000638 0297184a  ||         EXT     .S2     B5,24,24,B5       ; |156| 
    2371                    
    2372 0000063c 0210d579             ADDU    .L1X    A6,B4,A5:A4       ; |156| 
    2373 00000640 0217e07a  ||         ADD     .L2     B31,B5,B4         ; |156| 
    2374                    
    2375 00000648     a3d0             ADD     .L1     A5,A7,A5          ; |156| 
    2376 00000644 0800002b! ||         MVKL    .S2     end_count,B16
    2377                    
    2378 0000064a     b250             ADD     .L1X    A5,B4,A5          ; |156| 
    2379 0000064c 0800006a! ||         MVKH    .S2     end_count,B16
    2380                    
    2381                    $C$DW$212       .dwtag  DW_TAG_TI_branch
    2382                            .dwattr $C$DW$212, DW_AT_low_pc(0x00)
    2383                            .dwattr $C$DW$212, DW_AT_name("setStackDepth")
    2384                            .dwattr $C$DW$212, DW_AT_TI_call
    2385                    
    2386 00000650 10000013!            CALLP   .S2     setStackDepth,B3
    2387 00000654 02346b45  ||         STDW    .D1T1   A5:A4,*+A13[A3]   ; |156| 
    2388 00000658 034003c6  ||         STDW    .D2T2   B7:B6,*B16        ; |153| 
    2389                    
    2390                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\common\VLIB_profile.h"
    2391 00000660           $C$RL23:   ; CALL OCCURS {setStackDepth} {0}  ; |159| 
    2392 00000660           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$41$E:
    2393                    ;** --------------------------------------------------------------------------*
    2394 00000660           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$42$B:
    2395                    ;          EXCLUSIVE CPU CYCLES: 12
    2396                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2397 00000660 01b4e2e4             LDW     .D2T1   *+B13(28),A3      ; |153| 
    2398 00000664 05ac205a             ADD     .L2     1,B11,B11         ; |153| 
    2399 00000668     ecdd             LDW     .D2T1   *+SP(28),A5       ; |153| 
    2400 0000066a     2c6e             NOP             2
    2401 0000066c 002c7af8             CMPLT   .L1X    A3,B11,A0         ; |153| 
    2402 00000670 df8ca120     [!A0]   BNOP    .S1     $C$L20,5          ; |153| 
    2403                               ; BRANCHCC OCCURS {$C$L20}        ; |153| 
    2404 00000674           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$42$E:
    2405                    ;** --------------------------------------------------------------------------*
    2406 00000674           $C$L21:    
    2407 00000674           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$43$B:
    2408                    ;          EXCLUSIVE CPU CYCLES: 12
    2409                    ;**     -----------------------g25:
    2410                    ;** 167 -----------------------    if ( outHeight < 2u ) goto g34;
    2411 00000674     dd8d             LDW     .D2T2   *+SP(56),B0
    2412                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2413 00000676     cd3d             LDW     .D2T1   *+SP(40),A3       ; |169| 
    2414 00000678 00004000             NOP             3
    2415                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2416 00000680 000049da             CMPLTU  .L2     B0,2,B0           ; |167| 
    2417                    
    2418 00000684 20002d91     [ B0]   B       .S1     $C$L29            ; |167| 
    2419 00000688 00800fdb  ||         MV      .L2     B0,B1             ; guard predicate rewrite
    2420 0000068c 303dc2e6  || [!B0]   LDW     .D2T2   *+SP(56),B0
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   45

    2421                    
    2422 00000690 51be02f4     [!B1]   STW     .D2T1   A3,*+SP(64)
    2423 00000694 01bd02e4             LDW     .D2T1   *+SP(32),A3
    2424 00000698 5fbd42e4     [!B1]   LDW     .D2T1   *+SP(40),A31
    2425 0000069c 00002000             NOP             2
    2426                               ; BRANCHCC OCCURS {$C$L29}        ; |167| 
    2427 000006a0           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$43$E:
    2428                    ;** --------------------------------------------------------------------------*
    2429 000006a0           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$44$B:
    2430                    ;          EXCLUSIVE CPU CYCLES: 3
    2431                    ;**     -----------------------    U$159 = wsDiv2;
    2432                    ;** 169 -----------------------    L$5 = outHeight-1u;
    2433                    ;** 167 -----------------------    y = 1;
    2434                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    2435                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
    2436                    
    2437 000006a0 0684a359             MVK     .L1     0x1,A13           ; |167| 
    2438 000006a4 0ebd82e5  ||         LDW     .D2T1   *+SP(48),A29      ; |169| 
    2439 000006a8 0583e05a  ||         SUB     .L2     B0,1,B11          ; |169| 
    2440                    
    2441 000006b0     a1f0             ADD     .L1     A5,A3,A7          ; |169| 
    2442 000006ac 0f3e02e5  ||         LDW     .D2T1   *+SP(64),A30
    2443                    
    2444 000006b4 01b7e078             ADD     .L1     A31,A13,A3        ; |169| 
    2445 000006b2     81cc  ||         LDW     .D1T1   *+A7(16),A4       ; |169| 
    2446                    
    2447 000006b8           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$44$E:
    2448                    ;** --------------------------------------------------------------------------*
    2449                    ;**   BEGIN LOOP $C$L22
    2450                    ;** --------------------------------------------------------------------------*
    2451 000006b8           $C$L22:    
    2452                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2453 000006b8           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$45$B:
    2454                    ;          EXCLUSIVE CPU CYCLES: 20
    2455                    ;**     -----------------------g27:
    2456                    ;** 169 -----------------------    U$155 = U$11+v$1;
    2457                    ;** 169 -----------------------    idxIn = ((unsigned)y+wsDiv2)*(*U$155).width+U$159+maxDispIdx;
    2458                    ;** 170 -----------------------    idxOut = y*padWidth;
    2459                    ;** 173 -----------------------    if ( !padWidth ) goto g30;
    2460 000006b8 00006000             NOP             4
    2461                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2462 000006c0 018c8800             MPY32   .M1     A4,A3,A3          ; |169| 
    2463 000006c4     4c6e             NOP             3
    2464                    
    2465 000006c8 030fc078             ADD     .L1     A30,A3,A6         ; |169| 
    2466 000006c6     edbd  ||         LDW     .D2T1   *+SP(60),A3       ; |169| 
    2467                    
    2468 000006cc 071ba078             ADD     .L1     A29,A6,A14        ; |169| 
    2469 000006d0     4c6e             NOP             3
    2470                    
    2471 000006d2     01c6             MV      .L1     A3,A0             ; |170| 
    2472 000006d4 03346800  ||         MPY32   .M1     A3,A13,A6         ; |170| 
    2473                    
    2474 000006d8 d01ca121     [!A0]   BNOP    .S1     $C$L26,5          ; |173| 
    2475 000006e0 c68c13a3  || [ A0]   MVC     .S2X    A3,ILC
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   46

    2476 000006e4 c1be82e4  || [ A0]   LDW     .D2T1   *+SP(80),A3       ; |173| 
    2477                    
    2478                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2479                               ; BRANCHCC OCCURS {$C$L26}        ; |173| 
    2480 000006e8           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$45$E:
    2481                    ;** --------------------------------------------------------------------------*
    2482                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2483 000006e8           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$46$B:
    2484                    ;**     -----------------------    K$105 = 32767;
    2485                    ;**     -----------------------    U$107 = pMinCost;
    2486                    ;** 173 -----------------------    L$6 = padWidth;
    2487                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    2488                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    2489                    ;**     -----------------------g29:
    2490                    ;** 173 -----------------------    *U$107++ = K$105;
    2491                    ;** 173 -----------------------    if ( L$6 = L$6-1 ) goto g29;
    2492 000006e8           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$46$E:
    2493                    ;*----------------------------------------------------------------------------*
    2494                    ;*   SOFTWARE PIPELINE INFORMATION
    2495                    ;*
    2496                    ;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB
    2497                    ;*      Loop source line                 : 173
    2498                    ;*      Loop opening brace source line   : 173
    2499                    ;*      Loop closing brace source line   : 173
    2500                    ;*      Known Minimum Trip Count         : 1                    
    2501                    ;*      Known Max Trip Count Factor      : 1
    2502                    ;*      Loop Carried Dependency Bound(^) : 0
    2503                    ;*      Unpartitioned Resource Bound     : 1
    2504                    ;*      Partitioned Resource Bound(*)    : 1
    2505                    ;*      Resource Partition:
    2506                    ;*                                A-side   B-side
    2507                    ;*      .L units                     0        0     
    2508                    ;*      .S units                     0        0     
    2509                    ;*      .D units                     1*       0     
    2510                    ;*      .M units                     0        0     
    2511                    ;*      .X cross paths               0        0     
    2512                    ;*      .T address paths             1*       0     
    2513                    ;*      Long read paths              0        0     
    2514                    ;*      Long write paths             0        0     
    2515                    ;*      Logical  ops (.LS)           0        0     (.L or .S unit)
    2516                    ;*      Addition ops (.LSD)          0        0     (.L or .S or .D unit)
    2517                    ;*      Bound(.L .S .LS)             0        0     
    2518                    ;*      Bound(.L .S .D .LS .LSD)     1*       0     
    2519                    ;*
    2520                    ;*      Searching for software pipeline schedule at ...
    2521                    ;*         ii = 1  Schedule found with 2 iterations in parallel
    2522                    ;*
    2523                    ;*      Register Usage Table:
    2524                    ;*          +-----------------------------------------------------------------+
    2525                    ;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
    2526                    ;*          |00000000001111111111222222222233|00000000001111111111222222222233|
    2527                    ;*          |01234567890123456789012345678901|01234567890123456789012345678901|
    2528                    ;*          |--------------------------------+--------------------------------|
    2529                    ;*       0: |   **                           |                                |
    2530                    ;*          +-----------------------------------------------------------------+
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   47

    2531                    ;*
    2532                    ;*      Done
    2533                    ;*
    2534                    ;*      Loop will be splooped
    2535                    ;*      Collapsed epilog stages       : 0
    2536                    ;*      Collapsed prolog stages       : 0
    2537                    ;*      Minimum required memory pad   : 0 bytes
    2538                    ;*
    2539                    ;*      Minimum safe trip count       : 1
    2540                    ;*      Min. prof. trip count  (est.) : 2
    2541                    ;*
    2542                    ;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.000, max 0.000 }
    2543                    ;*      Mem bank perf. penalty (est.) : 0.0%
    2544                    ;*
    2545                    ;*
    2546                    ;*      Total cycles (est.)         : 1 + trip_cnt * 1        
    2547                    ;*----------------------------------------------------------------------------*
    2548                    ;*        SINGLE SCHEDULED ITERATION
    2549                    ;*
    2550                    ;*        $C$C145:
    2551                    ;*   0              STH     .D1T1   A4,*A3++          ; |173| 
    2552                    ;*     ||           SPBR            $C$C145
    2553                    ;*   1              NOP             1
    2554                    ;*   2              ; BRANCHCC OCCURS {$C$C145}       ; |173| 
    2555                    ;*----------------------------------------------------------------------------*
    2556 000006e8           $C$L23:    ; PIPED LOOP PROLOG
    2557                    ;          EXCLUSIVE CPU CYCLES: 2
    2558                    
    2559 000006e8 00038001             SPLOOP  1       ;2                ; (P) 
    2560 000006ec 023fffa8  ||         MVK     .S1     0x7fff,A4
    2561                    
    2562                    ;** --------------------------------------------------------------------------*
    2563 000006f0           $C$L24:    ; PIPED LOOP KERNEL
    2564 000006f0           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$48$B:
    2565                    ;          EXCLUSIVE CPU CYCLES: 1
    2566 000006f0 020c3654             STH     .D1T1   A4,*A3++          ; |173| (P) <0,0> 
    2567 000006f4 08034000             SPKERNEL 1,0
    2568 000006f8           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$48$E:
    2569                    ;** --------------------------------------------------------------------------*
    2570 000006f8           $C$L25:    ; PIPED LOOP EPILOG
    2571                    ;          EXCLUSIVE CPU CYCLES: 1
    2572                    ;** --------------------------------------------------------------------------*
    2573 000006f8           $C$L26:    
    2574                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2575 000006f8           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$50$B:
    2576                    ;          EXCLUSIVE CPU CYCLES: 13
    2577                    ;**     -----------------------g30:
    2578                    ;** 175 -----------------------    d = (*U$155).minDisp;
    2579                    ;** 175 -----------------------    if ( d > (*U$155).maxDisp ) goto g33;
    2580                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2581 000006f8 059cc264             LDW     .D1T1   *+A7(24),A11      ; |175| 
    2582                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2583 000006fc 019ce264             LDW     .D1T1   *+A7(28),A3       ; |175| 
    2584 00000700     6c6e             NOP             4
    2585                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   48

    2586 00000704 000d68f8             CMPGT   .L1     A11,A3,A0         ; |175| 
    2587 00000702     eebd  ||         LDW     .D2T1   *+SP(92),A3
    2588                    
    2589 00000708 c0608120     [ A0]   BNOP    .S1     $C$L28,4          ; |175| 
    2590 0000070c     6330             ADD     .L1     A3,A6,A3
    2591                               ; BRANCHCC OCCURS {$C$L28}        ; |175| 
    2592 0000070e           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$50$E:
    2593                    ;** --------------------------------------------------------------------------*
    2594 0000070e           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$51$B:
    2595                    ;          EXCLUSIVE CPU CYCLES: 11
    2596                    ;**     -----------------------    U$125 = maxWidth;
    2597                    ;**     -----------------------    U$133 = &pLeft[idxIn];
    2598                    ;**     -----------------------    U$193 = &pDisparity_cn[idxOut];
    2599                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
    2600 0000070e     ae4d             LDW     .D2T1   *+SP(68),A4
    2601                    
    2602 00000710     8d3d             LDW     .D2T1   *+SP(32),A3
    2603 00000712     95c7  ||         MV      .L2X    A3,B12
    2604                    
    2605 00000714 00004000             NOP             3
    2606                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2607 00000718 0fbde2e4             LDW     .D2T1   *+SP(60),A31      ; |178| 
    2608                    
    2609 00000728     a1c0             ADD     .L1     A5,A3,A4          ; |178| 
    2610 00000724 07b881e1  ||         ADD     .S1     A4,A14,A15
    2611 00000720 053da2e5  ||         LDW     .D2T1   *+SP(52),A10
    2612                    
    2613 0000072a     c03c             LDW     .D1T1   *+A4(24),A3       ; |178| 
    2614 0000072c 0ebe42e4             LDW     .D2T1   *+SP(72),A29      ; |178| 
    2615                    
    2616 00000730 05108267             LDW     .D1T2   *+A4(16),B10      ; |178| 
    2617 00000734 0f3e62e5  ||         LDW     .D2T1   *+SP(76),A30      ; |178| 
    2618 00000738 032dc0f8  ||         SUB     .L1     A14,A11,A6        ; |178| 
    2619                    
    2620 00000740     8786             MV      .L1     A15,A4            ; |178| 
    2621 00000748 06110265  ||         LDW     .D1T1   *+A4(32),A12      ; |178| 
    2622 00000744 043016a1  ||         MV      .S1X    B12,A8            ; |178| 
    2623 00000742     9eed  ||         LDW     .D2T2   *+SP(80),B6       ; |178| 
    2624 0000074c 042c1fda  ||         MV      .L2X    A11,B8            ; |178| 
    2625                    
    2626 00000750           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$51$E:
    2627                    ;*----------------------------------------------------------------------------*
    2628                    ;*   SOFTWARE PIPELINE INFORMATION
    2629                    ;*      Disqualified loop: Loop contains a call
    2630                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2631                    ;*----------------------------------------------------------------------------*
    2632 00000750           $C$L27:    
    2633 00000750           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$52$B:
    2634                    ;          EXCLUSIVE CPU CYCLES: 7
    2635                    ;**     -----------------------g32:
    2636                    ;** 178 -----------------------    C$16 = U$11+v$1;
    2637                    ;** 178 -----------------------    VLIB_disparity_SAD8_cn(U$133, idxIn-(unsigned)d+pRight, ((unsigned)
    2638                    ;** 175 -----------------------    v$1 = prm;
    2639                    ;** 175 -----------------------    if ( (*U$12).maxDisp >= (++d) ) goto g32;
    2640 00000750 00000000             NOP             1
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   49

    2641                    $C$DW$213       .dwtag  DW_TAG_TI_branch
    2642                            .dwattr $C$DW$213, DW_AT_low_pc(0x04)
    2643                            .dwattr $C$DW$213, DW_AT_name("VLIB_disparity_SAD8_cn")
    2644                            .dwattr $C$DW$213, DW_AT_TI_call
    2645                    
    2646 00000754 028d60f9             SUB     .L1     A11,A3,A5         ; |178| 
    2647 00000758 00000010! ||         CALL    .S1     VLIB_disparity_SAD8_cn ; |178| 
    2648                    
    2649 00000760 0297e800             MPY32   .M1     A31,A5,A5         ; |178| 
    2650 00000764 019ba078             ADD     .L1     A29,A6,A3         ; |178| 
    2651 00000768 01852162             ADDKPC  .S2     $C$RL24,B3,1      ; |178| 
    2652                    
    2653 0000076c 0378ba41             ADDAH   .D1     A30,A5,A6         ; |178| 
    2654 00000770 020c1fda  ||         MV      .L2X    A3,B4             ; |178| 
    2655                    
    2656 00000774           $C$RL24:   ; CALL OCCURS {VLIB_disparity_SAD8_cn} {0}  ; |178| 
    2657 00000774           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$52$E:
    2658                    ;** --------------------------------------------------------------------------*
    2659 00000774           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$53$B:
    2660                    ;          EXCLUSIVE CPU CYCLES: 12
    2661                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2662 00000774 0234e2e6             LDW     .D2T2   *+B13(28),B4      ; |175| 
    2663 00000778     8d3d             LDW     .D2T1   *+SP(32),A3
    2664 0000077a     ecdd             LDW     .D2T1   *+SP(28),A5       ; |175| 
    2665 00000780 05ac2058             ADD     .L1     1,A11,A11         ; |175| 
    2666 00000784 00000000             NOP             1
    2667 00000788 002c9afa             CMPLT   .L2X    B4,A11,B0         ; |175| 
    2668                    
    2669 0000078c 3ffffa11     [!B0]   B       .S1     $C$L27            ; |175| 
    2670 00000790 3fbde2e5  || [!B0]   LDW     .D2T1   *+SP(60),A31      ; |178| 
    2671 00000794 34301fd9  || [!B0]   MV      .L1X    B12,A8            ; |178| 
    2672 00000798 342c1fdb  || [!B0]   MV      .L2X    A11,B8            ; |178| 
    2673 0000079c 333968c0  || [!B0]   SUB     .D1     A14,A11,A6        ; |178| 
    2674                    
    2675 000007a0 020ca079             ADD     .L1     A5,A3,A4          ; |178| 
    2676 000007a4 3ebe42e4  || [!B0]   LDW     .D2T1   *+SP(72),A29      ; |178| 
    2677                    
    2678 000007a8 3190c265     [!B0]   LDW     .D1T1   *+A4(24),A3       ; |178| 
    2679 000007ac 333e82e6  || [!B0]   LDW     .D2T2   *+SP(80),B6       ; |178| 
    2680                    
    2681 000007b0 35108267     [!B0]   LDW     .D1T2   *+A4(16),B10      ; |178| 
    2682 000007b4 3f3e62e4  || [!B0]   LDW     .D2T1   *+SP(76),A30      ; |178| 
    2683                    
    2684                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2685 000007b8 36110264     [!B0]   LDW     .D1T1   *+A4(32),A12      ; |178| 
    2686 000007bc 323c0fd8     [!B0]   MV      .L1     A15,A4            ; |178| 
    2687                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2688                               ; BRANCHCC OCCURS {$C$L27}        ; |175| 
    2689 000007c0           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$53$E:
    2690                    ;** --------------------------------------------------------------------------*
    2691 000007c0           $C$L28:    
    2692 000007c0           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$54$B:
    2693                    ;          EXCLUSIVE CPU CYCLES: 7
    2694                    ;**     -----------------------g33:
    2695                    ;** 167 -----------------------    ++y;
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   50

    2696                    ;** 167 -----------------------    if ( L$5 = L$5-1 ) goto g27;
    2697                    
    2698 000007c0 01bd02e5             LDW     .D2T1   *+SP(32),A3
    2699 000007c4 002ff059  ||         SUB     .L1X    B11,1,A0          ; |167| 
    2700 000007c8 06b421a1  ||         ADD     .S1     1,A13,A13         ; |167| 
    2701 000007cc 05afe05a  ||         SUB     .L2     B11,1,B11         ; |167| 
    2702                    
    2703 000007d0 cfbe2121     [ A0]   BNOP    .S1     $C$L22,1          ; |167| 
    2704 000007d4 cfbd42e4  || [ A0]   LDW     .D2T1   *+SP(40),A31
    2705                    
    2706                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2707 000007d8 cebd82e4     [ A0]   LDW     .D2T1   *+SP(48),A29      ; |169| 
    2708 000007dc cf3e02e4     [ A0]   LDW     .D2T1   *+SP(64),A30
    2709 000007e0 038ca078             ADD     .L1     A5,A3,A7          ; |169| 
    2710                    
    2711 000007e4 c1b7e079     [ A0]   ADD     .L1     A31,A13,A3        ; |169| 
    2712 000007e8 c21c8264  || [ A0]   LDW     .D1T1   *+A7(16),A4       ; |169| 
    2713                    
    2714                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2715                               ; BRANCHCC OCCURS {$C$L22}        ; |167| 
    2716 000007ec           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$54$E:
    2717                    ;** --------------------------------------------------------------------------*
    2718 000007ec           $C$L29:    
    2719 000007ec           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$55$B:
    2720                    ;          EXCLUSIVE CPU CYCLES: 11
    2721                    ;**     -----------------------g34:
    2722                    ;**     -----------------------    U$155 = U$11+v$1;
    2723                    ;** 56  -----------------------    status_nat_vs_int = 1;
    2724                    ;** 190 -----------------------    if ( !outHeight ) goto g40;
    2725 000007ec     dd8d             LDW     .D2T2   *+SP(56),B0
    2726 000007ee     8d3d             LDW     .D2T1   *+SP(32),A3
    2727 000007f0 023da2e6             LDW     .D2T2   *+SP(52),B4
    2728                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2729 000007f4 0584a35a             MVK     .L2     0x1,B11           ; |56| 
    2730 000007f8     0c6e             NOP             1
    2731                    
    2732 00000804 30342120     [!B0]   BNOP    .S1     $C$L35,1          ; |190| 
    2733 00000800 223de2e5  || [ B0]   LDW     .D2T1   *+SP(60),A4
    2734 000007fa     8b66  || [ B0]   ZERO    .L1     A6                ; |190| 
    2735                    
    2736 00000808     a1d0             ADD     .L1     A5,A3,A5
    2737                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2738 0000080a     1a27             CMPGT   .L2     B4,0,B1           ; |191| 
    2739                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2740 0000080c 42bec2e6     [ B1]   LDW     .D2T2   *+SP(88),B5       ; |192| 
    2741 00000810 22188801     [ B0]   MPY32   .M1     A4,A6,A4
    2742                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2743                               ; BRANCHCC OCCURS {$C$L35}        ; |190| 
    2744 00000820           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$55$E:
    2745                    ;** --------------------------------------------------------------------------*
    2746 00000820           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$56$B:
    2747                    ;** 191 -----------------------    L$7 = outHeight;
    2748                    ;** 190 -----------------------    j = 0;
    2749                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    2750                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   51

    2751 00000820           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$56$E:
    2752                    ;** --------------------------------------------------------------------------*
    2753                    ;**   BEGIN LOOP $C$L30
    2754                    ;** --------------------------------------------------------------------------*
    2755 00000820           $C$L30:    
    2756                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2757 00000820           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$57$B:
    2758                    ;          EXCLUSIVE CPU CYCLES: 6
    2759                    ;**     -----------------------g36:
    2760                    ;** 191 -----------------------    if ( maxWidth <= 0 ) goto g39;
    2761                    
    2762 00000820 5015a121     [!B1]   BNOP    .S1     $C$L34,5          ; |191| 
    2763 00000824 4fbee2e5  || [ B1]   LDW     .D2T1   *+SP(92),A31      ; |192| 
    2764 00000828 469003a2  || [ B1]   MVC     .S2     B4,ILC
    2765                    
    2766                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2767                               ; BRANCHCC OCCURS {$C$L34}        ; |191| 
    2768 0000082c           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$57$E:
    2769                    ;** --------------------------------------------------------------------------*
    2770                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2771 0000082c           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$58$B:
    2772                    ;**     -----------------------    C$15 = j*padWidth;
    2773                    ;**     -----------------------    U$207 = &pDisparity[C$15];
    2774                    ;**     -----------------------    U$209 = &pDisparity_cn[C$15];
    2775                    ;** 192 -----------------------    L$8 = maxWidth;
    2776                    ;**     -----------------------    #pragma MUST_ITERATE(1, 18446744073709551615, 1)
    2777                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    2778                    ;**     -----------------------g38:
    2779                    ;** 193 -----------------------    (*U$207++ != *U$209++) ? (status_nat_vs_int = 0) : status_nat_vs_in
    2780                    ;** 191 -----------------------    if ( L$8 = L$8-1 ) goto g38;
    2781 0000082c           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$58$E:
    2782                    ;*----------------------------------------------------------------------------*
    2783                    ;*   SOFTWARE PIPELINE INFORMATION
    2784                    ;*
    2785                    ;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB
    2786                    ;*      Loop source line                 : 191
    2787                    ;*      Loop opening brace source line   : 192
    2788                    ;*      Loop closing brace source line   : 193
    2789                    ;*      Known Minimum Trip Count         : 1                    
    2790                    ;*      Known Max Trip Count Factor      : 1
    2791                    ;*      Loop Carried Dependency Bound(^) : 0
    2792                    ;*      Unpartitioned Resource Bound     : 1
    2793                    ;*      Partitioned Resource Bound(*)    : 1
    2794                    ;*      Resource Partition:
    2795                    ;*                                A-side   B-side
    2796                    ;*      .L units                     1*       0     
    2797                    ;*      .S units                     0        0     
    2798                    ;*      .D units                     1*       1*    
    2799                    ;*      .M units                     0        0     
    2800                    ;*      .X cross paths               1*       0     
    2801                    ;*      .T address paths             1*       1*    
    2802                    ;*      Long read paths              0        0     
    2803                    ;*      Long write paths             0        0     
    2804                    ;*      Logical  ops (.LS)           0        0     (.L or .S unit)
    2805                    ;*      Addition ops (.LSD)          0        1     (.L or .S or .D unit)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   52

    2806                    ;*      Bound(.L .S .LS)             1*       0     
    2807                    ;*      Bound(.L .S .D .LS .LSD)     1*       1*    
    2808                    ;*
    2809                    ;*      Searching for software pipeline schedule at ...
    2810                    ;*         ii = 1  Schedule found with 7 iterations in parallel
    2811                    ;*
    2812                    ;*      Register Usage Table:
    2813                    ;*          +-----------------------------------------------------------------+
    2814                    ;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
    2815                    ;*          |00000000001111111111222222222233|00000000001111111111222222222233|
    2816                    ;*          |01234567890123456789012345678901|01234567890123456789012345678901|
    2817                    ;*          |--------------------------------+--------------------------------|
    2818                    ;*       0: |*  **                           |    ***                         |
    2819                    ;*          +-----------------------------------------------------------------+
    2820                    ;*
    2821                    ;*      Done
    2822                    ;*
    2823                    ;*      Loop will be splooped
    2824                    ;*      Collapsed epilog stages       : 0
    2825                    ;*      Collapsed prolog stages       : 0
    2826                    ;*      Minimum required memory pad   : 0 bytes
    2827                    ;*
    2828                    ;*      Minimum safe trip count       : 1
    2829                    ;*      Min. prof. trip count  (est.) : 2
    2830                    ;*
    2831                    ;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.125, max 1.000 }
    2832                    ;*      Mem bank perf. penalty (est.) : 11.1%
    2833                    ;*
    2834                    ;*      Effective ii                : { min 1.00, est 1.13, max 2.00 }
    2835                    ;*
    2836                    ;*
    2837                    ;*      Total cycles (est.)         : 6 + trip_cnt * 1        
    2838                    ;*----------------------------------------------------------------------------*
    2839                    ;*        SINGLE SCHEDULED ITERATION
    2840                    ;*
    2841                    ;*        $C$C110:
    2842                    ;*   0              LDB     .D1T1   *A4++,A3          ; |193| 
    2843                    ;*     ||           LDB     .D2T2   *B5++,B6          ; |193| 
    2844                    ;*   1              NOP             4
    2845                    ;*   5              CMPEQ   .L1X    B6,A3,A0          ; |193| 
    2846                    ;*   6      [!A0]   ZERO    .L2     B4                ; |193| 
    2847                    ;*     ||           SPBR            $C$C110
    2848                    ;*   7              ; BRANCHCC OCCURS {$C$C110}       ; |191| 
    2849                    ;*----------------------------------------------------------------------------*
    2850 0000082c           $C$L31:    ; PIPED LOOP PROLOG
    2851                    ;          EXCLUSIVE CPU CYCLES: 7
    2852                    
    2853 0000082c     0c66             SPLOOP  1       ;7                ; (P) 
    2854 00000830 0213e078  ||         ADD     .L1     A31,A4,A4
    2855 0000082e     b251  ||         ADD     .L2X    B5,A4,B5
    2856                    
    2857                    ;** --------------------------------------------------------------------------*
    2858 00000834           $C$L32:    ; PIPED LOOP KERNEL
    2859 00000834           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$60$B:
    2860                    ;          EXCLUSIVE CPU CYCLES: 1
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   53

    2861                    
    2862 00000834     0e3c             LDB     .D1T1   *A4++,A3          ; |193| (P) <0,0> 
    2863 00000836     1eed  ||         LDB     .D2T2   *B5++,B6          ; |193| (P) <0,0> 
    2864                    
    2865 00000838     6c6e             NOP             4
    2866                    
    2867 0000083a     2ce6             SPMASK          L2
    2868 00000840     8587  ||         MV      .L2     B11,B4
    2869 00000842     7768  ||         CMPEQ   .L1X    B6,A3,A0          ; |193| (P) <0,5> 
    2870                    
    2871 00000844     dc66             SPKERNEL 6,0
    2872 00000846     4a67  || [!A0]   ZERO    .L2     B4                ; |193| <0,6> 
    2873                    
    2874 00000848           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$60$E:
    2875                    ;** --------------------------------------------------------------------------*
    2876 00000848           $C$L33:    ; PIPED LOOP EPILOG
    2877                    ;          EXCLUSIVE CPU CYCLES: 6
    2878                    ;** --------------------------------------------------------------------------*
    2879 00000848           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$62$B:
    2880                    ;          EXCLUSIVE CPU CYCLES: 1
    2881 00000848     6647             MV      .L2     B4,B11
    2882 0000084a           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$62$E:
    2883                    ;** --------------------------------------------------------------------------*
    2884 0000084a           $C$L34:    
    2885                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2886 0000084a           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$63$B:
    2887                    ;          EXCLUSIVE CPU CYCLES: 7
    2888                    ;**     -----------------------g39:
    2889                    ;** 190 -----------------------    ++j;
    2890                    ;** 190 -----------------------    if ( L$7 = L$7-1 ) goto g36;
    2891                    
    2892 0000084a     bdcd             LDW     .D2T2   *+SP(52),B4
    2893 0000084c     ec01  ||         SUB     .L2     B0,1,B0           ; |190| 
    2894 0000084e     2760  ||         ADD     .L1     1,A6,A6           ; |190| 
    2895                    
    2896 00000850 2ff06121     [ B0]   BNOP    .S1     $C$L30,3          ; |190| 
    2897 00000854 223de2e4  || [ B0]   LDW     .D2T1   *+SP(60),A4
    2898                    
    2899 00000858 00900ada             CMPGT   .L2     B4,0,B1           ; |191| 
    2900                    
    2901 00000860 22188801     [ B0]   MPY32   .M1     A4,A6,A4
    2902 00000864 42bec2e6  || [ B1]   LDW     .D2T2   *+SP(88),B5       ; |192| 
    2903                    
    2904                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2905                               ; BRANCHCC OCCURS {$C$L30}        ; |190| 
    2906 00000868           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$63$E:
    2907                    ;** --------------------------------------------------------------------------*
    2908 00000868           $C$L35:    
    2909 00000868           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$64$B:
    2910                    ;          EXCLUSIVE CPU CYCLES: 14
    2911                    ;**     -----------------------g40:
    2912                    ;** 196 -----------------------    U$221 = (*U$155).staticOut;
    2913                    ;** 57  -----------------------    status_nat_vs_ref = 1;
    2914                    ;** 196 -----------------------    if ( !((U$221 != NULL)&(outHeight != 0u)) ) goto g46;
    2915 00000868     dd8d             LDW     .D2T2   *+SP(56),B0
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   54

    2916                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2917 0000086a     70ac             LDW     .D1T2   *+A5(12),B2       ; |196| 
    2918 0000086c 0200a35a             ZERO    .L2     B4                ; |196| 
    2919                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2920 00000870 0504a35a             MVK     .L2     0x1,B10           ; |57| 
    2921 00000874 00000000             NOP             1
    2922                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2923 00000878 02800a5a             CMPEQ   .L2     B0,0,B5           ; |196| 
    2924                    
    2925 00000884     fae7             XOR     .L2     1,B5,B5           ; |196| 
    2926 00000880 620000ab  || [ B2]   MVK     .S2     0x1,B4            ; |196| 
    2927                    
    2928 00000886     a609             AND     .L2     B5,B4,B0          ; |196| 
    2929 00000888 023da2e6  ||         LDW     .D2T2   *+SP(52),B4
    2930                    
    2931 0000088c 30001010     [!B0]   B       .S1     $C$L41            ; |196| 
    2932 00000890 00001fd8             MV      .L1X    B0,A0             ; guard predicate rewrite
    2933 00000894 c23de2e4     [ A0]   LDW     .D2T1   *+SP(60),A4
    2934                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2935 00000898     8b66     [ B0]   ZERO    .L1     A6                ; |197| 
    2936                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2937 0000089a     1a27             CMPGT   .L2     B4,0,B1           ; |198| 
    2938 000008a0 00000000             NOP             1
    2939                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2940                               ; BRANCHCC OCCURS {$C$L41}        ; |196| 
    2941 000008a4           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$64$E:
    2942                    ;** --------------------------------------------------------------------------*
    2943 000008a4           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$65$B:
    2944                    ;          EXCLUSIVE CPU CYCLES: 2
    2945                    ;** 198 -----------------------    L$9 = outHeight;
    2946                    ;** 197 -----------------------    j = 0;
    2947                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    2948                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    2949                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2950 000008a4 003dc2e6             LDW     .D2T2   *+SP(56),B0       ; |197| 
    2951                    
    2952 000008a8 02188801             MPY32   .M1     A4,A6,A4
    2953 000008ac 4fbee2e4  || [ B1]   LDW     .D2T1   *+SP(92),A31      ; |199| 
    2954                    
    2955 000008b0           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$65$E:
    2956                    ;** --------------------------------------------------------------------------*
    2957                    ;**   BEGIN LOOP $C$L36
    2958                    ;** --------------------------------------------------------------------------*
    2959 000008b0           $C$L36:    
    2960 000008b0           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$66$B:
    2961                    ;          EXCLUSIVE CPU CYCLES: 6
    2962                    ;**     -----------------------g42:
    2963                    ;** 198 -----------------------    if ( maxWidth <= 0 ) goto g45;
    2964                    
    2965 000008b0 5010a121     [!B1]   BNOP    .S1     $C$L40,5          ; |198| 
    2966 000008b4 469003a3  || [ B1]   MVC     .S2     B4,ILC
    2967 000008b8 42189803  || [ B1]   MPY32   .M2X    B4,A6,B4
    2968                    
    2969                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2970                               ; BRANCHCC OCCURS {$C$L40}        ; |198| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   55

    2971 000008c0           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$66$E:
    2972                    ;** --------------------------------------------------------------------------*
    2973                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    2974 000008c0           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$67$B:
    2975                    ;**     -----------------------    U$209 = &pDisparity_cn[j*padWidth];
    2976                    ;**     -----------------------    U$228 = &U$221[j*maxWidth];
    2977                    ;** 199 -----------------------    L$10 = maxWidth;
    2978                    ;**     -----------------------    #pragma MUST_ITERATE(1, 18446744073709551615, 1)
    2979                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    2980                    ;**     -----------------------g44:
    2981                    ;** 200 -----------------------    (*U$228++ != *U$209++) ? (status_nat_vs_ref = 0) : status_nat_vs_re
    2982                    ;** 198 -----------------------    if ( L$10 = L$10-1 ) goto g44;
    2983 000008c0           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$67$E:
    2984                    ;*----------------------------------------------------------------------------*
    2985                    ;*   SOFTWARE PIPELINE INFORMATION
    2986                    ;*
    2987                    ;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB
    2988                    ;*      Loop source line                 : 198
    2989                    ;*      Loop opening brace source line   : 199
    2990                    ;*      Loop closing brace source line   : 200
    2991                    ;*      Known Minimum Trip Count         : 1                    
    2992                    ;*      Known Max Trip Count Factor      : 1
    2993                    ;*      Loop Carried Dependency Bound(^) : 0
    2994                    ;*      Unpartitioned Resource Bound     : 1
    2995                    ;*      Partitioned Resource Bound(*)    : 1
    2996                    ;*      Resource Partition:
    2997                    ;*                                A-side   B-side
    2998                    ;*      .L units                     1*       0     
    2999                    ;*      .S units                     0        0     
    3000                    ;*      .D units                     1*       1*    
    3001                    ;*      .M units                     0        0     
    3002                    ;*      .X cross paths               1*       0     
    3003                    ;*      .T address paths             1*       1*    
    3004                    ;*      Long read paths              0        0     
    3005                    ;*      Long write paths             0        0     
    3006                    ;*      Logical  ops (.LS)           0        0     (.L or .S unit)
    3007                    ;*      Addition ops (.LSD)          0        1     (.L or .S or .D unit)
    3008                    ;*      Bound(.L .S .LS)             1*       0     
    3009                    ;*      Bound(.L .S .D .LS .LSD)     1*       1*    
    3010                    ;*
    3011                    ;*      Searching for software pipeline schedule at ...
    3012                    ;*         ii = 1  Schedule found with 7 iterations in parallel
    3013                    ;*
    3014                    ;*      Register Usage Table:
    3015                    ;*          +-----------------------------------------------------------------+
    3016                    ;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
    3017                    ;*          |00000000001111111111222222222233|00000000001111111111222222222233|
    3018                    ;*          |01234567890123456789012345678901|01234567890123456789012345678901|
    3019                    ;*          |--------------------------------+--------------------------------|
    3020                    ;*       0: |*  **                           |    ***                         |
    3021                    ;*          +-----------------------------------------------------------------+
    3022                    ;*
    3023                    ;*      Done
    3024                    ;*
    3025                    ;*      Loop will be splooped
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   56

    3026                    ;*      Collapsed epilog stages       : 0
    3027                    ;*      Collapsed prolog stages       : 0
    3028                    ;*      Minimum required memory pad   : 0 bytes
    3029                    ;*
    3030                    ;*      Minimum safe trip count       : 1
    3031                    ;*      Min. prof. trip count  (est.) : 2
    3032                    ;*
    3033                    ;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.125, max 1.000 }
    3034                    ;*      Mem bank perf. penalty (est.) : 11.1%
    3035                    ;*
    3036                    ;*      Effective ii                : { min 1.00, est 1.13, max 2.00 }
    3037                    ;*
    3038                    ;*
    3039                    ;*      Total cycles (est.)         : 6 + trip_cnt * 1        
    3040                    ;*----------------------------------------------------------------------------*
    3041                    ;*        SINGLE SCHEDULED ITERATION
    3042                    ;*
    3043                    ;*        $C$C75:
    3044                    ;*   0              LDB     .D1T1   *A4++,A3          ; |200| 
    3045                    ;*     ||           LDB     .D2T2   *B5++,B6          ; |200| 
    3046                    ;*   1              NOP             4
    3047                    ;*   5              CMPEQ   .L1X    B6,A3,A0          ; |200| 
    3048                    ;*   6      [!A0]   ZERO    .L2     B4                ; |200| 
    3049                    ;*     ||           SPBR            $C$C75
    3050                    ;*   7              ; BRANCHCC OCCURS {$C$C75}        ; |198| 
    3051                    ;*----------------------------------------------------------------------------*
    3052 000008c0           $C$L37:    ; PIPED LOOP PROLOG
    3053                    ;          EXCLUSIVE CPU CYCLES: 7
    3054                    
    3055 000008c0     0c66             SPLOOP  1       ;7                ; (P) 
    3056 000008c2     4251  ||         ADD     .L2     B2,B4,B5
    3057 000008c4 0213e078  ||         ADD     .L1     A31,A4,A4
    3058                    
    3059                    ;** --------------------------------------------------------------------------*
    3060 000008c8           $C$L38:    ; PIPED LOOP KERNEL
    3061 000008c8           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$69$B:
    3062                    ;          EXCLUSIVE CPU CYCLES: 1
    3063                    
    3064 000008c8     0e3c             LDB     .D1T1   *A4++,A3          ; |200| (P) <0,0> 
    3065 000008ca     1eed  ||         LDB     .D2T2   *B5++,B6          ; |200| (P) <0,0> 
    3066                    
    3067 000008cc     6c6e             NOP             4
    3068                    
    3069 000008ce     2ce6             SPMASK          L2
    3070 000008d0     8507  ||         MV      .L2     B10,B4
    3071 000008d2     7768  ||         CMPEQ   .L1X    B6,A3,A0          ; |200| (P) <0,5> 
    3072                    
    3073 000008d4     dc66             SPKERNEL 6,0
    3074 000008d6     4a67  || [!A0]   ZERO    .L2     B4                ; |200| <0,6> 
    3075                    
    3076 000008d8           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$69$E:
    3077                    ;** --------------------------------------------------------------------------*
    3078 000008d8           $C$L39:    ; PIPED LOOP EPILOG
    3079                    ;          EXCLUSIVE CPU CYCLES: 6
    3080                    ;** --------------------------------------------------------------------------*
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   57

    3081 000008d8           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$71$B:
    3082                    ;          EXCLUSIVE CPU CYCLES: 1
    3083 000008d8 05100fda             MV      .L2     B4,B10
    3084 000008e0           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$71$E:
    3085                    ;** --------------------------------------------------------------------------*
    3086 000008e0           $C$L40:    
    3087                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    3088 000008e0           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$72$B:
    3089                    ;          EXCLUSIVE CPU CYCLES: 7
    3090                    ;**     -----------------------g45:
    3091                    ;** 197 -----------------------    ++j;
    3092                    ;** 197 -----------------------    if ( L$9 = L$9-1 ) goto g42;
    3093                    
    3094 000008e0     bdcd             LDW     .D2T2   *+SP(52),B4
    3095 000008e2     ec01  ||         SUB     .L2     B0,1,B0           ; |197| 
    3096 000008e4 03182058  ||         ADD     .L1     1,A6,A6           ; |197| 
    3097                    
    3098 000008e8 2fe86121     [ B0]   BNOP    .S1     $C$L36,3          ; |197| 
    3099 000008ec 223de2e4  || [ B0]   LDW     .D2T1   *+SP(60),A4
    3100                    
    3101 000008f0 00900ada             CMPGT   .L2     B4,0,B1           ; |198| 
    3102                    
    3103 000008f4 22188801     [ B0]   MPY32   .M1     A4,A6,A4
    3104 000008f8 4fbee2e4  || [ B1]   LDW     .D2T1   *+SP(92),A31      ; |199| 
    3105                    
    3106                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    3107                               ; BRANCHCC OCCURS {$C$L36}        ; |197| 
    3108 00000900           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$72$E:
    3109                    ;** --------------------------------------------------------------------------*
    3110 00000900           $C$L41:    
    3111                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    3112 00000900           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$73$B:
    3113                    ;          EXCLUSIVE CPU CYCLES: 15
    3114                    ;**     -----------------------g46:
    3115                    ;** 207 -----------------------    est_test = 1;
    3116                    ;** 210 -----------------------    sprintf(K$242, (const char *)"%s generated input | Opt results comp
    3117                    ;** 212 -----------------------    VLIB_formula_add_test((int)(padWidth*numDisp), (int)numDisp, 0, (st
    3118                    ;** 214 -----------------------    goto g48;
    3119                    
    3120 00000900 0200002b!            MVKL    .S2     testPatternString,B4
    3121 00000904     08cc  ||         LDW     .D1T1   *+A5(32),A4       ; |210| 
    3122                    
    3123 00000908 0200006a!            MVKH    .S2     testPatternString,B4
    3124 00000906     dd8d  ||         LDW     .D2T2   *+SP(56),B0       ; |210| 
    3125                    
    3126                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    3127 0000090c 023c42f6             STW     .D2T2   B4,*+SP(8)        ; |210| 
    3128 00000910 0fbda2e6             LDW     .D2T2   *+SP(52),B31      ; |210| 
    3129                    
    3130 00000918     fd4d             LDW     .D2T2   *+SP(44),B4       ; |210| 
    3131 00000914 0280002b! ||         MVKL    .S2     $C$SL2+0,B5
    3132                    
    3133 0000091a     acc5             STW     .D2T1   A4,*+SP(20)       ; |210| 
    3134 00000920 0280006a! ||         MVKH    .S2     $C$SL2+0,B5
    3135                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   58

    3136 00000924 01800029!            MVKL    .S1     est_test,A3
    3137 00000928     bc55  ||         STW     .D2T2   B5,*+SP(4)        ; |210| 
    3138                    
    3139 0000092c 01800068!            MVKH    .S1     est_test,A3
    3140 0000092a     9c85  ||         STW     .D2T2   B0,*+SP(16)       ; |210| 
    3141                    
    3142 00000930 02000029!            MVKL    .S1     desc,A4
    3143 00000938     26a6  ||         MVK     .L1     1,A5              ; |207| 
    3144 00000934 0fbc62f7  ||         STW     .D2T2   B31,*+SP(12)      ; |210| 
    3145                    
    3146                    $C$DW$214       .dwtag  DW_TAG_TI_branch
    3147                            .dwattr $C$DW$214, DW_AT_low_pc(0x00)
    3148                            .dwattr $C$DW$214, DW_AT_name("sprintf")
    3149                            .dwattr $C$DW$214, DW_AT_TI_call
    3150                    
    3151 00000940 10000013!            CALLP   .S2     sprintf,B3
    3152 0000093a     dcc5  ||         STW     .D2T2   B4,*+SP(24)       ; |210| 
    3153 00000944 02000069! ||         MVKH    .S1     desc,A4
    3154 00000948 028c0274  ||         STW     .D1T1   A5,*A3            ; |207| 
    3155                    
    3156 0000094c           $C$RL25:   ; CALL OCCURS {sprintf} {0}       ; |210| 
    3157 0000094c           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$73$E:
    3158                    ;** --------------------------------------------------------------------------*
    3159 0000094c           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$74$B:
    3160                    ;          EXCLUSIVE CPU CYCLES: 12
    3161                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    3162 0000094c     fd4d             LDW     .D2T2   *+SP(44),B4       ; |212| 
    3163 0000094e     edbd             LDW     .D2T1   *+SP(60),A3       ; |212| 
    3164 00000950 032c0a5a             CMPEQ   .L2     B11,0,B6          ; |212| 
    3165 00000954 02a80a5a             CMPEQ   .L2     B10,0,B5          ; |212| 
    3166 00000958 04000028!            MVKL    .S1     desc,A8
    3167 00000960     9246             MV      .L1X    B4,A4             ; |212| 
    3168                    $C$DW$215       .dwtag  DW_TAG_TI_branch
    3169                            .dwattr $C$DW$215, DW_AT_low_pc(0x00)
    3170                            .dwattr $C$DW$215, DW_AT_name("VLIB_formula_add_test")
    3171                            .dwattr $C$DW$215, DW_AT_TI_call
    3172                    
    3173 00000970 10000013!            CALLP   .S2     VLIB_formula_add_test,B3
    3174 00000964 020c8801  ||         MPY32   .M1     A4,A3,A4          ; |212| 
    3175 00000968 0318affb  ||         OR      .L2     B5,B6,B6          ; |212| 
    3176 0000096c 04000069! ||         MVKH    .S1     desc,A8
    3177 00000962     0726  ||         ZERO    .L1     A6                ; |212| 
    3178 00000974 04000042  ||         ZERO    .D2     B8                ; |212| 
    3179                    
    3180 00000978           $C$RL26:   ; CALL OCCURS {VLIB_formula_add_test} {0}  ; |212| 
    3181 00000978           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$74$E:
    3182                    ;** --------------------------------------------------------------------------*
    3183 00000978           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$75$B:
    3184                    ;          EXCLUSIVE CPU CYCLES: 6
    3185                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    3186 00000978 00000d10             B       .S1     $C$L43            ; |214| 
    3187                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    3188                    ;----------------------------------------------------------------------
    3189                    ; 223 | free(pDisparity_cn);                                                   
    3190                    ;----------------------------------------------------------------------
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   59

    3191                    $C$DW$216       .dwtag  DW_TAG_TI_branch
    3192                            .dwattr $C$DW$216, DW_AT_low_pc(0x00)
    3193                            .dwattr $C$DW$216, DW_AT_name("free")
    3194                            .dwattr $C$DW$216, DW_AT_TI_call
    3195 00000980 00000010!            CALL    .S1     free              ; |223| 
    3196 00000984     eecd             LDW     .D2T1   *+SP(92),A4       ; |223| 
    3197 00000986     4c6e             NOP             3
    3198                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    3199                               ; BRANCH OCCURS {$C$L43}          ; |214| 
    3200 00000988           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$75$E:
    3201                    ;** --------------------------------------------------------------------------*
    3202 00000988           $C$L42:    
    3203                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    3204 00000988           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$76$B:
    3205                    ;          EXCLUSIVE CPU CYCLES: 7
    3206                    ;**     -----------------------g47:
    3207                    ;** 216 -----------------------    sprintf(K$242, (const char *)"width=%d, height=%d, windowSize=%d", 
    3208                    ;** 218 -----------------------    VLIB_skip_test(K$242);
    3209                    
    3210 00000988 023502e7             LDW     .D2T2   *+B13(32),B4      ; |216| 
    3211 0000098c 0280006b! ||         MVKH    .S2     $C$SL3+0,B5
    3212 00000990 02000028! ||         MVKL    .S1     desc,A4
    3213                    
    3214                    $C$DW$217       .dwtag  DW_TAG_TI_branch
    3215                            .dwattr $C$DW$217, DW_AT_low_pc(0x04)
    3216                            .dwattr $C$DW$217, DW_AT_name("sprintf")
    3217                            .dwattr $C$DW$217, DW_AT_TI_call
    3218                    
    3219 00000998 003dc2e6             LDW     .D2T2   *+SP(56),B0       ; |216| 
    3220 00000994 00000011! ||         CALL    .S1     sprintf           ; |216| 
    3221                    
    3222 000009a0 02000068!            MVKH    .S1     desc,A4
    3223                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    3224 000009a4     bc55             STW     .D2T2   B5,*+SP(4)        ; |216| 
    3225 000009a6     dc65             STW     .D2T2   B6,*+SP(8)        ; |216| 
    3226 000009a8     9cc5             STW     .D2T2   B4,*+SP(16)       ; |216| 
    3227                    
    3228 000009aa     fc05             STW     .D2T2   B0,*+SP(12)       ; |216| 
    3229 000009ac 01840162  ||         ADDKPC  .S2     $C$RL27,B3,0      ; |216| 
    3230                    
    3231 000009b0           $C$RL27:   ; CALL OCCURS {sprintf} {0}       ; |216| 
    3232 000009b0           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$76$E:
    3233                    ;** --------------------------------------------------------------------------*
    3234 000009b0           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$77$B:
    3235                    ;          EXCLUSIVE CPU CYCLES: 12
    3236 000009b0 02000028!            MVKL    .S1     desc,A4
    3237                    $C$DW$218       .dwtag  DW_TAG_TI_branch
    3238                            .dwattr $C$DW$218, DW_AT_low_pc(0x00)
    3239                            .dwattr $C$DW$218, DW_AT_name("VLIB_skip_test")
    3240                            .dwattr $C$DW$218, DW_AT_TI_call
    3241                    
    3242 000009b4 10000013!            CALLP   .S2     VLIB_skip_test,B3
    3243 000009b8 02000068! ||         MVKH    .S1     desc,A4
    3244                    
    3245                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   60

    3246 000009c0           $C$RL28:   ; CALL OCCURS {VLIB_skip_test} {0}  ; |218| 
    3247                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    3248                    $C$DW$219       .dwtag  DW_TAG_TI_branch
    3249                            .dwattr $C$DW$219, DW_AT_low_pc(0x00)
    3250                            .dwattr $C$DW$219, DW_AT_name("free")
    3251                            .dwattr $C$DW$219, DW_AT_TI_call
    3252 000009c0 00000010!            CALL    .S1     free              ; |223| 
    3253 000009c4     eecd             LDW     .D2T1   *+SP(92),A4       ; |223| 
    3254 000009c6     4c6e             NOP             3
    3255 000009c8           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$77$E:
    3256                    ;** --------------------------------------------------------------------------*
    3257 000009c8           $C$L43:    
    3258                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    3259 000009c8           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$78$B:
    3260                    ;          EXCLUSIVE CPU CYCLES: 1
    3261                    ;**     -----------------------g48:
    3262                    ;** 223 -----------------------    free((void *)pDisparity_cn);
    3263                    ;** 224 -----------------------    VLIB_free((void *)pDisparity);
    3264                    ;** 225 -----------------------    VLIB_free((void *)pScratch);
    3265                    ;** 226 -----------------------    VLIB_free((void *)pMinCost);
    3266                    ;** 227 -----------------------    VLIB_free((void *)pCost);
    3267                    ;** 228 -----------------------    VLIB_free((void *)pRight);
    3268                    ;** 229 -----------------------    VLIB_free((void *)pLeft);
    3269                    ;** 53  -----------------------    U$11 += 36;
    3270                    ;** 53  -----------------------    if ( test_cases > (++tpi) ) goto g3;
    3271                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    3272 000009c8 01830162             ADDKPC  .S2     $C$RL29,B3,0      ; |223| 
    3273                    $C$RL29:   ; CALL OCCURS {free} {0}          ; |223| 
    3274                    $C$DW$L$VLIB_disparity_SAD_firstRow8_d$78$E:
    3275                    ;** --------------------------------------------------------------------------*
    3276                    $C$DW$L$VLIB_disparity_SAD_firstRow8_d$79$B:
    3277                    ;          EXCLUSIVE CPU CYCLES: 36
    3278                    $C$DW$220       .dwtag  DW_TAG_TI_branch
    3279                            .dwattr $C$DW$220, DW_AT_low_pc(0x00)
    3280                            .dwattr $C$DW$220, DW_AT_name("VLIB_free")
    3281                            .dwattr $C$DW$220, DW_AT_TI_call
    3282                    
    3283 000009cc 10000013!            CALLP   .S2     VLIB_free,B3
    3284 000009d0 023ec2e4  ||         LDW     .D2T1   *+SP(88),A4       ; |224| 
    3285                    
    3286                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    3287                    ;----------------------------------------------------------------------
    3288                    ; 224 | VLIB_free(pDisparity);                                                 
    3289                    ;----------------------------------------------------------------------
    3290                    $C$RL30:   ; CALL OCCURS {VLIB_free} {0}     ; |224| 
    3291                    $C$DW$221       .dwtag  DW_TAG_TI_branch
    3292                            .dwattr $C$DW$221, DW_AT_low_pc(0x00)
    3293                            .dwattr $C$DW$221, DW_AT_name("VLIB_free")
    3294                            .dwattr $C$DW$221, DW_AT_TI_call
    3295                    
    3296 000009d4 10000013!            CALLP   .S2     VLIB_free,B3
    3297 000009d8 023ea2e4  ||         LDW     .D2T1   *+SP(84),A4       ; |225| 
    3298                    
    3299                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    3300                    ;----------------------------------------------------------------------
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   61

    3301                    ; 225 | VLIB_free(pScratch);                                                   
    3302                    ;----------------------------------------------------------------------
    3303                    $C$RL31:   ; CALL OCCURS {VLIB_free} {0}     ; |225| 
    3304                    $C$DW$222       .dwtag  DW_TAG_TI_branch
    3305                            .dwattr $C$DW$222, DW_AT_low_pc(0x00)
    3306                            .dwattr $C$DW$222, DW_AT_name("VLIB_free")
    3307                            .dwattr $C$DW$222, DW_AT_TI_call
    3308                    
    3309 000009e0 10000013!            CALLP   .S2     VLIB_free,B3
    3310 000009e4 023e82e4  ||         LDW     .D2T1   *+SP(80),A4       ; |226| 
    3311                    
    3312                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    3313                    ;----------------------------------------------------------------------
    3314                    ; 226 | VLIB_free(pMinCost);                                                   
    3315                    ;----------------------------------------------------------------------
    3316                    $C$RL32:   ; CALL OCCURS {VLIB_free} {0}     ; |226| 
    3317                    $C$DW$223       .dwtag  DW_TAG_TI_branch
    3318                            .dwattr $C$DW$223, DW_AT_low_pc(0x00)
    3319                            .dwattr $C$DW$223, DW_AT_name("VLIB_free")
    3320                            .dwattr $C$DW$223, DW_AT_TI_call
    3321                    
    3322 000009e8 10000013!            CALLP   .S2     VLIB_free,B3
    3323 000009ec 023e62e4  ||         LDW     .D2T1   *+SP(76),A4       ; |227| 
    3324                    
    3325                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    3326                    ;----------------------------------------------------------------------
    3327                    ; 227 | VLIB_free(pCost);                                                      
    3328                    ;----------------------------------------------------------------------
    3329                    $C$RL33:   ; CALL OCCURS {VLIB_free} {0}     ; |227| 
    3330                    $C$DW$224       .dwtag  DW_TAG_TI_branch
    3331                            .dwattr $C$DW$224, DW_AT_low_pc(0x00)
    3332                            .dwattr $C$DW$224, DW_AT_name("VLIB_free")
    3333                            .dwattr $C$DW$224, DW_AT_TI_call
    3334                    
    3335 000009f0 10000013!            CALLP   .S2     VLIB_free,B3
    3336 000009f4 023e42e4  ||         LDW     .D2T1   *+SP(72),A4       ; |228| 
    3337                    
    3338                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    3339                    ;----------------------------------------------------------------------
    3340                    ; 228 | VLIB_free(pRight);                                                     
    3341                    ;----------------------------------------------------------------------
    3342                    $C$RL34:   ; CALL OCCURS {VLIB_free} {0}     ; |228| 
    3343                    $C$DW$225       .dwtag  DW_TAG_TI_branch
    3344                            .dwattr $C$DW$225, DW_AT_low_pc(0x00)
    3345                            .dwattr $C$DW$225, DW_AT_name("VLIB_free")
    3346                            .dwattr $C$DW$225, DW_AT_TI_call
    3347                    
    3348 000009f8 10000013!            CALLP   .S2     VLIB_free,B3
    3349 000009fc 023e22e4  ||         LDW     .D2T1   *+SP(68),A4       ; |229| 
    3350                    
    3351                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    3352                    ;----------------------------------------------------------------------
    3353                    ; 229 | VLIB_free(pLeft);                                                      
    3354                    ;----------------------------------------------------------------------
    3355 00000a00           $C$RL35:   ; CALL OCCURS {VLIB_free} {0}     ; |229| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   62

    3356 00000a00           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$79$E:
    3357                    ;** --------------------------------------------------------------------------*
    3358 00000a00           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$80$B:
    3359                    ;          EXCLUSIVE CPU CYCLES: 14
    3360                    
    3361 00000a00 01800029!            MVKL    .S1     test_cases,A3
    3362 00000a04 0fbd22e4  ||         LDW     .D2T1   *+SP(36),A31
    3363                    
    3364 00000a08 01800069!            MVKH    .S1     test_cases,A3
    3365 00000a0c 0f3d02e4  ||         LDW     .D2T1   *+SP(32),A30      ; |53| 
    3366                    
    3367                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    3368 00000a10 028c0264             LDW     .D1T1   *A3,A5            ; |53| 
    3369                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    3370 00000a14 06801252             ADDK    .S2     36,B13            ; |60| 
    3371 00000a18 00000000             NOP             1
    3372                    
    3373 00000a1c 027c2059             ADD     .L1     1,A31,A4          ; |53| 
    3374 00000a20 01fc21a0  ||         ADD     .S1     1,A31,A3          ; |53| 
    3375                    
    3376 00000a24 0f001251             ADDK    .S1     36,A30            ; |53| 
    3377 00000a28     ad35  ||         STW     .D2T1   A3,*+SP(36)       ; |53| 
    3378                    
    3379                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    3380 00000a2a     ae28             CMPGT   .L1     A5,A4,A0          ; |53| 
    3381                    
    3382 00000a2c cffecb11     [ A0]   B       .S1     $C$L1             ; |53| 
    3383 00000a30 c5b482e6  || [ A0]   LDW     .D2T2   *+B13(16),B11     ; |60| 
    3384                    
    3385                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    3386 00000a34 c234a2e6     [ A0]   LDW     .D2T2   *+B13(20),B4      ; |60| 
    3387                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    3388 00000a38 0f3d02f4             STW     .D2T1   A30,*+SP(32)      ; |53| 
    3389                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    3390 00000a40 c53502e6     [ A0]   LDW     .D2T2   *+B13(32),B10     ; |61| 
    3391                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    3392 00000a44 c534e2e4     [ A0]   LDW     .D2T1   *+B13(28),A10     ; |62| 
    3393 00000a48 c634c2e4     [ A0]   LDW     .D2T1   *+B13(24),A12     ; |62| 
    3394                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    3395                               ; BRANCHCC OCCURS {$C$L1}         ; |53| 
    3396 00000a4c           $C$DW$L$VLIB_disparity_SAD_firstRow8_d$80$E:
    3397                    ;** --------------------------------------------------------------------------*
    3398 00000a4c           $C$L44:    
    3399                    ;          EXCLUSIVE CPU CYCLES: 8
    3400                    ;**     -----------------------g49:
    3401                    ;** 233 -----------------------    VLIB_profile_cycle_report(2, "N = padWidth*(disparitySearchRange); 
    3402                    ;** 161 -----------------------    printf((const char *)"---------------------------------------------
    3403                    ;** 168 -----------------------    VLIB_stack_memory();  // [18]
    3404                    ;**     -----------------------    return;
    3405 00000a4c 0200002a!            MVKL    .S2     $C$SL5+0,B4
    3406                    
    3407 00000a50 03000029!            MVKL    .S1     $C$SL4+0,A6
    3408 00000a54 0200006a! ||         MVKH    .S2     $C$SL5+0,B4
    3409                    
    3410                    $C$DW$226       .dwtag  DW_TAG_TI_branch
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   63

    3411                            .dwattr $C$DW$226, DW_AT_low_pc(0x00)
    3412                            .dwattr $C$DW$226, DW_AT_name("VLIB_profile_cycle_report")
    3413                            .dwattr $C$DW$226, DW_AT_TI_call
    3414                    
    3415 00000a58 10000013!            CALLP   .S2     VLIB_profile_cycle_report,B3
    3416 00000a5c 03000069! ||         MVKH    .S1     $C$SL4+0,A6
    3417 00000a60 0208a358  ||         MVK     .L1     0x2,A4            ; |233| 
    3418                    
    3419                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    3420                    ;----------------------------------------------------------------------
    3421                    ; 233 | VLIB_profile_cycle_report(vlib_PROFILE_FORMULA_RANGE,                  
    3422                    ; 234 |                           "N = padWidth*(disparitySearchRange); M = dis
    3423                    ;     | paritySearchRange",                                                    
    3424                    ; 235 |                           "padWidth*(disparitySearchRange)");          
    3425                    ; 238 | VLIB_kernel_memory();                                                  
    3426                    ;----------------------------------------------------------------------
    3427 00000a64           $C$RL36:   ; CALL OCCURS {VLIB_profile_cycle_report} {0}  ; |233| 
    3428                    ;** --------------------------------------------------------------------------*
    3429                    ;          EXCLUSIVE CPU CYCLES: 14
    3430 00000a64 0200002a!            MVKL    .S2     $C$SL6+0,B4
    3431 00000a68 0200006a!            MVKH    .S2     $C$SL6+0,B4
    3432                    $C$DW$227       .dwtag  DW_TAG_TI_branch
    3433                            .dwattr $C$DW$227, DW_AT_low_pc(0x00)
    3434                            .dwattr $C$DW$227, DW_AT_name("printf")
    3435                            .dwattr $C$DW$227, DW_AT_TI_call
    3436                    
    3437 00000a6c 10000013!            CALLP   .S2     printf,B3
    3438 00000a70 023c22f6  ||         STW     .D2T2   B4,*+SP(4)        ; |161| 
    3439                    
    3440                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\../common/VLIB_memory.h",
    3441                    $C$RL37:   ; CALL OCCURS {printf} {0}        ; |161| 
    3442                    $C$DW$228       .dwtag  DW_TAG_TI_branch
    3443                            .dwattr $C$DW$228, DW_AT_low_pc(0x00)
    3444                            .dwattr $C$DW$228, DW_AT_name("VLIB_stack_memory")
    3445                            .dwattr $C$DW$228, DW_AT_TI_call
    3446 00000a74 10000012!            CALLP   .S2     VLIB_stack_memory,B3
    3447                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\../common/VLIB_memory.h",
    3448 00000a78           $C$RL38:   ; CALL OCCURS {VLIB_stack_memory} {0}  ; |168| 
    3449                    ;** --------------------------------------------------------------------------*
    3450                    ;          EXCLUSIVE CPU CYCLES: 13
    3451                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstR
    3452 00000a78 01bf52e6             LDW     .D2T2   *++SP(104),B3     ; |239| 
    3453                            .dwcfi  cfa_offset, 48
    3454                            .dwcfi  restore_reg, 19
    3455 00000a7c 063c33e4             LDDW    .D2T1   *++SP,A13:A12
    3456                            .dwcfi  cfa_offset, 40
    3457                            .dwcfi  restore_reg, 13
    3458                            .dwcfi  restore_reg, 12
    3459 00000a80 073c33e4             LDDW    .D2T1   *++SP,A15:A14
    3460                            .dwcfi  cfa_offset, 32
    3461                            .dwcfi  restore_reg, 15
    3462                            .dwcfi  restore_reg, 14
    3463 00000a84 053c33e6             LDDW    .D2T2   *++SP,B11:B10
    3464                            .dwcfi  cfa_offset, 24
    3465                            .dwcfi  restore_reg, 27
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   64

    3466                            .dwcfi  restore_reg, 26
    3467 00000a88 063c33e6             LDDW    .D2T2   *++SP,B13:B12
    3468                            .dwcfi  cfa_offset, 16
    3469                            .dwcfi  restore_reg, 29
    3470                            .dwcfi  restore_reg, 28
    3471 00000a8c 053c52e4             LDW     .D2T1   *++SP(8),A10
    3472                            .dwcfi  cfa_offset, 8
    3473                            .dwcfi  restore_reg, 10
    3474 00000a90 05bc52e4             LDW     .D2T1   *++SP(8),A11      ; |239| 
    3475                            .dwcfi  cfa_offset, 0
    3476                            .dwcfi  restore_reg, 11
    3477                            .dwcfi  cfa_offset, 0
    3478                    $C$DW$229       .dwtag  DW_TAG_TI_branch
    3479                            .dwattr $C$DW$229, DW_AT_low_pc(0x00)
    3480                            .dwattr $C$DW$229, DW_AT_TI_return
    3481 00000a94 008ca362             RETNOP  .S2     B3,5
    3482                               ; BRANCH OCCURS {B3}  
    3483                    
    3484                    $C$DW$230       .dwtag  DW_TAG_TI_loop
    3485                            .dwattr $C$DW$230, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3486                            .dwattr $C$DW$230, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8
    3487                            .dwattr $C$DW$230, DW_AT_TI_begin_line(0x35)
    3488                            .dwattr $C$DW$230, DW_AT_TI_end_line(0xe6)
    3489                    $C$DW$231       .dwtag  DW_TAG_TI_loop_range
    3490                            .dwattr $C$DW$231, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$5$B)
    3491                            .dwattr $C$DW$231, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$5$E)
    3492                    $C$DW$232       .dwtag  DW_TAG_TI_loop_range
    3493                            .dwattr $C$DW$232, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$76$B)
    3494                            .dwattr $C$DW$232, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$76$E)
    3495                    $C$DW$233       .dwtag  DW_TAG_TI_loop_range
    3496                            .dwattr $C$DW$233, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$65$B)
    3497                            .dwattr $C$DW$233, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$65$E)
    3498                    $C$DW$234       .dwtag  DW_TAG_TI_loop_range
    3499                            .dwattr $C$DW$234, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$56$B)
    3500                            .dwattr $C$DW$234, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$56$E)
    3501                    $C$DW$235       .dwtag  DW_TAG_TI_loop_range
    3502                            .dwattr $C$DW$235, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$44$B)
    3503                            .dwattr $C$DW$235, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$44$E)
    3504                    $C$DW$236       .dwtag  DW_TAG_TI_loop_range
    3505                            .dwattr $C$DW$236, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$39$B)
    3506                            .dwattr $C$DW$236, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$39$E)
    3507                    $C$DW$237       .dwtag  DW_TAG_TI_loop_range
    3508                            .dwattr $C$DW$237, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$34$B)
    3509                            .dwattr $C$DW$237, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$34$E)
    3510                    $C$DW$238       .dwtag  DW_TAG_TI_loop_range
    3511                            .dwattr $C$DW$238, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$21$B)
    3512                            .dwattr $C$DW$238, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$21$E)
    3513                    $C$DW$239       .dwtag  DW_TAG_TI_loop_range
    3514                            .dwattr $C$DW$239, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$16$B)
    3515                            .dwattr $C$DW$239, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$16$E)
    3516                    $C$DW$240       .dwtag  DW_TAG_TI_loop_range
    3517                            .dwattr $C$DW$240, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$11$B)
    3518                            .dwattr $C$DW$240, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$11$E)
    3519                    $C$DW$241       .dwtag  DW_TAG_TI_loop_range
    3520                            .dwattr $C$DW$241, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$6$B)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   65

    3521                            .dwattr $C$DW$241, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$6$E)
    3522                    $C$DW$242       .dwtag  DW_TAG_TI_loop_range
    3523                            .dwattr $C$DW$242, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$7$B)
    3524                            .dwattr $C$DW$242, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$7$E)
    3525                    $C$DW$243       .dwtag  DW_TAG_TI_loop_range
    3526                            .dwattr $C$DW$243, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$8$B)
    3527                            .dwattr $C$DW$243, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$8$E)
    3528                    $C$DW$244       .dwtag  DW_TAG_TI_loop_range
    3529                            .dwattr $C$DW$244, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$9$B)
    3530                            .dwattr $C$DW$244, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$9$E)
    3531                    $C$DW$245       .dwtag  DW_TAG_TI_loop_range
    3532                            .dwattr $C$DW$245, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$10$B)
    3533                            .dwattr $C$DW$245, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$10$E)
    3534                    $C$DW$246       .dwtag  DW_TAG_TI_loop_range
    3535                            .dwattr $C$DW$246, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$15$B)
    3536                            .dwattr $C$DW$246, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$15$E)
    3537                    $C$DW$247       .dwtag  DW_TAG_TI_loop_range
    3538                            .dwattr $C$DW$247, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$20$B)
    3539                            .dwattr $C$DW$247, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$20$E)
    3540                    $C$DW$248       .dwtag  DW_TAG_TI_loop_range
    3541                            .dwattr $C$DW$248, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$32$B)
    3542                            .dwattr $C$DW$248, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$32$E)
    3543                    $C$DW$249       .dwtag  DW_TAG_TI_loop_range
    3544                            .dwattr $C$DW$249, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$33$B)
    3545                            .dwattr $C$DW$249, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$33$E)
    3546                    $C$DW$250       .dwtag  DW_TAG_TI_loop_range
    3547                            .dwattr $C$DW$250, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$38$B)
    3548                            .dwattr $C$DW$250, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$38$E)
    3549                    $C$DW$251       .dwtag  DW_TAG_TI_loop_range
    3550                            .dwattr $C$DW$251, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$43$B)
    3551                            .dwattr $C$DW$251, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$43$E)
    3552                    $C$DW$252       .dwtag  DW_TAG_TI_loop_range
    3553                            .dwattr $C$DW$252, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$55$B)
    3554                            .dwattr $C$DW$252, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$55$E)
    3555                    $C$DW$253       .dwtag  DW_TAG_TI_loop_range
    3556                            .dwattr $C$DW$253, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$64$B)
    3557                            .dwattr $C$DW$253, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$64$E)
    3558                    $C$DW$254       .dwtag  DW_TAG_TI_loop_range
    3559                            .dwattr $C$DW$254, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$73$B)
    3560                            .dwattr $C$DW$254, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$73$E)
    3561                    $C$DW$255       .dwtag  DW_TAG_TI_loop_range
    3562                            .dwattr $C$DW$255, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$74$B)
    3563                            .dwattr $C$DW$255, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$74$E)
    3564                    $C$DW$256       .dwtag  DW_TAG_TI_loop_range
    3565                            .dwattr $C$DW$256, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$75$B)
    3566                            .dwattr $C$DW$256, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$75$E)
    3567                    $C$DW$257       .dwtag  DW_TAG_TI_loop_range
    3568                            .dwattr $C$DW$257, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$77$B)
    3569                            .dwattr $C$DW$257, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$77$E)
    3570                    $C$DW$258       .dwtag  DW_TAG_TI_loop_range
    3571                            .dwattr $C$DW$258, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$78$B)
    3572                            .dwattr $C$DW$258, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$78$E)
    3573                    $C$DW$259       .dwtag  DW_TAG_TI_loop_range
    3574                            .dwattr $C$DW$259, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$79$B)
    3575                            .dwattr $C$DW$259, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$79$E)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   66

    3576                    $C$DW$260       .dwtag  DW_TAG_TI_loop_range
    3577                            .dwattr $C$DW$260, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$80$B)
    3578                            .dwattr $C$DW$260, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$80$E)
    3579                    
    3580                    $C$DW$261       .dwtag  DW_TAG_TI_loop
    3581                            .dwattr $C$DW$261, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3582                            .dwattr $C$DW$261, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8
    3583                            .dwattr $C$DW$261, DW_AT_TI_begin_line(0x94)
    3584                            .dwattr $C$DW$261, DW_AT_TI_end_line(0x94)
    3585                    $C$DW$262       .dwtag  DW_TAG_TI_loop_range
    3586                            .dwattr $C$DW$262, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$36$B)
    3587                            .dwattr $C$DW$262, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$36$E)
    3588                            .dwendtag $C$DW$261
    3589                    
    3590                    
    3591                    $C$DW$263       .dwtag  DW_TAG_TI_loop
    3592                            .dwattr $C$DW$263, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3593                            .dwattr $C$DW$263, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8
    3594                            .dwattr $C$DW$263, DW_AT_TI_begin_line(0x68)
    3595                            .dwattr $C$DW$263, DW_AT_TI_end_line(0x68)
    3596                    $C$DW$264       .dwtag  DW_TAG_TI_loop_range
    3597                            .dwattr $C$DW$264, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$13$B)
    3598                            .dwattr $C$DW$264, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$13$E)
    3599                            .dwendtag $C$DW$263
    3600                    
    3601                    
    3602                    $C$DW$265       .dwtag  DW_TAG_TI_loop
    3603                            .dwattr $C$DW$265, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3604                            .dwattr $C$DW$265, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8
    3605                            .dwattr $C$DW$265, DW_AT_TI_begin_line(0x6d)
    3606                            .dwattr $C$DW$265, DW_AT_TI_end_line(0x78)
    3607                    $C$DW$266       .dwtag  DW_TAG_TI_loop_range
    3608                            .dwattr $C$DW$266, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$17$B)
    3609                            .dwattr $C$DW$266, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$17$E)
    3610                    $C$DW$267       .dwtag  DW_TAG_TI_loop_range
    3611                            .dwattr $C$DW$267, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$18$B)
    3612                            .dwattr $C$DW$267, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$18$E)
    3613                    $C$DW$268       .dwtag  DW_TAG_TI_loop_range
    3614                            .dwattr $C$DW$268, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$19$B)
    3615                            .dwattr $C$DW$268, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$19$E)
    3616                            .dwendtag $C$DW$265
    3617                    
    3618                    
    3619                    $C$DW$269       .dwtag  DW_TAG_TI_loop
    3620                            .dwattr $C$DW$269, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3621                            .dwattr $C$DW$269, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8
    3622                            .dwattr $C$DW$269, DW_AT_TI_begin_line(0x7b)
    3623                            .dwattr $C$DW$269, DW_AT_TI_end_line(0x8e)
    3624                    $C$DW$270       .dwtag  DW_TAG_TI_loop_range
    3625                            .dwattr $C$DW$270, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$22$B)
    3626                            .dwattr $C$DW$270, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$22$E)
    3627                    $C$DW$271       .dwtag  DW_TAG_TI_loop_range
    3628                            .dwattr $C$DW$271, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$28$B)
    3629                            .dwattr $C$DW$271, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$28$E)
    3630                    $C$DW$272       .dwtag  DW_TAG_TI_loop_range
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   67

    3631                            .dwattr $C$DW$272, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$23$B)
    3632                            .dwattr $C$DW$272, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$23$E)
    3633                    $C$DW$273       .dwtag  DW_TAG_TI_loop_range
    3634                            .dwattr $C$DW$273, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$27$B)
    3635                            .dwattr $C$DW$273, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$27$E)
    3636                    $C$DW$274       .dwtag  DW_TAG_TI_loop_range
    3637                            .dwattr $C$DW$274, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$31$B)
    3638                            .dwattr $C$DW$274, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$31$E)
    3639                    
    3640                    $C$DW$275       .dwtag  DW_TAG_TI_loop
    3641                            .dwattr $C$DW$275, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3642                            .dwattr $C$DW$275, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8
    3643                            .dwattr $C$DW$275, DW_AT_TI_begin_line(0x81)
    3644                            .dwattr $C$DW$275, DW_AT_TI_end_line(0x81)
    3645                    $C$DW$276       .dwtag  DW_TAG_TI_loop_range
    3646                            .dwattr $C$DW$276, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$25$B)
    3647                            .dwattr $C$DW$276, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$25$E)
    3648                            .dwendtag $C$DW$275
    3649                    
    3650                    
    3651                    $C$DW$277       .dwtag  DW_TAG_TI_loop
    3652                            .dwattr $C$DW$277, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3653                            .dwattr $C$DW$277, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8
    3654                            .dwattr $C$DW$277, DW_AT_TI_begin_line(0x83)
    3655                            .dwattr $C$DW$277, DW_AT_TI_end_line(0x8d)
    3656                    $C$DW$278       .dwtag  DW_TAG_TI_loop_range
    3657                            .dwattr $C$DW$278, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$29$B)
    3658                            .dwattr $C$DW$278, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$29$E)
    3659                    $C$DW$279       .dwtag  DW_TAG_TI_loop_range
    3660                            .dwattr $C$DW$279, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$30$B)
    3661                            .dwattr $C$DW$279, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$30$E)
    3662                            .dwendtag $C$DW$277
    3663                    
    3664                            .dwendtag $C$DW$269
    3665                    
    3666                    
    3667                    $C$DW$280       .dwtag  DW_TAG_TI_loop
    3668                            .dwattr $C$DW$280, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3669                            .dwattr $C$DW$280, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8
    3670                            .dwattr $C$DW$280, DW_AT_TI_begin_line(0x99)
    3671                            .dwattr $C$DW$280, DW_AT_TI_end_line(0xa4)
    3672                    $C$DW$281       .dwtag  DW_TAG_TI_loop_range
    3673                            .dwattr $C$DW$281, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$40$B)
    3674                            .dwattr $C$DW$281, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$40$E)
    3675                    $C$DW$282       .dwtag  DW_TAG_TI_loop_range
    3676                            .dwattr $C$DW$282, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$41$B)
    3677                            .dwattr $C$DW$282, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$41$E)
    3678                    $C$DW$283       .dwtag  DW_TAG_TI_loop_range
    3679                            .dwattr $C$DW$283, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$42$B)
    3680                            .dwattr $C$DW$283, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$42$E)
    3681                            .dwendtag $C$DW$280
    3682                    
    3683                    
    3684                    $C$DW$284       .dwtag  DW_TAG_TI_loop
    3685                            .dwattr $C$DW$284, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   68

    3686                            .dwattr $C$DW$284, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8
    3687                            .dwattr $C$DW$284, DW_AT_TI_begin_line(0xa7)
    3688                            .dwattr $C$DW$284, DW_AT_TI_end_line(0xba)
    3689                    $C$DW$285       .dwtag  DW_TAG_TI_loop_range
    3690                            .dwattr $C$DW$285, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$45$B)
    3691                            .dwattr $C$DW$285, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$45$E)
    3692                    $C$DW$286       .dwtag  DW_TAG_TI_loop_range
    3693                            .dwattr $C$DW$286, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$51$B)
    3694                            .dwattr $C$DW$286, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$51$E)
    3695                    $C$DW$287       .dwtag  DW_TAG_TI_loop_range
    3696                            .dwattr $C$DW$287, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$46$B)
    3697                            .dwattr $C$DW$287, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$46$E)
    3698                    $C$DW$288       .dwtag  DW_TAG_TI_loop_range
    3699                            .dwattr $C$DW$288, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$50$B)
    3700                            .dwattr $C$DW$288, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$50$E)
    3701                    $C$DW$289       .dwtag  DW_TAG_TI_loop_range
    3702                            .dwattr $C$DW$289, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$54$B)
    3703                            .dwattr $C$DW$289, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$54$E)
    3704                    
    3705                    $C$DW$290       .dwtag  DW_TAG_TI_loop
    3706                            .dwattr $C$DW$290, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3707                            .dwattr $C$DW$290, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8
    3708                            .dwattr $C$DW$290, DW_AT_TI_begin_line(0xad)
    3709                            .dwattr $C$DW$290, DW_AT_TI_end_line(0xad)
    3710                    $C$DW$291       .dwtag  DW_TAG_TI_loop_range
    3711                            .dwattr $C$DW$291, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$48$B)
    3712                            .dwattr $C$DW$291, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$48$E)
    3713                            .dwendtag $C$DW$290
    3714                    
    3715                    
    3716                    $C$DW$292       .dwtag  DW_TAG_TI_loop
    3717                            .dwattr $C$DW$292, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3718                            .dwattr $C$DW$292, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8
    3719                            .dwattr $C$DW$292, DW_AT_TI_begin_line(0xaf)
    3720                            .dwattr $C$DW$292, DW_AT_TI_end_line(0xb9)
    3721                    $C$DW$293       .dwtag  DW_TAG_TI_loop_range
    3722                            .dwattr $C$DW$293, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$52$B)
    3723                            .dwattr $C$DW$293, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$52$E)
    3724                    $C$DW$294       .dwtag  DW_TAG_TI_loop_range
    3725                            .dwattr $C$DW$294, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$53$B)
    3726                            .dwattr $C$DW$294, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$53$E)
    3727                            .dwendtag $C$DW$292
    3728                    
    3729                            .dwendtag $C$DW$284
    3730                    
    3731                    
    3732                    $C$DW$295       .dwtag  DW_TAG_TI_loop
    3733                            .dwattr $C$DW$295, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3734                            .dwattr $C$DW$295, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8
    3735                            .dwattr $C$DW$295, DW_AT_TI_begin_line(0xbe)
    3736                            .dwattr $C$DW$295, DW_AT_TI_end_line(0xc1)
    3737                    $C$DW$296       .dwtag  DW_TAG_TI_loop_range
    3738                            .dwattr $C$DW$296, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$57$B)
    3739                            .dwattr $C$DW$296, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$57$E)
    3740                    $C$DW$297       .dwtag  DW_TAG_TI_loop_range
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   69

    3741                            .dwattr $C$DW$297, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$58$B)
    3742                            .dwattr $C$DW$297, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$58$E)
    3743                    $C$DW$298       .dwtag  DW_TAG_TI_loop_range
    3744                            .dwattr $C$DW$298, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$62$B)
    3745                            .dwattr $C$DW$298, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$62$E)
    3746                    $C$DW$299       .dwtag  DW_TAG_TI_loop_range
    3747                            .dwattr $C$DW$299, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$63$B)
    3748                            .dwattr $C$DW$299, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$63$E)
    3749                    
    3750                    $C$DW$300       .dwtag  DW_TAG_TI_loop
    3751                            .dwattr $C$DW$300, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3752                            .dwattr $C$DW$300, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8
    3753                            .dwattr $C$DW$300, DW_AT_TI_begin_line(0xbf)
    3754                            .dwattr $C$DW$300, DW_AT_TI_end_line(0xc1)
    3755                    $C$DW$301       .dwtag  DW_TAG_TI_loop_range
    3756                            .dwattr $C$DW$301, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$60$B)
    3757                            .dwattr $C$DW$301, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$60$E)
    3758                            .dwendtag $C$DW$300
    3759                    
    3760                            .dwendtag $C$DW$295
    3761                    
    3762                    
    3763                    $C$DW$302       .dwtag  DW_TAG_TI_loop
    3764                            .dwattr $C$DW$302, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3765                            .dwattr $C$DW$302, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8
    3766                            .dwattr $C$DW$302, DW_AT_TI_begin_line(0xc5)
    3767                            .dwattr $C$DW$302, DW_AT_TI_end_line(0xc8)
    3768                    $C$DW$303       .dwtag  DW_TAG_TI_loop_range
    3769                            .dwattr $C$DW$303, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$66$B)
    3770                            .dwattr $C$DW$303, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$66$E)
    3771                    $C$DW$304       .dwtag  DW_TAG_TI_loop_range
    3772                            .dwattr $C$DW$304, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$67$B)
    3773                            .dwattr $C$DW$304, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$67$E)
    3774                    $C$DW$305       .dwtag  DW_TAG_TI_loop_range
    3775                            .dwattr $C$DW$305, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$71$B)
    3776                            .dwattr $C$DW$305, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$71$E)
    3777                    $C$DW$306       .dwtag  DW_TAG_TI_loop_range
    3778                            .dwattr $C$DW$306, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$72$B)
    3779                            .dwattr $C$DW$306, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$72$E)
    3780                    
    3781                    $C$DW$307       .dwtag  DW_TAG_TI_loop
    3782                            .dwattr $C$DW$307, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3783                            .dwattr $C$DW$307, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8
    3784                            .dwattr $C$DW$307, DW_AT_TI_begin_line(0xc6)
    3785                            .dwattr $C$DW$307, DW_AT_TI_end_line(0xc8)
    3786                    $C$DW$308       .dwtag  DW_TAG_TI_loop_range
    3787                            .dwattr $C$DW$308, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$69$B)
    3788                            .dwattr $C$DW$308, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD_firstRow8_d$69$E)
    3789                            .dwendtag $C$DW$307
    3790                    
    3791                            .dwendtag $C$DW$302
    3792                    
    3793                            .dwendtag $C$DW$230
    3794                    
    3795                            .dwattr $C$DW$99, DW_AT_TI_end_file("./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VL
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   70

    3796                            .dwattr $C$DW$99, DW_AT_TI_end_line(0xef)
    3797                            .dwattr $C$DW$99, DW_AT_TI_end_column(0x01)
    3798                            .dwendentry
    3799                            .dwendtag $C$DW$99
    3800                    
    3801                    ;; Inlined function references:
    3802                    ;; [ 15] VLIB_profile_start
    3803                    ;; [ 16] VLIB_profile_stop
    3804                    ;; [ 18] VLIB_kernel_memory
    3805                    ;******************************************************************************
    3806                    ;* STRINGS                                                                    *
    3807                    ;******************************************************************************
    3808 00000000                   .sect   ".const:.string"
    3809 00000000 00000056  $C$SL1: .string "VLIB_disparity_SAD_firstRow8",0
         00000001 0000004C 
         00000002 00000049 
         00000003 00000042 
         00000004 0000005F 
         00000005 00000064 
         00000006 00000069 
         00000007 00000073 
         00000008 00000070 
         00000009 00000061 
         0000000a 00000072 
         0000000b 00000069 
         0000000c 00000074 
         0000000d 00000079 
         0000000e 0000005F 
         0000000f 00000053 
         00000010 00000041 
         00000011 00000044 
         00000012 0000005F 
         00000013 00000066 
         00000014 00000069 
         00000015 00000072 
         00000016 00000073 
         00000017 00000074 
         00000018 00000052 
         00000019 0000006F 
         0000001a 00000077 
         0000001b 00000038 
         0000001c 00000000 
    3810 0000001d 00000025  $C$SL2: .string "%s generated input | Opt results compared to NatC results |"
         0000001e 00000073 
         0000001f 00000020 
         00000020 00000067 
         00000021 00000065 
         00000022 0000006E 
         00000023 00000065 
         00000024 00000072 
         00000025 00000061 
         00000026 00000074 
         00000027 00000065 
         00000028 00000064 
         00000029 00000020 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   71

         0000002a 00000069 
         0000002b 0000006E 
         0000002c 00000070 
         0000002d 00000075 
         0000002e 00000074 
         0000002f 00000020 
         00000030 0000007C 
         00000031 00000020 
         00000032 0000004F 
         00000033 00000070 
         00000034 00000074 
         00000035 00000020 
         00000036 00000072 
         00000037 00000065 
         00000038 00000073 
         00000039 00000075 
         0000003a 0000006C 
         0000003b 00000074 
         0000003c 00000073 
         0000003d 00000020 
         0000003e 00000063 
         0000003f 0000006F 
         00000040 0000006D 
         00000041 00000070 
         00000042 00000061 
         00000043 00000072 
         00000044 00000065 
         00000045 00000064 
         00000046 00000020 
         00000047 00000074 
         00000048 0000006F 
         00000049 00000020 
         0000004a 0000004E 
         0000004b 00000061 
         0000004c 00000074 
         0000004d 00000043 
         0000004e 00000020 
         0000004f 00000072 
         00000050 00000065 
         00000051 00000073 
         00000052 00000075 
         00000053 0000006C 
         00000054 00000074 
         00000055 00000073 
         00000056 00000020 
         00000057 0000007C 
    3811 00000058 00000020          .string " width=%d, height=%d, windowSize=%d, numDisp=%d",0
         00000059 00000077 
         0000005a 00000069 
         0000005b 00000064 
         0000005c 00000074 
         0000005d 00000068 
         0000005e 0000003D 
         0000005f 00000025 
         00000060 00000064 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   72

         00000061 0000002C 
         00000062 00000020 
         00000063 00000068 
         00000064 00000065 
         00000065 00000069 
         00000066 00000067 
         00000067 00000068 
         00000068 00000074 
         00000069 0000003D 
         0000006a 00000025 
         0000006b 00000064 
         0000006c 0000002C 
         0000006d 00000020 
         0000006e 00000077 
         0000006f 00000069 
         00000070 0000006E 
         00000071 00000064 
         00000072 0000006F 
         00000073 00000077 
         00000074 00000053 
         00000075 00000069 
         00000076 0000007A 
         00000077 00000065 
         00000078 0000003D 
         00000079 00000025 
         0000007a 00000064 
         0000007b 0000002C 
         0000007c 00000020 
         0000007d 0000006E 
         0000007e 00000075 
         0000007f 0000006D 
         00000080 00000044 
         00000081 00000069 
         00000082 00000073 
         00000083 00000070 
         00000084 0000003D 
         00000085 00000025 
         00000086 00000064 
         00000087 00000000 
    3812 00000088 00000077  $C$SL3: .string "width=%d, height=%d, windowSize=%d",0
         00000089 00000069 
         0000008a 00000064 
         0000008b 00000074 
         0000008c 00000068 
         0000008d 0000003D 
         0000008e 00000025 
         0000008f 00000064 
         00000090 0000002C 
         00000091 00000020 
         00000092 00000068 
         00000093 00000065 
         00000094 00000069 
         00000095 00000067 
         00000096 00000068 
         00000097 00000074 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   73

         00000098 0000003D 
         00000099 00000025 
         0000009a 00000064 
         0000009b 0000002C 
         0000009c 00000020 
         0000009d 00000077 
         0000009e 00000069 
         0000009f 0000006E 
         000000a0 00000064 
         000000a1 0000006F 
         000000a2 00000077 
         000000a3 00000053 
         000000a4 00000069 
         000000a5 0000007A 
         000000a6 00000065 
         000000a7 0000003D 
         000000a8 00000025 
         000000a9 00000064 
         000000aa 00000000 
    3813 000000ab 00000070  $C$SL4: .string "padWidth*(disparitySearchRange)",0
         000000ac 00000061 
         000000ad 00000064 
         000000ae 00000057 
         000000af 00000069 
         000000b0 00000064 
         000000b1 00000074 
         000000b2 00000068 
         000000b3 0000002A 
         000000b4 00000028 
         000000b5 00000064 
         000000b6 00000069 
         000000b7 00000073 
         000000b8 00000070 
         000000b9 00000061 
         000000ba 00000072 
         000000bb 00000069 
         000000bc 00000074 
         000000bd 00000079 
         000000be 00000053 
         000000bf 00000065 
         000000c0 00000061 
         000000c1 00000072 
         000000c2 00000063 
         000000c3 00000068 
         000000c4 00000052 
         000000c5 00000061 
         000000c6 0000006E 
         000000c7 00000067 
         000000c8 00000065 
         000000c9 00000029 
         000000ca 00000000 
    3814 000000cb 0000004E  $C$SL5: .string "N = padWidth*(disparitySearchRange); M = disparitySearchRan"
         000000cc 00000020 
         000000cd 0000003D 
         000000ce 00000020 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   74

         000000cf 00000070 
         000000d0 00000061 
         000000d1 00000064 
         000000d2 00000057 
         000000d3 00000069 
         000000d4 00000064 
         000000d5 00000074 
         000000d6 00000068 
         000000d7 0000002A 
         000000d8 00000028 
         000000d9 00000064 
         000000da 00000069 
         000000db 00000073 
         000000dc 00000070 
         000000dd 00000061 
         000000de 00000072 
         000000df 00000069 
         000000e0 00000074 
         000000e1 00000079 
         000000e2 00000053 
         000000e3 00000065 
         000000e4 00000061 
         000000e5 00000072 
         000000e6 00000063 
         000000e7 00000068 
         000000e8 00000052 
         000000e9 00000061 
         000000ea 0000006E 
         000000eb 00000067 
         000000ec 00000065 
         000000ed 00000029 
         000000ee 0000003B 
         000000ef 00000020 
         000000f0 0000004D 
         000000f1 00000020 
         000000f2 0000003D 
         000000f3 00000020 
         000000f4 00000064 
         000000f5 00000069 
         000000f6 00000073 
         000000f7 00000070 
         000000f8 00000061 
         000000f9 00000072 
         000000fa 00000069 
         000000fb 00000074 
         000000fc 00000079 
         000000fd 00000053 
         000000fe 00000065 
         000000ff 00000061 
         00000100 00000072 
         00000101 00000063 
         00000102 00000068 
         00000103 00000052 
         00000104 00000061 
         00000105 0000006E 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   75

    3815 00000106 00000067          .string "ge",0
         00000107 00000065 
         00000108 00000000 
    3816 00000109 0000002D  $C$SL6: .string "-----------------------------------------------------------"
         0000010a 0000002D 
         0000010b 0000002D 
         0000010c 0000002D 
         0000010d 0000002D 
         0000010e 0000002D 
         0000010f 0000002D 
         00000110 0000002D 
         00000111 0000002D 
         00000112 0000002D 
         00000113 0000002D 
         00000114 0000002D 
         00000115 0000002D 
         00000116 0000002D 
         00000117 0000002D 
         00000118 0000002D 
         00000119 0000002D 
         0000011a 0000002D 
         0000011b 0000002D 
         0000011c 0000002D 
         0000011d 0000002D 
         0000011e 0000002D 
         0000011f 0000002D 
         00000120 0000002D 
         00000121 0000002D 
         00000122 0000002D 
         00000123 0000002D 
         00000124 0000002D 
         00000125 0000002D 
         00000126 0000002D 
         00000127 0000002D 
         00000128 0000002D 
         00000129 0000002D 
         0000012a 0000002D 
         0000012b 0000002D 
         0000012c 0000002D 
         0000012d 0000002D 
         0000012e 0000002D 
         0000012f 0000002D 
         00000130 0000002D 
         00000131 0000002D 
         00000132 0000002D 
         00000133 0000002D 
         00000134 0000002D 
         00000135 0000002D 
         00000136 0000002D 
         00000137 0000002D 
         00000138 0000002D 
         00000139 0000002D 
         0000013a 0000002D 
         0000013b 0000002D 
         0000013c 0000002D 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   76

         0000013d 0000002D 
         0000013e 0000002D 
         0000013f 0000002D 
         00000140 0000002D 
         00000141 0000002D 
         00000142 0000002D 
         00000143 0000002D 
    3817 00000144 0000002D          .string "-----------------------------------------------------------"
         00000145 0000002D 
         00000146 0000002D 
         00000147 0000002D 
         00000148 0000002D 
         00000149 0000002D 
         0000014a 0000002D 
         0000014b 0000002D 
         0000014c 0000002D 
         0000014d 0000002D 
         0000014e 0000002D 
         0000014f 0000002D 
         00000150 0000002D 
         00000151 0000002D 
         00000152 0000002D 
         00000153 0000002D 
         00000154 0000002D 
         00000155 0000002D 
         00000156 0000002D 
         00000157 0000002D 
         00000158 0000002D 
         00000159 0000002D 
         0000015a 0000002D 
         0000015b 0000002D 
         0000015c 0000002D 
         0000015d 0000002D 
         0000015e 0000002D 
         0000015f 0000002D 
         00000160 0000002D 
         00000161 0000002D 
         00000162 0000002D 
         00000163 0000002D 
         00000164 0000002D 
         00000165 0000002D 
         00000166 0000002D 
         00000167 0000002D 
         00000168 0000002D 
         00000169 0000002D 
         0000016a 0000002D 
         0000016b 0000002D 
         0000016c 0000002D 
         0000016d 0000002D 
         0000016e 0000002D 
         0000016f 0000002D 
         00000170 0000002D 
         00000171 0000002D 
         00000172 0000002D 
         00000173 0000002D 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   77

         00000174 0000002D 
         00000175 0000002D 
         00000176 0000002D 
         00000177 0000002D 
         00000178 0000002D 
         00000179 0000002D 
         0000017a 0000002D 
         0000017b 0000002D 
         0000017c 0000002D 
         0000017d 0000002D 
         0000017e 0000002D 
    3818 0000017f 0000002D          .string "-----------------------",10,0
         00000180 0000002D 
         00000181 0000002D 
         00000182 0000002D 
         00000183 0000002D 
         00000184 0000002D 
         00000185 0000002D 
         00000186 0000002D 
         00000187 0000002D 
         00000188 0000002D 
         00000189 0000002D 
         0000018a 0000002D 
         0000018b 0000002D 
         0000018c 0000002D 
         0000018d 0000002D 
         0000018e 0000002D 
         0000018f 0000002D 
         00000190 0000002D 
         00000191 0000002D 
         00000192 0000002D 
         00000193 0000002D 
         00000194 0000002D 
         00000195 0000002D 
         00000196 0000000A 
         00000197 00000000 
    3819                    ;*****************************************************************************
    3820                    ;* UNDEFINED EXTERNAL REFERENCES                                             *
    3821                    ;*****************************************************************************
    3822                            .global printf
    3823                            .global sprintf
    3824                            .global memset
    3825                            .global malloc
    3826                            .global free
    3827                            .global VLIB_cache_inval
    3828                            .global VLIB_profile_init
    3829                            .global VLIB_formula_add_test
    3830                            .global VLIB_skip_test
    3831                            .global VLIB_profile_cycle_report
    3832                            .global initStack
    3833                            .global setStackDepth
    3834                            .global getSP
    3835                            .global VLIB_stack_memory
    3836                            .global VLIB_fillBuffer
    3837                            .global VLIB_malloc
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   78

    3838                            .global VLIB_free
    3839                            .global VLIB_disparity_SAD8_cn
    3840                            .global VLIB_disparity_SAD_firstRow8
    3841                            .global VLIB_disparity_SAD_firstRow8_cn
    3842                            .global disparity_SAD_firstRow8_getTestParams
    3843                            .global test_cases
    3844                            .global act_kernel
    3845                            .global desc
    3846                            .global testPatternString
    3847                            .global est_test
    3848                            .global beg_count
    3849                            .global end_count
    3850                            .global overhead
    3851                            .global cycles
    3852                    
    3853                    ;******************************************************************************
    3854                    ;* BUILD ATTRIBUTES                                                           *
    3855                    ;******************************************************************************
    3856                            .battr "TI", Tag_File, 1, Tag_Long_Precision_Bits(2)
    3857                            .battr "TI", Tag_File, 1, Tag_Bitfield_layout(2)
    3858                            .battr "TI", Tag_File, 1, Tag_ABI_enum_size(2)
    3859                            .battr "c6xabi", Tag_File, 1, Tag_ABI_wchar_t(1)
    3860                            .battr "c6xabi", Tag_File, 1, Tag_ABI_array_object_alignment(0)
    3861                            .battr "c6xabi", Tag_File, 1, Tag_ABI_array_object_align_expected(0)
    3862                            .battr "c6xabi", Tag_File, 1, Tag_ABI_PIC(0)
    3863                            .battr "c6xabi", Tag_File, 1, Tag_ABI_PID(0)
    3864                            .battr "c6xabi", Tag_File, 1, Tag_ABI_DSBT(0)
    3865                            .battr "c6xabi", Tag_File, 1, Tag_ABI_stack_align_needed(0)
    3866                            .battr "c6xabi", Tag_File, 1, Tag_ABI_stack_align_preserved(0)
    3867                            .battr "TI", Tag_File, 1, Tag_Tramps_Use_SOC(1)
    3868                    
    3869                    ;******************************************************************************
    3870                    ;* TYPE INFORMATION                                                           *
    3871                    ;******************************************************************************
    3872                    
    3873                    $C$DW$T$38      .dwtag  DW_TAG_enumeration_type
    3874                            .dwattr $C$DW$T$38, DW_AT_byte_size(0x04)
    3875                    $C$DW$309       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_NO_ERROR"), DW_AT_const_value(0x00)
    3876                            .dwattr $C$DW$309, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\
    3877                            .dwattr $C$DW$309, DW_AT_decl_line(0x7a)
    3878                            .dwattr $C$DW$309, DW_AT_decl_column(0x05)
    3879                    $C$DW$310       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_INPUT_INVALID"), DW_AT_const_value(0x0
    3880                            .dwattr $C$DW$310, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\
    3881                            .dwattr $C$DW$310, DW_AT_decl_line(0x7b)
    3882                            .dwattr $C$DW$310, DW_AT_decl_column(0x05)
    3883                    $C$DW$311       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_INPUT_NEGATIVE"), DW_AT_const_value(0x
    3884                            .dwattr $C$DW$311, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\
    3885                            .dwattr $C$DW$311, DW_AT_decl_line(0x7c)
    3886                            .dwattr $C$DW$311, DW_AT_decl_column(0x05)
    3887                    $C$DW$312       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_INPUT_EXCEEDED_RANGE"), DW_AT_const_va
    3888                            .dwattr $C$DW$312, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\
    3889                            .dwattr $C$DW$312, DW_AT_decl_line(0x7d)
    3890                            .dwattr $C$DW$312, DW_AT_decl_column(0x05)
    3891                    $C$DW$313       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_MEMORY_EXCEEDED_BOUNDARY"), DW_AT_cons
    3892                            .dwattr $C$DW$313, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   79

    3893                            .dwattr $C$DW$313, DW_AT_decl_line(0x7e)
    3894                            .dwattr $C$DW$313, DW_AT_decl_column(0x05)
    3895                    $C$DW$314       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_MEMORY_ALLOCATION_FAILURE"), DW_AT_con
    3896                            .dwattr $C$DW$314, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\
    3897                            .dwattr $C$DW$314, DW_AT_decl_line(0x7f)
    3898                            .dwattr $C$DW$314, DW_AT_decl_column(0x05)
    3899                    $C$DW$315       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_MEMORY_POINTER_NULL"), DW_AT_const_val
    3900                            .dwattr $C$DW$315, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\
    3901                            .dwattr $C$DW$315, DW_AT_decl_line(0x80)
    3902                            .dwattr $C$DW$315, DW_AT_decl_column(0x05)
    3903                    $C$DW$316       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_DMA_FAILURE"), DW_AT_const_value(0x07)
    3904                            .dwattr $C$DW$316, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\
    3905                            .dwattr $C$DW$316, DW_AT_decl_line(0x81)
    3906                            .dwattr $C$DW$316, DW_AT_decl_column(0x05)
    3907                    $C$DW$317       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_OPEN_FAILURE"), DW_AT_const_value
    3908                            .dwattr $C$DW$317, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\
    3909                            .dwattr $C$DW$317, DW_AT_decl_line(0x82)
    3910                            .dwattr $C$DW$317, DW_AT_decl_column(0x05)
    3911                    $C$DW$318       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_READ_FAILURE"), DW_AT_const_value
    3912                            .dwattr $C$DW$318, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\
    3913                            .dwattr $C$DW$318, DW_AT_decl_line(0x83)
    3914                            .dwattr $C$DW$318, DW_AT_decl_column(0x05)
    3915                    $C$DW$319       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_WRITE_FAILURE"), DW_AT_const_valu
    3916                            .dwattr $C$DW$319, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\
    3917                            .dwattr $C$DW$319, DW_AT_decl_line(0x84)
    3918                            .dwattr $C$DW$319, DW_AT_decl_column(0x05)
    3919                    $C$DW$320       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_CLOSE_FAILURE"), DW_AT_const_valu
    3920                            .dwattr $C$DW$320, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\
    3921                            .dwattr $C$DW$320, DW_AT_decl_line(0x85)
    3922                            .dwattr $C$DW$320, DW_AT_decl_column(0x05)
    3923                    $C$DW$321       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_FORMAT_FAILURE"), DW_AT_const_val
    3924                            .dwattr $C$DW$321, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\
    3925                            .dwattr $C$DW$321, DW_AT_decl_line(0x86)
    3926                            .dwattr $C$DW$321, DW_AT_decl_column(0x05)
    3927                    $C$DW$322       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_WARNING_LOW_MEMORY"), DW_AT_const_value(0x
    3928                            .dwattr $C$DW$322, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\
    3929                            .dwattr $C$DW$322, DW_AT_decl_line(0x87)
    3930                            .dwattr $C$DW$322, DW_AT_decl_column(0x05)
    3931                    $C$DW$323       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_NOT_IMPLEMENTED"), DW_AT_const_value(0
    3932                            .dwattr $C$DW$323, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\
    3933                            .dwattr $C$DW$323, DW_AT_decl_line(0x88)
    3934                            .dwattr $C$DW$323, DW_AT_decl_column(0x05)
    3935                    $C$DW$324       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERROR_MAX"), DW_AT_const_value(0x0f)
    3936                            .dwattr $C$DW$324, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\
    3937                            .dwattr $C$DW$324, DW_AT_decl_line(0x89)
    3938                            .dwattr $C$DW$324, DW_AT_decl_column(0x05)
    3939                            .dwendtag $C$DW$T$38
    3940                    
    3941                            .dwattr $C$DW$T$38, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..
    3942                            .dwattr $C$DW$T$38, DW_AT_decl_line(0x79)
    3943                            .dwattr $C$DW$T$38, DW_AT_decl_column(0x0e)
    3944                    $C$DW$T$39      .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_STATUS")
    3945                            .dwattr $C$DW$T$39, DW_AT_type(*$C$DW$T$38)
    3946                            .dwattr $C$DW$T$39, DW_AT_language(DW_LANG_C)
    3947                            .dwattr $C$DW$T$39, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   80

    3948                            .dwattr $C$DW$T$39, DW_AT_decl_line(0x8a)
    3949                            .dwattr $C$DW$T$39, DW_AT_decl_column(0x03)
    3950                    
    3951                    $C$DW$T$40      .dwtag  DW_TAG_enumeration_type
    3952                            .dwattr $C$DW$T$40, DW_AT_byte_size(0x04)
    3953                    $C$DW$325       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_OPT"), DW_AT_const_value(0x00)
    3954                            .dwattr $C$DW$325, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\../
    3955                            .dwattr $C$DW$325, DW_AT_decl_line(0x6a)
    3956                            .dwattr $C$DW$325, DW_AT_decl_column(0x05)
    3957                    $C$DW$326       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_CN"), DW_AT_const_value(0x01)
    3958                            .dwattr $C$DW$326, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\../
    3959                            .dwattr $C$DW$326, DW_AT_decl_line(0x6b)
    3960                            .dwattr $C$DW$326, DW_AT_decl_column(0x05)
    3961                    $C$DW$327       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_CNT"), DW_AT_const_value(0x02)
    3962                            .dwattr $C$DW$327, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\../
    3963                            .dwattr $C$DW$327, DW_AT_decl_line(0x6c)
    3964                            .dwattr $C$DW$327, DW_AT_decl_column(0x05)
    3965                            .dwendtag $C$DW$T$40
    3966                    
    3967                            .dwattr $C$DW$T$40, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..
    3968                            .dwattr $C$DW$T$40, DW_AT_decl_line(0x69)
    3969                            .dwattr $C$DW$T$40, DW_AT_decl_column(0x06)
    3970                    
    3971                    $C$DW$T$41      .dwtag  DW_TAG_enumeration_type
    3972                            .dwattr $C$DW$T$41, DW_AT_byte_size(0x04)
    3973                    $C$DW$328       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_FAIL"), DW_AT_const_value(0x00)
    3974                            .dwattr $C$DW$328, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\../
    3975                            .dwattr $C$DW$328, DW_AT_decl_line(0x72)
    3976                            .dwattr $C$DW$328, DW_AT_decl_column(0x05)
    3977                    $C$DW$329       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_PASS"), DW_AT_const_value(0x01)
    3978                            .dwattr $C$DW$329, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\../
    3979                            .dwattr $C$DW$329, DW_AT_decl_line(0x73)
    3980                            .dwattr $C$DW$329, DW_AT_decl_column(0x05)
    3981                            .dwendtag $C$DW$T$41
    3982                    
    3983                            .dwattr $C$DW$T$41, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..
    3984                            .dwattr $C$DW$T$41, DW_AT_decl_line(0x71)
    3985                            .dwattr $C$DW$T$41, DW_AT_decl_column(0x06)
    3986                    
    3987                    $C$DW$T$25      .dwtag  DW_TAG_structure_type
    3988                            .dwattr $C$DW$T$25, DW_AT_byte_size(0x24)
    3989                    $C$DW$330       .dwtag  DW_TAG_member
    3990                            .dwattr $C$DW$330, DW_AT_type(*$C$DW$T$19)
    3991                            .dwattr $C$DW$330, DW_AT_name("testPattern")
    3992                            .dwattr $C$DW$330, DW_AT_TI_symbol_name("testPattern")
    3993                            .dwattr $C$DW$330, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    3994                            .dwattr $C$DW$330, DW_AT_accessibility(DW_ACCESS_public)
    3995                            .dwattr $C$DW$330, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\VLI
    3996                            .dwattr $C$DW$330, DW_AT_decl_line(0x24)
    3997                            .dwattr $C$DW$330, DW_AT_decl_column(0x0f)
    3998                    $C$DW$331       .dwtag  DW_TAG_member
    3999                            .dwattr $C$DW$331, DW_AT_type(*$C$DW$T$20)
    4000                            .dwattr $C$DW$331, DW_AT_name("staticInLeft")
    4001                            .dwattr $C$DW$331, DW_AT_TI_symbol_name("staticInLeft")
    4002                            .dwattr $C$DW$331, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   81

    4003                            .dwattr $C$DW$331, DW_AT_accessibility(DW_ACCESS_public)
    4004                            .dwattr $C$DW$331, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\VLI
    4005                            .dwattr $C$DW$331, DW_AT_decl_line(0x25)
    4006                            .dwattr $C$DW$331, DW_AT_decl_column(0x0f)
    4007                    $C$DW$332       .dwtag  DW_TAG_member
    4008                            .dwattr $C$DW$332, DW_AT_type(*$C$DW$T$20)
    4009                            .dwattr $C$DW$332, DW_AT_name("staticInRight")
    4010                            .dwattr $C$DW$332, DW_AT_TI_symbol_name("staticInRight")
    4011                            .dwattr $C$DW$332, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    4012                            .dwattr $C$DW$332, DW_AT_accessibility(DW_ACCESS_public)
    4013                            .dwattr $C$DW$332, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\VLI
    4014                            .dwattr $C$DW$332, DW_AT_decl_line(0x26)
    4015                            .dwattr $C$DW$332, DW_AT_decl_column(0x0f)
    4016                    $C$DW$333       .dwtag  DW_TAG_member
    4017                            .dwattr $C$DW$333, DW_AT_type(*$C$DW$T$22)
    4018                            .dwattr $C$DW$333, DW_AT_name("staticOut")
    4019                            .dwattr $C$DW$333, DW_AT_TI_symbol_name("staticOut")
    4020                            .dwattr $C$DW$333, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    4021                            .dwattr $C$DW$333, DW_AT_accessibility(DW_ACCESS_public)
    4022                            .dwattr $C$DW$333, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\VLI
    4023                            .dwattr $C$DW$333, DW_AT_decl_line(0x27)
    4024                            .dwattr $C$DW$333, DW_AT_decl_column(0x0f)
    4025                    $C$DW$334       .dwtag  DW_TAG_member
    4026                            .dwattr $C$DW$334, DW_AT_type(*$C$DW$T$23)
    4027                            .dwattr $C$DW$334, DW_AT_name("width")
    4028                            .dwattr $C$DW$334, DW_AT_TI_symbol_name("width")
    4029                            .dwattr $C$DW$334, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
    4030                            .dwattr $C$DW$334, DW_AT_accessibility(DW_ACCESS_public)
    4031                            .dwattr $C$DW$334, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\VLI
    4032                            .dwattr $C$DW$334, DW_AT_decl_line(0x28)
    4033                            .dwattr $C$DW$334, DW_AT_decl_column(0x0f)
    4034                    $C$DW$335       .dwtag  DW_TAG_member
    4035                            .dwattr $C$DW$335, DW_AT_type(*$C$DW$T$23)
    4036                            .dwattr $C$DW$335, DW_AT_name("height")
    4037                            .dwattr $C$DW$335, DW_AT_TI_symbol_name("height")
    4038                            .dwattr $C$DW$335, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
    4039                            .dwattr $C$DW$335, DW_AT_accessibility(DW_ACCESS_public)
    4040                            .dwattr $C$DW$335, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\VLI
    4041                            .dwattr $C$DW$335, DW_AT_decl_line(0x29)
    4042                            .dwattr $C$DW$335, DW_AT_decl_column(0x0f)
    4043                    $C$DW$336       .dwtag  DW_TAG_member
    4044                            .dwattr $C$DW$336, DW_AT_type(*$C$DW$T$24)
    4045                            .dwattr $C$DW$336, DW_AT_name("minDisp")
    4046                            .dwattr $C$DW$336, DW_AT_TI_symbol_name("minDisp")
    4047                            .dwattr $C$DW$336, DW_AT_data_member_location[DW_OP_plus_uconst 0x18]
    4048                            .dwattr $C$DW$336, DW_AT_accessibility(DW_ACCESS_public)
    4049                            .dwattr $C$DW$336, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\VLI
    4050                            .dwattr $C$DW$336, DW_AT_decl_line(0x2a)
    4051                            .dwattr $C$DW$336, DW_AT_decl_column(0x0f)
    4052                    $C$DW$337       .dwtag  DW_TAG_member
    4053                            .dwattr $C$DW$337, DW_AT_type(*$C$DW$T$24)
    4054                            .dwattr $C$DW$337, DW_AT_name("maxDisp")
    4055                            .dwattr $C$DW$337, DW_AT_TI_symbol_name("maxDisp")
    4056                            .dwattr $C$DW$337, DW_AT_data_member_location[DW_OP_plus_uconst 0x1c]
    4057                            .dwattr $C$DW$337, DW_AT_accessibility(DW_ACCESS_public)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   82

    4058                            .dwattr $C$DW$337, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\VLI
    4059                            .dwattr $C$DW$337, DW_AT_decl_line(0x2b)
    4060                            .dwattr $C$DW$337, DW_AT_decl_column(0x0f)
    4061                    $C$DW$338       .dwtag  DW_TAG_member
    4062                            .dwattr $C$DW$338, DW_AT_type(*$C$DW$T$24)
    4063                            .dwattr $C$DW$338, DW_AT_name("windowSize")
    4064                            .dwattr $C$DW$338, DW_AT_TI_symbol_name("windowSize")
    4065                            .dwattr $C$DW$338, DW_AT_data_member_location[DW_OP_plus_uconst 0x20]
    4066                            .dwattr $C$DW$338, DW_AT_accessibility(DW_ACCESS_public)
    4067                            .dwattr $C$DW$338, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\VLI
    4068                            .dwattr $C$DW$338, DW_AT_decl_line(0x2c)
    4069                            .dwattr $C$DW$338, DW_AT_decl_column(0x0f)
    4070                            .dwendtag $C$DW$T$25
    4071                    
    4072                            .dwattr $C$DW$T$25, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\VL
    4073                            .dwattr $C$DW$T$25, DW_AT_decl_line(0x23)
    4074                            .dwattr $C$DW$T$25, DW_AT_decl_column(0x10)
    4075                    $C$DW$T$42      .dwtag  DW_TAG_pointer_type
    4076                            .dwattr $C$DW$T$42, DW_AT_type(*$C$DW$T$25)
    4077                            .dwattr $C$DW$T$42, DW_AT_address_class(0x20)
    4078                    $C$DW$T$44      .dwtag  DW_TAG_typedef, DW_AT_name("disparity_SAD_firstRow8_testParams_t")
    4079                            .dwattr $C$DW$T$44, DW_AT_type(*$C$DW$T$25)
    4080                            .dwattr $C$DW$T$44, DW_AT_language(DW_LANG_C)
    4081                            .dwattr $C$DW$T$44, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\VL
    4082                            .dwattr $C$DW$T$44, DW_AT_decl_line(0x2d)
    4083                            .dwattr $C$DW$T$44, DW_AT_decl_column(0x03)
    4084                    $C$DW$T$45      .dwtag  DW_TAG_pointer_type
    4085                            .dwattr $C$DW$T$45, DW_AT_type(*$C$DW$T$44)
    4086                            .dwattr $C$DW$T$45, DW_AT_address_class(0x20)
    4087                    $C$DW$T$46      .dwtag  DW_TAG_pointer_type
    4088                            .dwattr $C$DW$T$46, DW_AT_type(*$C$DW$T$45)
    4089                            .dwattr $C$DW$T$46, DW_AT_address_class(0x20)
    4090                    
    4091                    $C$DW$T$27      .dwtag  DW_TAG_structure_type
    4092                            .dwattr $C$DW$T$27, DW_AT_byte_size(0x18)
    4093                    $C$DW$339       .dwtag  DW_TAG_member
    4094                            .dwattr $C$DW$339, DW_AT_type(*$C$DW$T$10)
    4095                            .dwattr $C$DW$339, DW_AT_name("fd")
    4096                            .dwattr $C$DW$339, DW_AT_TI_symbol_name("fd")
    4097                            .dwattr $C$DW$339, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4098                            .dwattr $C$DW$339, DW_AT_accessibility(DW_ACCESS_public)
    4099                            .dwattr $C$DW$339, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4100                            .dwattr $C$DW$339, DW_AT_decl_line(0x49)
    4101                            .dwattr $C$DW$339, DW_AT_decl_column(0x0b)
    4102                    $C$DW$340       .dwtag  DW_TAG_member
    4103                            .dwattr $C$DW$340, DW_AT_type(*$C$DW$T$26)
    4104                            .dwattr $C$DW$340, DW_AT_name("buf")
    4105                            .dwattr $C$DW$340, DW_AT_TI_symbol_name("buf")
    4106                            .dwattr $C$DW$340, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    4107                            .dwattr $C$DW$340, DW_AT_accessibility(DW_ACCESS_public)
    4108                            .dwattr $C$DW$340, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4109                            .dwattr $C$DW$340, DW_AT_decl_line(0x4a)
    4110                            .dwattr $C$DW$340, DW_AT_decl_column(0x16)
    4111                    $C$DW$341       .dwtag  DW_TAG_member
    4112                            .dwattr $C$DW$341, DW_AT_type(*$C$DW$T$26)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   83

    4113                            .dwattr $C$DW$341, DW_AT_name("pos")
    4114                            .dwattr $C$DW$341, DW_AT_TI_symbol_name("pos")
    4115                            .dwattr $C$DW$341, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    4116                            .dwattr $C$DW$341, DW_AT_accessibility(DW_ACCESS_public)
    4117                            .dwattr $C$DW$341, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4118                            .dwattr $C$DW$341, DW_AT_decl_line(0x4b)
    4119                            .dwattr $C$DW$341, DW_AT_decl_column(0x16)
    4120                    $C$DW$342       .dwtag  DW_TAG_member
    4121                            .dwattr $C$DW$342, DW_AT_type(*$C$DW$T$26)
    4122                            .dwattr $C$DW$342, DW_AT_name("bufend")
    4123                            .dwattr $C$DW$342, DW_AT_TI_symbol_name("bufend")
    4124                            .dwattr $C$DW$342, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    4125                            .dwattr $C$DW$342, DW_AT_accessibility(DW_ACCESS_public)
    4126                            .dwattr $C$DW$342, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4127                            .dwattr $C$DW$342, DW_AT_decl_line(0x4c)
    4128                            .dwattr $C$DW$342, DW_AT_decl_column(0x16)
    4129                    $C$DW$343       .dwtag  DW_TAG_member
    4130                            .dwattr $C$DW$343, DW_AT_type(*$C$DW$T$26)
    4131                            .dwattr $C$DW$343, DW_AT_name("buff_stop")
    4132                            .dwattr $C$DW$343, DW_AT_TI_symbol_name("buff_stop")
    4133                            .dwattr $C$DW$343, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
    4134                            .dwattr $C$DW$343, DW_AT_accessibility(DW_ACCESS_public)
    4135                            .dwattr $C$DW$343, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4136                            .dwattr $C$DW$343, DW_AT_decl_line(0x4d)
    4137                            .dwattr $C$DW$343, DW_AT_decl_column(0x16)
    4138                    $C$DW$344       .dwtag  DW_TAG_member
    4139                            .dwattr $C$DW$344, DW_AT_type(*$C$DW$T$11)
    4140                            .dwattr $C$DW$344, DW_AT_name("flags")
    4141                            .dwattr $C$DW$344, DW_AT_TI_symbol_name("flags")
    4142                            .dwattr $C$DW$344, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
    4143                            .dwattr $C$DW$344, DW_AT_accessibility(DW_ACCESS_public)
    4144                            .dwattr $C$DW$344, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4145                            .dwattr $C$DW$344, DW_AT_decl_line(0x4e)
    4146                            .dwattr $C$DW$344, DW_AT_decl_column(0x16)
    4147                            .dwendtag $C$DW$T$27
    4148                    
    4149                            .dwattr $C$DW$T$27, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4150                            .dwattr $C$DW$T$27, DW_AT_decl_line(0x48)
    4151                            .dwattr $C$DW$T$27, DW_AT_decl_column(0x10)
    4152                    $C$DW$T$47      .dwtag  DW_TAG_typedef, DW_AT_name("FILE")
    4153                            .dwattr $C$DW$T$47, DW_AT_type(*$C$DW$T$27)
    4154                            .dwattr $C$DW$T$47, DW_AT_language(DW_LANG_C)
    4155                            .dwattr $C$DW$T$47, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4156                            .dwattr $C$DW$T$47, DW_AT_decl_line(0x4f)
    4157                            .dwattr $C$DW$T$47, DW_AT_decl_column(0x03)
    4158                    
    4159                    $C$DW$T$28      .dwtag  DW_TAG_structure_type
    4160                            .dwattr $C$DW$T$28, DW_AT_byte_size(0x08)
    4161                    $C$DW$345       .dwtag  DW_TAG_member
    4162                            .dwattr $C$DW$345, DW_AT_type(*$C$DW$T$10)
    4163                            .dwattr $C$DW$345, DW_AT_name("quot")
    4164                            .dwattr $C$DW$345, DW_AT_TI_symbol_name("quot")
    4165                            .dwattr $C$DW$345, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4166                            .dwattr $C$DW$345, DW_AT_accessibility(DW_ACCESS_public)
    4167                            .dwattr $C$DW$345, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   84

    4168                            .dwattr $C$DW$345, DW_AT_decl_line(0x3e)
    4169                            .dwattr $C$DW$345, DW_AT_decl_column(0x16)
    4170                    $C$DW$346       .dwtag  DW_TAG_member
    4171                            .dwattr $C$DW$346, DW_AT_type(*$C$DW$T$10)
    4172                            .dwattr $C$DW$346, DW_AT_name("rem")
    4173                            .dwattr $C$DW$346, DW_AT_TI_symbol_name("rem")
    4174                            .dwattr $C$DW$346, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    4175                            .dwattr $C$DW$346, DW_AT_accessibility(DW_ACCESS_public)
    4176                            .dwattr $C$DW$346, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4177                            .dwattr $C$DW$346, DW_AT_decl_line(0x3e)
    4178                            .dwattr $C$DW$346, DW_AT_decl_column(0x1c)
    4179                            .dwendtag $C$DW$T$28
    4180                    
    4181                            .dwattr $C$DW$T$28, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4182                            .dwattr $C$DW$T$28, DW_AT_decl_line(0x3e)
    4183                            .dwattr $C$DW$T$28, DW_AT_decl_column(0x10)
    4184                    $C$DW$T$48      .dwtag  DW_TAG_typedef, DW_AT_name("div_t")
    4185                            .dwattr $C$DW$T$48, DW_AT_type(*$C$DW$T$28)
    4186                            .dwattr $C$DW$T$48, DW_AT_language(DW_LANG_C)
    4187                            .dwattr $C$DW$T$48, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4188                            .dwattr $C$DW$T$48, DW_AT_decl_line(0x3e)
    4189                            .dwattr $C$DW$T$48, DW_AT_decl_column(0x23)
    4190                    
    4191                    $C$DW$T$29      .dwtag  DW_TAG_structure_type
    4192                            .dwattr $C$DW$T$29, DW_AT_byte_size(0x08)
    4193                    $C$DW$347       .dwtag  DW_TAG_member
    4194                            .dwattr $C$DW$347, DW_AT_type(*$C$DW$T$10)
    4195                            .dwattr $C$DW$347, DW_AT_name("quot")
    4196                            .dwattr $C$DW$347, DW_AT_TI_symbol_name("quot")
    4197                            .dwattr $C$DW$347, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4198                            .dwattr $C$DW$347, DW_AT_accessibility(DW_ACCESS_public)
    4199                            .dwattr $C$DW$347, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4200                            .dwattr $C$DW$347, DW_AT_decl_line(0x40)
    4201                            .dwattr $C$DW$347, DW_AT_decl_column(0x17)
    4202                    $C$DW$348       .dwtag  DW_TAG_member
    4203                            .dwattr $C$DW$348, DW_AT_type(*$C$DW$T$10)
    4204                            .dwattr $C$DW$348, DW_AT_name("rem")
    4205                            .dwattr $C$DW$348, DW_AT_TI_symbol_name("rem")
    4206                            .dwattr $C$DW$348, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    4207                            .dwattr $C$DW$348, DW_AT_accessibility(DW_ACCESS_public)
    4208                            .dwattr $C$DW$348, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4209                            .dwattr $C$DW$348, DW_AT_decl_line(0x40)
    4210                            .dwattr $C$DW$348, DW_AT_decl_column(0x1d)
    4211                            .dwendtag $C$DW$T$29
    4212                    
    4213                            .dwattr $C$DW$T$29, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4214                            .dwattr $C$DW$T$29, DW_AT_decl_line(0x40)
    4215                            .dwattr $C$DW$T$29, DW_AT_decl_column(0x10)
    4216                    $C$DW$T$49      .dwtag  DW_TAG_typedef, DW_AT_name("ldiv_t")
    4217                            .dwattr $C$DW$T$49, DW_AT_type(*$C$DW$T$29)
    4218                            .dwattr $C$DW$T$49, DW_AT_language(DW_LANG_C)
    4219                            .dwattr $C$DW$T$49, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4220                            .dwattr $C$DW$T$49, DW_AT_decl_line(0x40)
    4221                            .dwattr $C$DW$T$49, DW_AT_decl_column(0x24)
    4222                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   85

    4223                    $C$DW$T$30      .dwtag  DW_TAG_structure_type
    4224                            .dwattr $C$DW$T$30, DW_AT_byte_size(0x10)
    4225                    $C$DW$349       .dwtag  DW_TAG_member
    4226                            .dwattr $C$DW$349, DW_AT_type(*$C$DW$T$14)
    4227                            .dwattr $C$DW$349, DW_AT_name("quot")
    4228                            .dwattr $C$DW$349, DW_AT_TI_symbol_name("quot")
    4229                            .dwattr $C$DW$349, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4230                            .dwattr $C$DW$349, DW_AT_accessibility(DW_ACCESS_public)
    4231                            .dwattr $C$DW$349, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4232                            .dwattr $C$DW$349, DW_AT_decl_line(0x43)
    4233                            .dwattr $C$DW$349, DW_AT_decl_column(0x1c)
    4234                    $C$DW$350       .dwtag  DW_TAG_member
    4235                            .dwattr $C$DW$350, DW_AT_type(*$C$DW$T$14)
    4236                            .dwattr $C$DW$350, DW_AT_name("rem")
    4237                            .dwattr $C$DW$350, DW_AT_TI_symbol_name("rem")
    4238                            .dwattr $C$DW$350, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    4239                            .dwattr $C$DW$350, DW_AT_accessibility(DW_ACCESS_public)
    4240                            .dwattr $C$DW$350, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4241                            .dwattr $C$DW$350, DW_AT_decl_line(0x43)
    4242                            .dwattr $C$DW$350, DW_AT_decl_column(0x22)
    4243                            .dwendtag $C$DW$T$30
    4244                    
    4245                            .dwattr $C$DW$T$30, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4246                            .dwattr $C$DW$T$30, DW_AT_decl_line(0x43)
    4247                            .dwattr $C$DW$T$30, DW_AT_decl_column(0x10)
    4248                    $C$DW$T$50      .dwtag  DW_TAG_typedef, DW_AT_name("lldiv_t")
    4249                            .dwattr $C$DW$T$50, DW_AT_type(*$C$DW$T$30)
    4250                            .dwattr $C$DW$T$50, DW_AT_language(DW_LANG_C)
    4251                            .dwattr $C$DW$T$50, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4252                            .dwattr $C$DW$T$50, DW_AT_decl_line(0x43)
    4253                            .dwattr $C$DW$T$50, DW_AT_decl_column(0x29)
    4254                    
    4255                    $C$DW$T$31      .dwtag  DW_TAG_structure_type
    4256                            .dwattr $C$DW$T$31, DW_AT_byte_size(0x24)
    4257                    $C$DW$351       .dwtag  DW_TAG_member
    4258                            .dwattr $C$DW$351, DW_AT_type(*$C$DW$T$24)
    4259                            .dwattr $C$DW$351, DW_AT_name("area")
    4260                            .dwattr $C$DW$351, DW_AT_TI_symbol_name("area")
    4261                            .dwattr $C$DW$351, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4262                            .dwattr $C$DW$351, DW_AT_accessibility(DW_ACCESS_public)
    4263                            .dwattr $C$DW$351, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\
    4264                            .dwattr $C$DW$351, DW_AT_decl_line(0x69)
    4265                            .dwattr $C$DW$351, DW_AT_decl_column(0x0d)
    4266                    $C$DW$352       .dwtag  DW_TAG_member
    4267                            .dwattr $C$DW$352, DW_AT_type(*$C$DW$T$24)
    4268                            .dwattr $C$DW$352, DW_AT_name("xsum")
    4269                            .dwattr $C$DW$352, DW_AT_TI_symbol_name("xsum")
    4270                            .dwattr $C$DW$352, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    4271                            .dwattr $C$DW$352, DW_AT_accessibility(DW_ACCESS_public)
    4272                            .dwattr $C$DW$352, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\
    4273                            .dwattr $C$DW$352, DW_AT_decl_line(0x6a)
    4274                            .dwattr $C$DW$352, DW_AT_decl_column(0x0d)
    4275                    $C$DW$353       .dwtag  DW_TAG_member
    4276                            .dwattr $C$DW$353, DW_AT_type(*$C$DW$T$24)
    4277                            .dwattr $C$DW$353, DW_AT_name("ysum")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   86

    4278                            .dwattr $C$DW$353, DW_AT_TI_symbol_name("ysum")
    4279                            .dwattr $C$DW$353, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    4280                            .dwattr $C$DW$353, DW_AT_accessibility(DW_ACCESS_public)
    4281                            .dwattr $C$DW$353, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\
    4282                            .dwattr $C$DW$353, DW_AT_decl_line(0x6b)
    4283                            .dwattr $C$DW$353, DW_AT_decl_column(0x0d)
    4284                    $C$DW$354       .dwtag  DW_TAG_member
    4285                            .dwattr $C$DW$354, DW_AT_type(*$C$DW$T$24)
    4286                            .dwattr $C$DW$354, DW_AT_name("xmin")
    4287                            .dwattr $C$DW$354, DW_AT_TI_symbol_name("xmin")
    4288                            .dwattr $C$DW$354, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    4289                            .dwattr $C$DW$354, DW_AT_accessibility(DW_ACCESS_public)
    4290                            .dwattr $C$DW$354, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\
    4291                            .dwattr $C$DW$354, DW_AT_decl_line(0x6d)
    4292                            .dwattr $C$DW$354, DW_AT_decl_column(0x0d)
    4293                    $C$DW$355       .dwtag  DW_TAG_member
    4294                            .dwattr $C$DW$355, DW_AT_type(*$C$DW$T$24)
    4295                            .dwattr $C$DW$355, DW_AT_name("ymin")
    4296                            .dwattr $C$DW$355, DW_AT_TI_symbol_name("ymin")
    4297                            .dwattr $C$DW$355, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
    4298                            .dwattr $C$DW$355, DW_AT_accessibility(DW_ACCESS_public)
    4299                            .dwattr $C$DW$355, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\
    4300                            .dwattr $C$DW$355, DW_AT_decl_line(0x6e)
    4301                            .dwattr $C$DW$355, DW_AT_decl_column(0x0d)
    4302                    $C$DW$356       .dwtag  DW_TAG_member
    4303                            .dwattr $C$DW$356, DW_AT_type(*$C$DW$T$24)
    4304                            .dwattr $C$DW$356, DW_AT_name("xmax")
    4305                            .dwattr $C$DW$356, DW_AT_TI_symbol_name("xmax")
    4306                            .dwattr $C$DW$356, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
    4307                            .dwattr $C$DW$356, DW_AT_accessibility(DW_ACCESS_public)
    4308                            .dwattr $C$DW$356, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\
    4309                            .dwattr $C$DW$356, DW_AT_decl_line(0x6f)
    4310                            .dwattr $C$DW$356, DW_AT_decl_column(0x0d)
    4311                    $C$DW$357       .dwtag  DW_TAG_member
    4312                            .dwattr $C$DW$357, DW_AT_type(*$C$DW$T$24)
    4313                            .dwattr $C$DW$357, DW_AT_name("ymax")
    4314                            .dwattr $C$DW$357, DW_AT_TI_symbol_name("ymax")
    4315                            .dwattr $C$DW$357, DW_AT_data_member_location[DW_OP_plus_uconst 0x18]
    4316                            .dwattr $C$DW$357, DW_AT_accessibility(DW_ACCESS_public)
    4317                            .dwattr $C$DW$357, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\
    4318                            .dwattr $C$DW$357, DW_AT_decl_line(0x70)
    4319                            .dwattr $C$DW$357, DW_AT_decl_column(0x0d)
    4320                    $C$DW$358       .dwtag  DW_TAG_member
    4321                            .dwattr $C$DW$358, DW_AT_type(*$C$DW$T$24)
    4322                            .dwattr $C$DW$358, DW_AT_name("seedx")
    4323                            .dwattr $C$DW$358, DW_AT_TI_symbol_name("seedx")
    4324                            .dwattr $C$DW$358, DW_AT_data_member_location[DW_OP_plus_uconst 0x1c]
    4325                            .dwattr $C$DW$358, DW_AT_accessibility(DW_ACCESS_public)
    4326                            .dwattr $C$DW$358, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\
    4327                            .dwattr $C$DW$358, DW_AT_decl_line(0x72)
    4328                            .dwattr $C$DW$358, DW_AT_decl_column(0x0d)
    4329                    $C$DW$359       .dwtag  DW_TAG_member
    4330                            .dwattr $C$DW$359, DW_AT_type(*$C$DW$T$24)
    4331                            .dwattr $C$DW$359, DW_AT_name("seedy")
    4332                            .dwattr $C$DW$359, DW_AT_TI_symbol_name("seedy")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   87

    4333                            .dwattr $C$DW$359, DW_AT_data_member_location[DW_OP_plus_uconst 0x20]
    4334                            .dwattr $C$DW$359, DW_AT_accessibility(DW_ACCESS_public)
    4335                            .dwattr $C$DW$359, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..\
    4336                            .dwattr $C$DW$359, DW_AT_decl_line(0x73)
    4337                            .dwattr $C$DW$359, DW_AT_decl_column(0x0d)
    4338                            .dwendtag $C$DW$T$31
    4339                    
    4340                            .dwattr $C$DW$T$31, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..
    4341                            .dwattr $C$DW$T$31, DW_AT_decl_line(0x68)
    4342                            .dwattr $C$DW$T$31, DW_AT_decl_column(0x10)
    4343                    $C$DW$T$51      .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_CC")
    4344                            .dwattr $C$DW$T$51, DW_AT_type(*$C$DW$T$31)
    4345                            .dwattr $C$DW$T$51, DW_AT_language(DW_LANG_C)
    4346                            .dwattr $C$DW$T$51, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..
    4347                            .dwattr $C$DW$T$51, DW_AT_decl_line(0x75)
    4348                            .dwattr $C$DW$T$51, DW_AT_decl_column(0x03)
    4349                    
    4350                    $C$DW$T$34      .dwtag  DW_TAG_structure_type
    4351                            .dwattr $C$DW$T$34, DW_AT_byte_size(0x10)
    4352                    $C$DW$360       .dwtag  DW_TAG_member
    4353                            .dwattr $C$DW$360, DW_AT_type(*$C$DW$T$8)
    4354                            .dwattr $C$DW$360, DW_AT_name("daylight")
    4355                            .dwattr $C$DW$360, DW_AT_TI_symbol_name("daylight")
    4356                            .dwattr $C$DW$360, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4357                            .dwattr $C$DW$360, DW_AT_accessibility(DW_ACCESS_public)
    4358                            .dwattr $C$DW$360, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4359                            .dwattr $C$DW$360, DW_AT_decl_line(0x52)
    4360                            .dwattr $C$DW$360, DW_AT_decl_column(0x0b)
    4361                    $C$DW$361       .dwtag  DW_TAG_member
    4362                            .dwattr $C$DW$361, DW_AT_type(*$C$DW$T$10)
    4363                            .dwattr $C$DW$361, DW_AT_name("timezone")
    4364                            .dwattr $C$DW$361, DW_AT_TI_symbol_name("timezone")
    4365                            .dwattr $C$DW$361, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    4366                            .dwattr $C$DW$361, DW_AT_accessibility(DW_ACCESS_public)
    4367                            .dwattr $C$DW$361, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4368                            .dwattr $C$DW$361, DW_AT_decl_line(0x53)
    4369                            .dwattr $C$DW$361, DW_AT_decl_column(0x0b)
    4370                    $C$DW$362       .dwtag  DW_TAG_member
    4371                            .dwattr $C$DW$362, DW_AT_type(*$C$DW$T$33)
    4372                            .dwattr $C$DW$362, DW_AT_name("tzname")
    4373                            .dwattr $C$DW$362, DW_AT_TI_symbol_name("tzname")
    4374                            .dwattr $C$DW$362, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    4375                            .dwattr $C$DW$362, DW_AT_accessibility(DW_ACCESS_public)
    4376                            .dwattr $C$DW$362, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4377                            .dwattr $C$DW$362, DW_AT_decl_line(0x54)
    4378                            .dwattr $C$DW$362, DW_AT_decl_column(0x0b)
    4379                    $C$DW$363       .dwtag  DW_TAG_member
    4380                            .dwattr $C$DW$363, DW_AT_type(*$C$DW$T$33)
    4381                            .dwattr $C$DW$363, DW_AT_name("dstname")
    4382                            .dwattr $C$DW$363, DW_AT_TI_symbol_name("dstname")
    4383                            .dwattr $C$DW$363, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    4384                            .dwattr $C$DW$363, DW_AT_accessibility(DW_ACCESS_public)
    4385                            .dwattr $C$DW$363, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4386                            .dwattr $C$DW$363, DW_AT_decl_line(0x55)
    4387                            .dwattr $C$DW$363, DW_AT_decl_column(0x0b)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   88

    4388                            .dwendtag $C$DW$T$34
    4389                    
    4390                            .dwattr $C$DW$T$34, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4391                            .dwattr $C$DW$T$34, DW_AT_decl_line(0x51)
    4392                            .dwattr $C$DW$T$34, DW_AT_decl_column(0x01)
    4393                    $C$DW$T$52      .dwtag  DW_TAG_typedef, DW_AT_name("TZ")
    4394                            .dwattr $C$DW$T$52, DW_AT_type(*$C$DW$T$34)
    4395                            .dwattr $C$DW$T$52, DW_AT_language(DW_LANG_C)
    4396                            .dwattr $C$DW$T$52, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4397                            .dwattr $C$DW$T$52, DW_AT_decl_line(0x56)
    4398                            .dwattr $C$DW$T$52, DW_AT_decl_column(0x03)
    4399                    $C$DW$T$2       .dwtag  DW_TAG_unspecified_type
    4400                            .dwattr $C$DW$T$2, DW_AT_name("void")
    4401                    $C$DW$T$3       .dwtag  DW_TAG_pointer_type
    4402                            .dwattr $C$DW$T$3, DW_AT_type(*$C$DW$T$2)
    4403                            .dwattr $C$DW$T$3, DW_AT_address_class(0x20)
    4404                    $C$DW$T$53      .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_PTR")
    4405                            .dwattr $C$DW$T$53, DW_AT_type(*$C$DW$T$3)
    4406                            .dwattr $C$DW$T$53, DW_AT_language(DW_LANG_C)
    4407                            .dwattr $C$DW$T$53, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\..
    4408                            .dwattr $C$DW$T$53, DW_AT_decl_line(0x5c)
    4409                            .dwattr $C$DW$T$53, DW_AT_decl_column(0x19)
    4410                    $C$DW$T$4       .dwtag  DW_TAG_base_type
    4411                            .dwattr $C$DW$T$4, DW_AT_encoding(DW_ATE_boolean)
    4412                            .dwattr $C$DW$T$4, DW_AT_name("bool")
    4413                            .dwattr $C$DW$T$4, DW_AT_byte_size(0x01)
    4414                    $C$DW$T$5       .dwtag  DW_TAG_base_type
    4415                            .dwattr $C$DW$T$5, DW_AT_encoding(DW_ATE_signed_char)
    4416                            .dwattr $C$DW$T$5, DW_AT_name("signed char")
    4417                            .dwattr $C$DW$T$5, DW_AT_byte_size(0x01)
    4418                    $C$DW$T$82      .dwtag  DW_TAG_pointer_type
    4419                            .dwattr $C$DW$T$82, DW_AT_type(*$C$DW$T$5)
    4420                            .dwattr $C$DW$T$82, DW_AT_address_class(0x20)
    4421                    $C$DW$T$21      .dwtag  DW_TAG_typedef, DW_AT_name("int8_t")
    4422                            .dwattr $C$DW$T$21, DW_AT_type(*$C$DW$T$5)
    4423                            .dwattr $C$DW$T$21, DW_AT_language(DW_LANG_C)
    4424                            .dwattr $C$DW$T$21, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4425                            .dwattr $C$DW$T$21, DW_AT_decl_line(0x2a)
    4426                            .dwattr $C$DW$T$21, DW_AT_decl_column(0x1d)
    4427                    $C$DW$T$22      .dwtag  DW_TAG_pointer_type
    4428                            .dwattr $C$DW$T$22, DW_AT_type(*$C$DW$T$21)
    4429                            .dwattr $C$DW$T$22, DW_AT_address_class(0x20)
    4430                    $C$DW$T$92      .dwtag  DW_TAG_restrict_type
    4431                            .dwattr $C$DW$T$92, DW_AT_type(*$C$DW$T$22)
    4432                    $C$DW$T$93      .dwtag  DW_TAG_typedef, DW_AT_name("int_least8_t")
    4433                            .dwattr $C$DW$T$93, DW_AT_type(*$C$DW$T$21)
    4434                            .dwattr $C$DW$T$93, DW_AT_language(DW_LANG_C)
    4435                            .dwattr $C$DW$T$93, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4436                            .dwattr $C$DW$T$93, DW_AT_decl_line(0x39)
    4437                            .dwattr $C$DW$T$93, DW_AT_decl_column(0x17)
    4438                    $C$DW$T$6       .dwtag  DW_TAG_base_type
    4439                            .dwattr $C$DW$T$6, DW_AT_encoding(DW_ATE_unsigned_char)
    4440                            .dwattr $C$DW$T$6, DW_AT_name("unsigned char")
    4441                            .dwattr $C$DW$T$6, DW_AT_byte_size(0x01)
    4442                    $C$DW$T$26      .dwtag  DW_TAG_pointer_type
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   89

    4443                            .dwattr $C$DW$T$26, DW_AT_type(*$C$DW$T$6)
    4444                            .dwattr $C$DW$T$26, DW_AT_address_class(0x20)
    4445                    $C$DW$T$19      .dwtag  DW_TAG_typedef, DW_AT_name("uint8_t")
    4446                            .dwattr $C$DW$T$19, DW_AT_type(*$C$DW$T$6)
    4447                            .dwattr $C$DW$T$19, DW_AT_language(DW_LANG_C)
    4448                            .dwattr $C$DW$T$19, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4449                            .dwattr $C$DW$T$19, DW_AT_decl_line(0x2b)
    4450                            .dwattr $C$DW$T$19, DW_AT_decl_column(0x1c)
    4451                    $C$DW$T$20      .dwtag  DW_TAG_pointer_type
    4452                            .dwattr $C$DW$T$20, DW_AT_type(*$C$DW$T$19)
    4453                            .dwattr $C$DW$T$20, DW_AT_address_class(0x20)
    4454                    $C$DW$T$94      .dwtag  DW_TAG_const_type
    4455                            .dwattr $C$DW$T$94, DW_AT_type(*$C$DW$T$19)
    4456                    $C$DW$T$95      .dwtag  DW_TAG_pointer_type
    4457                            .dwattr $C$DW$T$95, DW_AT_type(*$C$DW$T$94)
    4458                            .dwattr $C$DW$T$95, DW_AT_address_class(0x20)
    4459                    $C$DW$T$96      .dwtag  DW_TAG_restrict_type
    4460                            .dwattr $C$DW$T$96, DW_AT_type(*$C$DW$T$95)
    4461                    $C$DW$T$97      .dwtag  DW_TAG_typedef, DW_AT_name("uint_least8_t")
    4462                            .dwattr $C$DW$T$97, DW_AT_type(*$C$DW$T$19)
    4463                            .dwattr $C$DW$T$97, DW_AT_language(DW_LANG_C)
    4464                            .dwattr $C$DW$T$97, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4465                            .dwattr $C$DW$T$97, DW_AT_decl_line(0x3a)
    4466                            .dwattr $C$DW$T$97, DW_AT_decl_column(0x16)
    4467                    $C$DW$T$7       .dwtag  DW_TAG_base_type
    4468                            .dwattr $C$DW$T$7, DW_AT_encoding(DW_ATE_signed_char)
    4469                            .dwattr $C$DW$T$7, DW_AT_name("wchar_t")
    4470                            .dwattr $C$DW$T$7, DW_AT_byte_size(0x02)
    4471                    $C$DW$T$8       .dwtag  DW_TAG_base_type
    4472                            .dwattr $C$DW$T$8, DW_AT_encoding(DW_ATE_signed)
    4473                            .dwattr $C$DW$T$8, DW_AT_name("short")
    4474                            .dwattr $C$DW$T$8, DW_AT_byte_size(0x02)
    4475                    $C$DW$T$98      .dwtag  DW_TAG_typedef, DW_AT_name("int16_t")
    4476                            .dwattr $C$DW$T$98, DW_AT_type(*$C$DW$T$8)
    4477                            .dwattr $C$DW$T$98, DW_AT_language(DW_LANG_C)
    4478                            .dwattr $C$DW$T$98, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4479                            .dwattr $C$DW$T$98, DW_AT_decl_line(0x2c)
    4480                            .dwattr $C$DW$T$98, DW_AT_decl_column(0x1d)
    4481                    $C$DW$T$99      .dwtag  DW_TAG_typedef, DW_AT_name("int_least16_t")
    4482                            .dwattr $C$DW$T$99, DW_AT_type(*$C$DW$T$98)
    4483                            .dwattr $C$DW$T$99, DW_AT_language(DW_LANG_C)
    4484                            .dwattr $C$DW$T$99, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4485                            .dwattr $C$DW$T$99, DW_AT_decl_line(0x3c)
    4486                            .dwattr $C$DW$T$99, DW_AT_decl_column(0x17)
    4487                    $C$DW$T$9       .dwtag  DW_TAG_base_type
    4488                            .dwattr $C$DW$T$9, DW_AT_encoding(DW_ATE_unsigned)
    4489                            .dwattr $C$DW$T$9, DW_AT_name("unsigned short")
    4490                            .dwattr $C$DW$T$9, DW_AT_byte_size(0x02)
    4491                    $C$DW$T$100     .dwtag  DW_TAG_pointer_type
    4492                            .dwattr $C$DW$T$100, DW_AT_type(*$C$DW$T$9)
    4493                            .dwattr $C$DW$T$100, DW_AT_address_class(0x20)
    4494                    $C$DW$T$75      .dwtag  DW_TAG_typedef, DW_AT_name("uint16_t")
    4495                            .dwattr $C$DW$T$75, DW_AT_type(*$C$DW$T$9)
    4496                            .dwattr $C$DW$T$75, DW_AT_language(DW_LANG_C)
    4497                            .dwattr $C$DW$T$75, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   90

    4498                            .dwattr $C$DW$T$75, DW_AT_decl_line(0x2d)
    4499                            .dwattr $C$DW$T$75, DW_AT_decl_column(0x1c)
    4500                    $C$DW$T$102     .dwtag  DW_TAG_pointer_type
    4501                            .dwattr $C$DW$T$102, DW_AT_type(*$C$DW$T$75)
    4502                            .dwattr $C$DW$T$102, DW_AT_address_class(0x20)
    4503                    $C$DW$T$103     .dwtag  DW_TAG_restrict_type
    4504                            .dwattr $C$DW$T$103, DW_AT_type(*$C$DW$T$102)
    4505                    $C$DW$T$104     .dwtag  DW_TAG_typedef, DW_AT_name("uint_least16_t")
    4506                            .dwattr $C$DW$T$104, DW_AT_type(*$C$DW$T$75)
    4507                            .dwattr $C$DW$T$104, DW_AT_language(DW_LANG_C)
    4508                            .dwattr $C$DW$T$104, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4509                            .dwattr $C$DW$T$104, DW_AT_decl_line(0x3d)
    4510                            .dwattr $C$DW$T$104, DW_AT_decl_column(0x16)
    4511                    $C$DW$T$101     .dwtag  DW_TAG_typedef, DW_AT_name("wchar_t")
    4512                            .dwattr $C$DW$T$101, DW_AT_type(*$C$DW$T$9)
    4513                            .dwattr $C$DW$T$101, DW_AT_language(DW_LANG_C)
    4514                            .dwattr $C$DW$T$101, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4515                            .dwattr $C$DW$T$101, DW_AT_decl_line(0x53)
    4516                            .dwattr $C$DW$T$101, DW_AT_decl_column(0x1a)
    4517                    $C$DW$T$10      .dwtag  DW_TAG_base_type
    4518                            .dwattr $C$DW$T$10, DW_AT_encoding(DW_ATE_signed)
    4519                            .dwattr $C$DW$T$10, DW_AT_name("int")
    4520                            .dwattr $C$DW$T$10, DW_AT_byte_size(0x04)
    4521                    $C$DW$T$126     .dwtag  DW_TAG_typedef, DW_AT_name("fpos_t")
    4522                            .dwattr $C$DW$T$126, DW_AT_type(*$C$DW$T$10)
    4523                            .dwattr $C$DW$T$126, DW_AT_language(DW_LANG_C)
    4524                            .dwattr $C$DW$T$126, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4525                            .dwattr $C$DW$T$126, DW_AT_decl_line(0x53)
    4526                            .dwattr $C$DW$T$126, DW_AT_decl_column(0x0d)
    4527                    $C$DW$T$24      .dwtag  DW_TAG_typedef, DW_AT_name("int32_t")
    4528                            .dwattr $C$DW$T$24, DW_AT_type(*$C$DW$T$10)
    4529                            .dwattr $C$DW$T$24, DW_AT_language(DW_LANG_C)
    4530                            .dwattr $C$DW$T$24, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4531                            .dwattr $C$DW$T$24, DW_AT_decl_line(0x2e)
    4532                            .dwattr $C$DW$T$24, DW_AT_decl_column(0x1d)
    4533                    $C$DW$T$118     .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_CCHandle")
    4534                            .dwattr $C$DW$T$118, DW_AT_type(*$C$DW$T$24)
    4535                            .dwattr $C$DW$T$118, DW_AT_language(DW_LANG_C)
    4536                            .dwattr $C$DW$T$118, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\.
    4537                            .dwattr $C$DW$T$118, DW_AT_decl_line(0x77)
    4538                            .dwattr $C$DW$T$118, DW_AT_decl_column(0x11)
    4539                    
    4540                    $C$DW$T$35      .dwtag  DW_TAG_array_type
    4541                            .dwattr $C$DW$T$35, DW_AT_type(*$C$DW$T$24)
    4542                            .dwattr $C$DW$T$35, DW_AT_language(DW_LANG_C)
    4543                            .dwattr $C$DW$T$35, DW_AT_byte_size(0x10)
    4544                    $C$DW$364       .dwtag  DW_TAG_subrange_type
    4545                            .dwattr $C$DW$364, DW_AT_upper_bound(0x03)
    4546                            .dwendtag $C$DW$T$35
    4547                    
    4548                    $C$DW$T$78      .dwtag  DW_TAG_pointer_type
    4549                            .dwattr $C$DW$T$78, DW_AT_type(*$C$DW$T$24)
    4550                            .dwattr $C$DW$T$78, DW_AT_address_class(0x20)
    4551                    $C$DW$T$121     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast16_t")
    4552                            .dwattr $C$DW$T$121, DW_AT_type(*$C$DW$T$24)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   91

    4553                            .dwattr $C$DW$T$121, DW_AT_language(DW_LANG_C)
    4554                            .dwattr $C$DW$T$121, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4555                            .dwattr $C$DW$T$121, DW_AT_decl_line(0x4b)
    4556                            .dwattr $C$DW$T$121, DW_AT_decl_column(0x17)
    4557                    $C$DW$T$122     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast32_t")
    4558                            .dwattr $C$DW$T$122, DW_AT_type(*$C$DW$T$24)
    4559                            .dwattr $C$DW$T$122, DW_AT_language(DW_LANG_C)
    4560                            .dwattr $C$DW$T$122, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4561                            .dwattr $C$DW$T$122, DW_AT_decl_line(0x4e)
    4562                            .dwattr $C$DW$T$122, DW_AT_decl_column(0x17)
    4563                    $C$DW$T$123     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast8_t")
    4564                            .dwattr $C$DW$T$123, DW_AT_type(*$C$DW$T$24)
    4565                            .dwattr $C$DW$T$123, DW_AT_language(DW_LANG_C)
    4566                            .dwattr $C$DW$T$123, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4567                            .dwattr $C$DW$T$123, DW_AT_decl_line(0x49)
    4568                            .dwattr $C$DW$T$123, DW_AT_decl_column(0x17)
    4569                    $C$DW$T$124     .dwtag  DW_TAG_typedef, DW_AT_name("int_least32_t")
    4570                            .dwattr $C$DW$T$124, DW_AT_type(*$C$DW$T$24)
    4571                            .dwattr $C$DW$T$124, DW_AT_language(DW_LANG_C)
    4572                            .dwattr $C$DW$T$124, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4573                            .dwattr $C$DW$T$124, DW_AT_decl_line(0x3e)
    4574                            .dwattr $C$DW$T$124, DW_AT_decl_column(0x17)
    4575                    $C$DW$T$125     .dwtag  DW_TAG_typedef, DW_AT_name("intptr_t")
    4576                            .dwattr $C$DW$T$125, DW_AT_type(*$C$DW$T$10)
    4577                            .dwattr $C$DW$T$125, DW_AT_language(DW_LANG_C)
    4578                            .dwattr $C$DW$T$125, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4579                            .dwattr $C$DW$T$125, DW_AT_decl_line(0x58)
    4580                            .dwattr $C$DW$T$125, DW_AT_decl_column(0x1a)
    4581                    $C$DW$T$11      .dwtag  DW_TAG_base_type
    4582                            .dwattr $C$DW$T$11, DW_AT_encoding(DW_ATE_unsigned)
    4583                            .dwattr $C$DW$T$11, DW_AT_name("unsigned int")
    4584                            .dwattr $C$DW$T$11, DW_AT_byte_size(0x04)
    4585                    $C$DW$T$127     .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_VAL")
    4586                            .dwattr $C$DW$T$127, DW_AT_type(*$C$DW$T$11)
    4587                            .dwattr $C$DW$T$127, DW_AT_language(DW_LANG_C)
    4588                            .dwattr $C$DW$T$127, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\.
    4589                            .dwattr $C$DW$T$127, DW_AT_decl_line(0x5d)
    4590                            .dwattr $C$DW$T$127, DW_AT_decl_column(0x17)
    4591                    $C$DW$T$138     .dwtag  DW_TAG_typedef, DW_AT_name("clock_t")
    4592                            .dwattr $C$DW$T$138, DW_AT_type(*$C$DW$T$11)
    4593                            .dwattr $C$DW$T$138, DW_AT_language(DW_LANG_C)
    4594                            .dwattr $C$DW$T$138, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4595                            .dwattr $C$DW$T$138, DW_AT_decl_line(0x37)
    4596                            .dwattr $C$DW$T$138, DW_AT_decl_column(0x16)
    4597                    $C$DW$T$54      .dwtag  DW_TAG_typedef, DW_AT_name("size_t")
    4598                            .dwattr $C$DW$T$54, DW_AT_type(*$C$DW$T$11)
    4599                            .dwattr $C$DW$T$54, DW_AT_language(DW_LANG_C)
    4600                            .dwattr $C$DW$T$54, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4601                            .dwattr $C$DW$T$54, DW_AT_decl_line(0x45)
    4602                            .dwattr $C$DW$T$54, DW_AT_decl_column(0x19)
    4603                    $C$DW$T$131     .dwtag  DW_TAG_typedef, DW_AT_name("time_t")
    4604                            .dwattr $C$DW$T$131, DW_AT_type(*$C$DW$T$11)
    4605                            .dwattr $C$DW$T$131, DW_AT_language(DW_LANG_C)
    4606                            .dwattr $C$DW$T$131, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4607                            .dwattr $C$DW$T$131, DW_AT_decl_line(0x38)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   92

    4608                            .dwattr $C$DW$T$131, DW_AT_decl_column(0x16)
    4609                    $C$DW$T$23      .dwtag  DW_TAG_typedef, DW_AT_name("uint32_t")
    4610                            .dwattr $C$DW$T$23, DW_AT_type(*$C$DW$T$11)
    4611                            .dwattr $C$DW$T$23, DW_AT_language(DW_LANG_C)
    4612                            .dwattr $C$DW$T$23, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4613                            .dwattr $C$DW$T$23, DW_AT_decl_line(0x2f)
    4614                            .dwattr $C$DW$T$23, DW_AT_decl_column(0x1c)
    4615                    $C$DW$T$133     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast16_t")
    4616                            .dwattr $C$DW$T$133, DW_AT_type(*$C$DW$T$23)
    4617                            .dwattr $C$DW$T$133, DW_AT_language(DW_LANG_C)
    4618                            .dwattr $C$DW$T$133, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4619                            .dwattr $C$DW$T$133, DW_AT_decl_line(0x4c)
    4620                            .dwattr $C$DW$T$133, DW_AT_decl_column(0x16)
    4621                    $C$DW$T$134     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast32_t")
    4622                            .dwattr $C$DW$T$134, DW_AT_type(*$C$DW$T$23)
    4623                            .dwattr $C$DW$T$134, DW_AT_language(DW_LANG_C)
    4624                            .dwattr $C$DW$T$134, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4625                            .dwattr $C$DW$T$134, DW_AT_decl_line(0x4f)
    4626                            .dwattr $C$DW$T$134, DW_AT_decl_column(0x16)
    4627                    $C$DW$T$135     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast8_t")
    4628                            .dwattr $C$DW$T$135, DW_AT_type(*$C$DW$T$23)
    4629                            .dwattr $C$DW$T$135, DW_AT_language(DW_LANG_C)
    4630                            .dwattr $C$DW$T$135, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4631                            .dwattr $C$DW$T$135, DW_AT_decl_line(0x4a)
    4632                            .dwattr $C$DW$T$135, DW_AT_decl_column(0x16)
    4633                    $C$DW$T$136     .dwtag  DW_TAG_typedef, DW_AT_name("uint_least32_t")
    4634                            .dwattr $C$DW$T$136, DW_AT_type(*$C$DW$T$23)
    4635                            .dwattr $C$DW$T$136, DW_AT_language(DW_LANG_C)
    4636                            .dwattr $C$DW$T$136, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4637                            .dwattr $C$DW$T$136, DW_AT_decl_line(0x3f)
    4638                            .dwattr $C$DW$T$136, DW_AT_decl_column(0x16)
    4639                    $C$DW$T$137     .dwtag  DW_TAG_typedef, DW_AT_name("uintptr_t")
    4640                            .dwattr $C$DW$T$137, DW_AT_type(*$C$DW$T$11)
    4641                            .dwattr $C$DW$T$137, DW_AT_language(DW_LANG_C)
    4642                            .dwattr $C$DW$T$137, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4643                            .dwattr $C$DW$T$137, DW_AT_decl_line(0x59)
    4644                            .dwattr $C$DW$T$137, DW_AT_decl_column(0x1a)
    4645                    $C$DW$T$12      .dwtag  DW_TAG_base_type
    4646                            .dwattr $C$DW$T$12, DW_AT_encoding(DW_ATE_signed)
    4647                            .dwattr $C$DW$T$12, DW_AT_name("__int40_t")
    4648                            .dwattr $C$DW$T$12, DW_AT_byte_size(0x08)
    4649                            .dwattr $C$DW$T$12, DW_AT_bit_size(0x28)
    4650                            .dwattr $C$DW$T$12, DW_AT_bit_offset(0x18)
    4651                    $C$DW$T$139     .dwtag  DW_TAG_typedef, DW_AT_name("int40_t")
    4652                            .dwattr $C$DW$T$139, DW_AT_type(*$C$DW$T$12)
    4653                            .dwattr $C$DW$T$139, DW_AT_language(DW_LANG_C)
    4654                            .dwattr $C$DW$T$139, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4655                            .dwattr $C$DW$T$139, DW_AT_decl_line(0x31)
    4656                            .dwattr $C$DW$T$139, DW_AT_decl_column(0x21)
    4657                    $C$DW$T$140     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast40_t")
    4658                            .dwattr $C$DW$T$140, DW_AT_type(*$C$DW$T$139)
    4659                            .dwattr $C$DW$T$140, DW_AT_language(DW_LANG_C)
    4660                            .dwattr $C$DW$T$140, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4661                            .dwattr $C$DW$T$140, DW_AT_decl_line(0x51)
    4662                            .dwattr $C$DW$T$140, DW_AT_decl_column(0x17)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   93

    4663                    $C$DW$T$141     .dwtag  DW_TAG_typedef, DW_AT_name("int_least40_t")
    4664                            .dwattr $C$DW$T$141, DW_AT_type(*$C$DW$T$139)
    4665                            .dwattr $C$DW$T$141, DW_AT_language(DW_LANG_C)
    4666                            .dwattr $C$DW$T$141, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4667                            .dwattr $C$DW$T$141, DW_AT_decl_line(0x41)
    4668                            .dwattr $C$DW$T$141, DW_AT_decl_column(0x17)
    4669                    $C$DW$T$13      .dwtag  DW_TAG_base_type
    4670                            .dwattr $C$DW$T$13, DW_AT_encoding(DW_ATE_unsigned)
    4671                            .dwattr $C$DW$T$13, DW_AT_name("unsigned __int40_t")
    4672                            .dwattr $C$DW$T$13, DW_AT_byte_size(0x08)
    4673                            .dwattr $C$DW$T$13, DW_AT_bit_size(0x28)
    4674                            .dwattr $C$DW$T$13, DW_AT_bit_offset(0x18)
    4675                    $C$DW$T$142     .dwtag  DW_TAG_typedef, DW_AT_name("uint40_t")
    4676                            .dwattr $C$DW$T$142, DW_AT_type(*$C$DW$T$13)
    4677                            .dwattr $C$DW$T$142, DW_AT_language(DW_LANG_C)
    4678                            .dwattr $C$DW$T$142, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4679                            .dwattr $C$DW$T$142, DW_AT_decl_line(0x32)
    4680                            .dwattr $C$DW$T$142, DW_AT_decl_column(0x20)
    4681                    $C$DW$T$143     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast40_t")
    4682                            .dwattr $C$DW$T$143, DW_AT_type(*$C$DW$T$142)
    4683                            .dwattr $C$DW$T$143, DW_AT_language(DW_LANG_C)
    4684                            .dwattr $C$DW$T$143, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4685                            .dwattr $C$DW$T$143, DW_AT_decl_line(0x52)
    4686                            .dwattr $C$DW$T$143, DW_AT_decl_column(0x16)
    4687                    $C$DW$T$144     .dwtag  DW_TAG_typedef, DW_AT_name("uint_least40_t")
    4688                            .dwattr $C$DW$T$144, DW_AT_type(*$C$DW$T$142)
    4689                            .dwattr $C$DW$T$144, DW_AT_language(DW_LANG_C)
    4690                            .dwattr $C$DW$T$144, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4691                            .dwattr $C$DW$T$144, DW_AT_decl_line(0x42)
    4692                            .dwattr $C$DW$T$144, DW_AT_decl_column(0x16)
    4693                    $C$DW$T$14      .dwtag  DW_TAG_base_type
    4694                            .dwattr $C$DW$T$14, DW_AT_encoding(DW_ATE_signed)
    4695                            .dwattr $C$DW$T$14, DW_AT_name("long long")
    4696                            .dwattr $C$DW$T$14, DW_AT_byte_size(0x08)
    4697                    $C$DW$T$146     .dwtag  DW_TAG_typedef, DW_AT_name("int64_t")
    4698                            .dwattr $C$DW$T$146, DW_AT_type(*$C$DW$T$14)
    4699                            .dwattr $C$DW$T$146, DW_AT_language(DW_LANG_C)
    4700                            .dwattr $C$DW$T$146, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4701                            .dwattr $C$DW$T$146, DW_AT_decl_line(0x34)
    4702                            .dwattr $C$DW$T$146, DW_AT_decl_column(0x21)
    4703                    $C$DW$T$147     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast64_t")
    4704                            .dwattr $C$DW$T$147, DW_AT_type(*$C$DW$T$146)
    4705                            .dwattr $C$DW$T$147, DW_AT_language(DW_LANG_C)
    4706                            .dwattr $C$DW$T$147, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4707                            .dwattr $C$DW$T$147, DW_AT_decl_line(0x54)
    4708                            .dwattr $C$DW$T$147, DW_AT_decl_column(0x17)
    4709                    $C$DW$T$148     .dwtag  DW_TAG_typedef, DW_AT_name("int_least64_t")
    4710                            .dwattr $C$DW$T$148, DW_AT_type(*$C$DW$T$146)
    4711                            .dwattr $C$DW$T$148, DW_AT_language(DW_LANG_C)
    4712                            .dwattr $C$DW$T$148, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4713                            .dwattr $C$DW$T$148, DW_AT_decl_line(0x44)
    4714                            .dwattr $C$DW$T$148, DW_AT_decl_column(0x17)
    4715                    $C$DW$T$149     .dwtag  DW_TAG_typedef, DW_AT_name("intmax_t")
    4716                            .dwattr $C$DW$T$149, DW_AT_type(*$C$DW$T$14)
    4717                            .dwattr $C$DW$T$149, DW_AT_language(DW_LANG_C)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   94

    4718                            .dwattr $C$DW$T$149, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4719                            .dwattr $C$DW$T$149, DW_AT_decl_line(0x5c)
    4720                            .dwattr $C$DW$T$149, DW_AT_decl_column(0x20)
    4721                    $C$DW$T$15      .dwtag  DW_TAG_base_type
    4722                            .dwattr $C$DW$T$15, DW_AT_encoding(DW_ATE_unsigned)
    4723                            .dwattr $C$DW$T$15, DW_AT_name("unsigned long long")
    4724                            .dwattr $C$DW$T$15, DW_AT_byte_size(0x08)
    4725                    $C$DW$T$151     .dwtag  DW_TAG_pointer_type
    4726                            .dwattr $C$DW$T$151, DW_AT_type(*$C$DW$T$15)
    4727                            .dwattr $C$DW$T$151, DW_AT_address_class(0x20)
    4728                    $C$DW$T$152     .dwtag  DW_TAG_typedef, DW_AT_name("uint64_t")
    4729                            .dwattr $C$DW$T$152, DW_AT_type(*$C$DW$T$15)
    4730                            .dwattr $C$DW$T$152, DW_AT_language(DW_LANG_C)
    4731                            .dwattr $C$DW$T$152, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4732                            .dwattr $C$DW$T$152, DW_AT_decl_line(0x35)
    4733                            .dwattr $C$DW$T$152, DW_AT_decl_column(0x20)
    4734                    
    4735                    $C$DW$T$153     .dwtag  DW_TAG_array_type
    4736                            .dwattr $C$DW$T$153, DW_AT_type(*$C$DW$T$152)
    4737                            .dwattr $C$DW$T$153, DW_AT_language(DW_LANG_C)
    4738                            .dwattr $C$DW$T$153, DW_AT_byte_size(0x10)
    4739                    $C$DW$365       .dwtag  DW_TAG_subrange_type
    4740                            .dwattr $C$DW$365, DW_AT_upper_bound(0x01)
    4741                            .dwendtag $C$DW$T$153
    4742                    
    4743                    $C$DW$T$154     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast64_t")
    4744                            .dwattr $C$DW$T$154, DW_AT_type(*$C$DW$T$152)
    4745                            .dwattr $C$DW$T$154, DW_AT_language(DW_LANG_C)
    4746                            .dwattr $C$DW$T$154, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4747                            .dwattr $C$DW$T$154, DW_AT_decl_line(0x55)
    4748                            .dwattr $C$DW$T$154, DW_AT_decl_column(0x16)
    4749                    $C$DW$T$155     .dwtag  DW_TAG_typedef, DW_AT_name("uint_least64_t")
    4750                            .dwattr $C$DW$T$155, DW_AT_type(*$C$DW$T$152)
    4751                            .dwattr $C$DW$T$155, DW_AT_language(DW_LANG_C)
    4752                            .dwattr $C$DW$T$155, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4753                            .dwattr $C$DW$T$155, DW_AT_decl_line(0x45)
    4754                            .dwattr $C$DW$T$155, DW_AT_decl_column(0x16)
    4755                    $C$DW$T$156     .dwtag  DW_TAG_typedef, DW_AT_name("uintmax_t")
    4756                            .dwattr $C$DW$T$156, DW_AT_type(*$C$DW$T$15)
    4757                            .dwattr $C$DW$T$156, DW_AT_language(DW_LANG_C)
    4758                            .dwattr $C$DW$T$156, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4759                            .dwattr $C$DW$T$156, DW_AT_decl_line(0x5d)
    4760                            .dwattr $C$DW$T$156, DW_AT_decl_column(0x20)
    4761                    $C$DW$T$16      .dwtag  DW_TAG_base_type
    4762                            .dwattr $C$DW$T$16, DW_AT_encoding(DW_ATE_float)
    4763                            .dwattr $C$DW$T$16, DW_AT_name("float")
    4764                            .dwattr $C$DW$T$16, DW_AT_byte_size(0x04)
    4765                    $C$DW$T$157     .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_F32")
    4766                            .dwattr $C$DW$T$157, DW_AT_type(*$C$DW$T$16)
    4767                            .dwattr $C$DW$T$157, DW_AT_language(DW_LANG_C)
    4768                            .dwattr $C$DW$T$157, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\.
    4769                            .dwattr $C$DW$T$157, DW_AT_decl_line(0x5b)
    4770                            .dwattr $C$DW$T$157, DW_AT_decl_column(0x0f)
    4771                    $C$DW$T$158     .dwtag  DW_TAG_typedef, DW_AT_name("float32_t")
    4772                            .dwattr $C$DW$T$158, DW_AT_type(*$C$DW$T$16)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   95

    4773                            .dwattr $C$DW$T$158, DW_AT_language(DW_LANG_C)
    4774                            .dwattr $C$DW$T$158, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\inclu
    4775                            .dwattr $C$DW$T$158, DW_AT_decl_line(0x30)
    4776                            .dwattr $C$DW$T$158, DW_AT_decl_column(0x0f)
    4777                    $C$DW$T$17      .dwtag  DW_TAG_base_type
    4778                            .dwattr $C$DW$T$17, DW_AT_encoding(DW_ATE_float)
    4779                            .dwattr $C$DW$T$17, DW_AT_name("double")
    4780                            .dwattr $C$DW$T$17, DW_AT_byte_size(0x08)
    4781                    $C$DW$T$159     .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_D64")
    4782                            .dwattr $C$DW$T$159, DW_AT_type(*$C$DW$T$17)
    4783                            .dwattr $C$DW$T$159, DW_AT_language(DW_LANG_C)
    4784                            .dwattr $C$DW$T$159, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD_firstRow8\.
    4785                            .dwattr $C$DW$T$159, DW_AT_decl_line(0x5a)
    4786                            .dwattr $C$DW$T$159, DW_AT_decl_column(0x10)
    4787                    $C$DW$T$160     .dwtag  DW_TAG_typedef, DW_AT_name("__float2_t")
    4788                            .dwattr $C$DW$T$160, DW_AT_type(*$C$DW$T$17)
    4789                            .dwattr $C$DW$T$160, DW_AT_language(DW_LANG_C)
    4790                            .dwattr $C$DW$T$160, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4791                            .dwattr $C$DW$T$160, DW_AT_decl_line(0x5f)
    4792                            .dwattr $C$DW$T$160, DW_AT_decl_column(0x14)
    4793                    $C$DW$T$18      .dwtag  DW_TAG_base_type
    4794                            .dwattr $C$DW$T$18, DW_AT_encoding(DW_ATE_float)
    4795                            .dwattr $C$DW$T$18, DW_AT_name("long double")
    4796                            .dwattr $C$DW$T$18, DW_AT_byte_size(0x08)
    4797                    $C$DW$T$32      .dwtag  DW_TAG_base_type
    4798                            .dwattr $C$DW$T$32, DW_AT_encoding(DW_ATE_signed_char)
    4799                            .dwattr $C$DW$T$32, DW_AT_name("signed char")
    4800                            .dwattr $C$DW$T$32, DW_AT_byte_size(0x01)
    4801                    
    4802                    $C$DW$T$33      .dwtag  DW_TAG_array_type
    4803                            .dwattr $C$DW$T$33, DW_AT_type(*$C$DW$T$32)
    4804                            .dwattr $C$DW$T$33, DW_AT_language(DW_LANG_C)
    4805                            .dwattr $C$DW$T$33, DW_AT_byte_size(0x04)
    4806                    $C$DW$366       .dwtag  DW_TAG_subrange_type
    4807                            .dwattr $C$DW$366, DW_AT_upper_bound(0x03)
    4808                            .dwendtag $C$DW$T$33
    4809                    
    4810                    $C$DW$T$61      .dwtag  DW_TAG_pointer_type
    4811                            .dwattr $C$DW$T$61, DW_AT_type(*$C$DW$T$32)
    4812                            .dwattr $C$DW$T$61, DW_AT_address_class(0x20)
    4813                    $C$DW$T$161     .dwtag  DW_TAG_typedef, DW_AT_name("va_list")
    4814                            .dwattr $C$DW$T$161, DW_AT_type(*$C$DW$T$61)
    4815                            .dwattr $C$DW$T$161, DW_AT_language(DW_LANG_C)
    4816                            .dwattr $C$DW$T$161, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4817                            .dwattr $C$DW$T$161, DW_AT_decl_line(0x2f)
    4818                            .dwattr $C$DW$T$161, DW_AT_decl_column(0x12)
    4819                    $C$DW$T$105     .dwtag  DW_TAG_const_type
    4820                            .dwattr $C$DW$T$105, DW_AT_type(*$C$DW$T$32)
    4821                    $C$DW$T$106     .dwtag  DW_TAG_pointer_type
    4822                            .dwattr $C$DW$T$106, DW_AT_type(*$C$DW$T$105)
    4823                            .dwattr $C$DW$T$106, DW_AT_address_class(0x20)
    4824                    
    4825                    $C$DW$T$162     .dwtag  DW_TAG_array_type
    4826                            .dwattr $C$DW$T$162, DW_AT_type(*$C$DW$T$32)
    4827                            .dwattr $C$DW$T$162, DW_AT_language(DW_LANG_C)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   96

    4828                    $C$DW$367       .dwtag  DW_TAG_subrange_type
    4829                            .dwendtag $C$DW$T$162
    4830                    
    4831                    
    4832                    $C$DW$T$36      .dwtag  DW_TAG_structure_type
    4833                            .dwattr $C$DW$T$36, DW_AT_name("__simd128_int32_t")
    4834                            .dwattr $C$DW$T$36, DW_AT_byte_size(0x10)
    4835                    $C$DW$368       .dwtag  DW_TAG_member
    4836                            .dwattr $C$DW$368, DW_AT_type(*$C$DW$T$35)
    4837                            .dwattr $C$DW$368, DW_AT_name("_v")
    4838                            .dwattr $C$DW$368, DW_AT_TI_symbol_name("_v")
    4839                            .dwattr $C$DW$368, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4840                            .dwattr $C$DW$368, DW_AT_accessibility(DW_ACCESS_public)
    4841                            .dwattr $C$DW$368, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\include
    4842                            .dwattr $C$DW$368, DW_AT_decl_line(0x44)
    4843                            .dwattr $C$DW$368, DW_AT_decl_column(0x01)
    4844                            .dwendtag $C$DW$T$36
    4845                    
    4846                            .dwattr $C$DW$T$36, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\includ
    4847                            .dwattr $C$DW$T$36, DW_AT_decl_line(0x44)
    4848                            .dwattr $C$DW$T$36, DW_AT_decl_column(0x01)
    4849                    $C$DW$T$163     .dwtag  DW_TAG_typedef, DW_AT_name("int32x4_t")
    4850                            .dwattr $C$DW$T$163, DW_AT_type(*$C$DW$T$36)
    4851                            .dwattr $C$DW$T$163, DW_AT_language(DW_LANG_C)
    4852                            .dwattr $C$DW$T$163, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\inclu
    4853                            .dwattr $C$DW$T$163, DW_AT_decl_line(0x44)
    4854                            .dwattr $C$DW$T$163, DW_AT_decl_column(0x01)
    4855                    $C$DW$T$164     .dwtag  DW_TAG_typedef, DW_AT_name("__x128_t")
    4856                            .dwattr $C$DW$T$164, DW_AT_type(*$C$DW$T$163)
    4857                            .dwattr $C$DW$T$164, DW_AT_language(DW_LANG_C)
    4858                            .dwattr $C$DW$T$164, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\inclu
    4859                            .dwattr $C$DW$T$164, DW_AT_decl_line(0x46)
    4860                            .dwattr $C$DW$T$164, DW_AT_decl_column(0x13)
    4861                    
    4862                    $C$DW$T$37      .dwtag  DW_TAG_structure_type
    4863                            .dwattr $C$DW$T$37, DW_AT_name("tm")
    4864                            .dwattr $C$DW$T$37, DW_AT_byte_size(0x24)
    4865                    $C$DW$369       .dwtag  DW_TAG_member
    4866                            .dwattr $C$DW$369, DW_AT_type(*$C$DW$T$10)
    4867                            .dwattr $C$DW$369, DW_AT_name("tm_sec")
    4868                            .dwattr $C$DW$369, DW_AT_TI_symbol_name("tm_sec")
    4869                            .dwattr $C$DW$369, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4870                            .dwattr $C$DW$369, DW_AT_accessibility(DW_ACCESS_public)
    4871                            .dwattr $C$DW$369, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4872                            .dwattr $C$DW$369, DW_AT_decl_line(0x41)
    4873                            .dwattr $C$DW$369, DW_AT_decl_column(0x09)
    4874                    $C$DW$370       .dwtag  DW_TAG_member
    4875                            .dwattr $C$DW$370, DW_AT_type(*$C$DW$T$10)
    4876                            .dwattr $C$DW$370, DW_AT_name("tm_min")
    4877                            .dwattr $C$DW$370, DW_AT_TI_symbol_name("tm_min")
    4878                            .dwattr $C$DW$370, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    4879                            .dwattr $C$DW$370, DW_AT_accessibility(DW_ACCESS_public)
    4880                            .dwattr $C$DW$370, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4881                            .dwattr $C$DW$370, DW_AT_decl_line(0x42)
    4882                            .dwattr $C$DW$370, DW_AT_decl_column(0x09)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   97

    4883                    $C$DW$371       .dwtag  DW_TAG_member
    4884                            .dwattr $C$DW$371, DW_AT_type(*$C$DW$T$10)
    4885                            .dwattr $C$DW$371, DW_AT_name("tm_hour")
    4886                            .dwattr $C$DW$371, DW_AT_TI_symbol_name("tm_hour")
    4887                            .dwattr $C$DW$371, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    4888                            .dwattr $C$DW$371, DW_AT_accessibility(DW_ACCESS_public)
    4889                            .dwattr $C$DW$371, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4890                            .dwattr $C$DW$371, DW_AT_decl_line(0x43)
    4891                            .dwattr $C$DW$371, DW_AT_decl_column(0x09)
    4892                    $C$DW$372       .dwtag  DW_TAG_member
    4893                            .dwattr $C$DW$372, DW_AT_type(*$C$DW$T$10)
    4894                            .dwattr $C$DW$372, DW_AT_name("tm_mday")
    4895                            .dwattr $C$DW$372, DW_AT_TI_symbol_name("tm_mday")
    4896                            .dwattr $C$DW$372, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    4897                            .dwattr $C$DW$372, DW_AT_accessibility(DW_ACCESS_public)
    4898                            .dwattr $C$DW$372, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4899                            .dwattr $C$DW$372, DW_AT_decl_line(0x44)
    4900                            .dwattr $C$DW$372, DW_AT_decl_column(0x09)
    4901                    $C$DW$373       .dwtag  DW_TAG_member
    4902                            .dwattr $C$DW$373, DW_AT_type(*$C$DW$T$10)
    4903                            .dwattr $C$DW$373, DW_AT_name("tm_mon")
    4904                            .dwattr $C$DW$373, DW_AT_TI_symbol_name("tm_mon")
    4905                            .dwattr $C$DW$373, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
    4906                            .dwattr $C$DW$373, DW_AT_accessibility(DW_ACCESS_public)
    4907                            .dwattr $C$DW$373, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4908                            .dwattr $C$DW$373, DW_AT_decl_line(0x45)
    4909                            .dwattr $C$DW$373, DW_AT_decl_column(0x09)
    4910                    $C$DW$374       .dwtag  DW_TAG_member
    4911                            .dwattr $C$DW$374, DW_AT_type(*$C$DW$T$10)
    4912                            .dwattr $C$DW$374, DW_AT_name("tm_year")
    4913                            .dwattr $C$DW$374, DW_AT_TI_symbol_name("tm_year")
    4914                            .dwattr $C$DW$374, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
    4915                            .dwattr $C$DW$374, DW_AT_accessibility(DW_ACCESS_public)
    4916                            .dwattr $C$DW$374, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4917                            .dwattr $C$DW$374, DW_AT_decl_line(0x46)
    4918                            .dwattr $C$DW$374, DW_AT_decl_column(0x09)
    4919                    $C$DW$375       .dwtag  DW_TAG_member
    4920                            .dwattr $C$DW$375, DW_AT_type(*$C$DW$T$10)
    4921                            .dwattr $C$DW$375, DW_AT_name("tm_wday")
    4922                            .dwattr $C$DW$375, DW_AT_TI_symbol_name("tm_wday")
    4923                            .dwattr $C$DW$375, DW_AT_data_member_location[DW_OP_plus_uconst 0x18]
    4924                            .dwattr $C$DW$375, DW_AT_accessibility(DW_ACCESS_public)
    4925                            .dwattr $C$DW$375, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4926                            .dwattr $C$DW$375, DW_AT_decl_line(0x47)
    4927                            .dwattr $C$DW$375, DW_AT_decl_column(0x09)
    4928                    $C$DW$376       .dwtag  DW_TAG_member
    4929                            .dwattr $C$DW$376, DW_AT_type(*$C$DW$T$10)
    4930                            .dwattr $C$DW$376, DW_AT_name("tm_yday")
    4931                            .dwattr $C$DW$376, DW_AT_TI_symbol_name("tm_yday")
    4932                            .dwattr $C$DW$376, DW_AT_data_member_location[DW_OP_plus_uconst 0x1c]
    4933                            .dwattr $C$DW$376, DW_AT_accessibility(DW_ACCESS_public)
    4934                            .dwattr $C$DW$376, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4935                            .dwattr $C$DW$376, DW_AT_decl_line(0x48)
    4936                            .dwattr $C$DW$376, DW_AT_decl_column(0x09)
    4937                    $C$DW$377       .dwtag  DW_TAG_member
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   98

    4938                            .dwattr $C$DW$377, DW_AT_type(*$C$DW$T$10)
    4939                            .dwattr $C$DW$377, DW_AT_name("tm_isdst")
    4940                            .dwattr $C$DW$377, DW_AT_TI_symbol_name("tm_isdst")
    4941                            .dwattr $C$DW$377, DW_AT_data_member_location[DW_OP_plus_uconst 0x20]
    4942                            .dwattr $C$DW$377, DW_AT_accessibility(DW_ACCESS_public)
    4943                            .dwattr $C$DW$377, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4944                            .dwattr $C$DW$377, DW_AT_decl_line(0x49)
    4945                            .dwattr $C$DW$377, DW_AT_decl_column(0x09)
    4946                            .dwendtag $C$DW$T$37
    4947                    
    4948                            .dwattr $C$DW$T$37, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4949                            .dwattr $C$DW$T$37, DW_AT_decl_line(0x3f)
    4950                            .dwattr $C$DW$T$37, DW_AT_decl_column(0x08)
    4951                            .dwattr $C$DW$CU, DW_AT_language(DW_LANG_C)
    4952                    
    4953                    ;***************************************************************
    4954                    ;* DWARF CIE ENTRIES                                           *
    4955                    ;***************************************************************
    4956                    
    4957                    $C$DW$CIE       .dwcie 19
    4958                            .dwcfi  cfa_register, 31
    4959                            .dwcfi  cfa_offset, 0
    4960                            .dwcfi  undefined, 0
    4961                            .dwcfi  undefined, 1
    4962                            .dwcfi  undefined, 2
    4963                            .dwcfi  undefined, 3
    4964                            .dwcfi  undefined, 4
    4965                            .dwcfi  undefined, 5
    4966                            .dwcfi  undefined, 6
    4967                            .dwcfi  undefined, 7
    4968                            .dwcfi  undefined, 8
    4969                            .dwcfi  undefined, 9
    4970                            .dwcfi  same_value, 10
    4971                            .dwcfi  same_value, 11
    4972                            .dwcfi  same_value, 12
    4973                            .dwcfi  same_value, 13
    4974                            .dwcfi  same_value, 14
    4975                            .dwcfi  same_value, 15
    4976                            .dwcfi  undefined, 16
    4977                            .dwcfi  undefined, 17
    4978                            .dwcfi  undefined, 18
    4979                            .dwcfi  undefined, 19
    4980                            .dwcfi  undefined, 20
    4981                            .dwcfi  undefined, 21
    4982                            .dwcfi  undefined, 22
    4983                            .dwcfi  undefined, 23
    4984                            .dwcfi  undefined, 24
    4985                            .dwcfi  undefined, 25
    4986                            .dwcfi  same_value, 26
    4987                            .dwcfi  same_value, 27
    4988                            .dwcfi  same_value, 28
    4989                            .dwcfi  same_value, 29
    4990                            .dwcfi  same_value, 30
    4991                            .dwcfi  same_value, 31
    4992                            .dwcfi  same_value, 32
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE   99

    4993                            .dwcfi  undefined, 33
    4994                            .dwcfi  undefined, 34
    4995                            .dwcfi  undefined, 35
    4996                            .dwcfi  undefined, 36
    4997                            .dwcfi  undefined, 37
    4998                            .dwcfi  undefined, 38
    4999                            .dwcfi  undefined, 39
    5000                            .dwcfi  undefined, 40
    5001                            .dwcfi  undefined, 41
    5002                            .dwcfi  undefined, 42
    5003                            .dwcfi  undefined, 43
    5004                            .dwcfi  undefined, 44
    5005                            .dwcfi  undefined, 45
    5006                            .dwcfi  undefined, 46
    5007                            .dwcfi  undefined, 47
    5008                            .dwcfi  undefined, 48
    5009                            .dwcfi  undefined, 49
    5010                            .dwcfi  undefined, 50
    5011                            .dwcfi  undefined, 51
    5012                            .dwcfi  undefined, 52
    5013                            .dwcfi  undefined, 53
    5014                            .dwcfi  undefined, 54
    5015                            .dwcfi  undefined, 55
    5016                            .dwcfi  undefined, 56
    5017                            .dwcfi  undefined, 57
    5018                            .dwcfi  undefined, 58
    5019                            .dwcfi  undefined, 59
    5020                            .dwcfi  undefined, 60
    5021                            .dwcfi  undefined, 61
    5022                            .dwcfi  undefined, 62
    5023                            .dwcfi  undefined, 63
    5024                            .dwcfi  undefined, 64
    5025                            .dwcfi  undefined, 65
    5026                            .dwcfi  undefined, 66
    5027                            .dwcfi  undefined, 67
    5028                            .dwcfi  undefined, 68
    5029                            .dwcfi  undefined, 69
    5030                            .dwcfi  undefined, 70
    5031                            .dwcfi  undefined, 71
    5032                            .dwcfi  undefined, 72
    5033                            .dwcfi  undefined, 73
    5034                            .dwcfi  undefined, 74
    5035                            .dwcfi  undefined, 75
    5036                            .dwcfi  undefined, 76
    5037                            .dwcfi  undefined, 77
    5038                            .dwcfi  undefined, 78
    5039                            .dwcfi  undefined, 79
    5040                            .dwcfi  undefined, 80
    5041                            .dwcfi  undefined, 81
    5042                            .dwcfi  undefined, 82
    5043                            .dwcfi  undefined, 83
    5044                            .dwcfi  undefined, 84
    5045                            .dwcfi  undefined, 85
    5046                            .dwcfi  undefined, 86
    5047                            .dwcfi  undefined, 87
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:47 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD_firstRow8/VLIB_disparity_SAD_firstRow8_d.se66 PAGE  100

    5048                            .dwcfi  undefined, 88
    5049                            .dwcfi  undefined, 89
    5050                            .dwcfi  undefined, 90
    5051                            .dwcfi  undefined, 91
    5052                            .dwcfi  undefined, 92
    5053                            .dwcfi  undefined, 93
    5054                            .dwcfi  undefined, 94
    5055                            .dwcfi  undefined, 95
    5056                            .dwcfi  undefined, 96
    5057                            .dwcfi  undefined, 97
    5058                            .dwcfi  undefined, 98
    5059                            .dwcfi  undefined, 99
    5060                            .dwcfi  undefined, 100
    5061                            .dwcfi  undefined, 101
    5062                            .dwcfi  undefined, 102
    5063                            .dwcfi  undefined, 103
    5064                            .dwcfi  undefined, 104
    5065                            .dwcfi  undefined, 105
    5066                            .dwcfi  undefined, 106
    5067                            .dwcfi  undefined, 107
    5068                            .dwcfi  undefined, 108
    5069                            .dwcfi  undefined, 109
    5070                            .dwcfi  undefined, 110
    5071                            .dwcfi  undefined, 111
    5072                            .dwcfi  undefined, 112
    5073                            .dwcfi  undefined, 113
    5074                            .dwcfi  undefined, 114
    5075                            .dwcfi  undefined, 115
    5076                            .dwcfi  undefined, 116
    5077                            .dwcfi  undefined, 117
    5078                            .dwcfi  undefined, 118
    5079                            .dwcfi  undefined, 119
    5080                            .dwcfi  undefined, 120
    5081                            .dwcfi  undefined, 121
    5082                            .dwcfi  undefined, 122
    5083                            .dwcfi  undefined, 123
    5084                            .dwcfi  undefined, 124
    5085                            .dwcfi  undefined, 125
    5086                            .dwcfi  undefined, 126
    5087                            .dwcfi  undefined, 127
    5088                            .dwendentry
    5089                            .dwendtag $C$DW$CU
    5090                    

No Assembly Errors, No Assembly Warnings
