// Seed: 3910081576
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  final $display(1 ^ id_1, 1'b0, 1);
  module_0(
      id_1, id_1, id_1
  );
  wire id_3, id_4;
  wire id_5;
  assign id_3 = id_4;
  wire id_8;
  always @(id_7 or posedge 1) begin
    for (id_7 = 1; 1; id_5 = id_4) #1;
    $display(1);
  end
  tri0 id_9 = 1'b0;
  wire id_10 = id_5;
  wire id_11;
  assign id_9 = "" == 1;
endmodule
