# FPGA
Verilog and VHDL codes

## SpikeDriver
Spiking Neural Network project with FPGA  
Materials: FPGA DE1-SoC, Raspberry, Analisador LÃ³gico CY7C68013A  

![Sp_D](https://user-images.githubusercontent.com/75814665/187528797-ad38c31e-09b4-4eb5-8023-1cbb2adaf3a9.png)

## primo_Nios
Microprocessor NIOS2 project with adaptations for the EP4CE6 device.  
Revision Name	ut_primo_Nios  
Top-level Entity Name	ut_primo_Nios  
Family	Cyclone IV E  
Device	EP4CE6E22C8  
Timing Models	Final  
Total logic elements	3,207 / 6,272 ( 51 % )  
Total registers	1862  
Total pins	10 / 92 ( 11 % )  
Total virtual pins	0  
Total memory bits	128,512 / 276,480 ( 46 % )  
Embedded Multiplier 9-bit elements	6 / 30 ( 20 % )  
Total PLLs	0 / 2 ( 0 % )  


