Information: Updating design information... (UID-85)
Warning: Design 'CPU' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CPU
Version: F-2011.09-SP3
Date   : Wed Oct 26 20:53:13 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: U_CU/execute_sig_d2_reg[IMM_SEL]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_DATAPATH/U_ALU_OUT_REG_EM/reg_mem_reg[30]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CPU                5K_hvratio_1_4        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CU/execute_sig_d2_reg[IMM_SEL]/CK (SDFFR_X1)          0.00 #     0.00 r
  U_CU/execute_sig_d2_reg[IMM_SEL]/Q (SDFFR_X1)           0.09       0.09 r
  U_CU/CTRL_WORD[IMM_SEL] (CU)                            0.00       0.09 r
  U_DATAPATH/CTRL_WORD[IMM_SEL] (DATAPATH)                0.00       0.09 r
  U_DATAPATH/U25/Z (CLKBUF_X3)                            0.06       0.15 r
  U_DATAPATH/U219/Z (MUX2_X1)                             0.09       0.24 f
  U_DATAPATH/U_ALU/B[10] (ALU_DATA_W32)                   0.00       0.24 f
  U_DATAPATH/U_ALU/U320/Z (BUF_X1)                        0.05       0.29 f
  U_DATAPATH/U_ALU/add_444/B[10] (ALU_DATA_W32_DW01_add_2)
                                                          0.00       0.29 f
  U_DATAPATH/U_ALU/add_444/U88/ZN (OR2_X2)                0.07       0.36 f
  U_DATAPATH/U_ALU/add_444/U293/ZN (NAND2_X1)             0.04       0.39 r
  U_DATAPATH/U_ALU/add_444/U81/ZN (OAI211_X1)             0.04       0.43 f
  U_DATAPATH/U_ALU/add_444/U138/ZN (AOI22_X1)             0.06       0.49 r
  U_DATAPATH/U_ALU/add_444/U93/ZN (NAND3_X1)              0.04       0.54 f
  U_DATAPATH/U_ALU/add_444/U30/ZN (NAND3_X1)              0.04       0.58 r
  U_DATAPATH/U_ALU/add_444/U96/ZN (NAND4_X1)              0.04       0.62 f
  U_DATAPATH/U_ALU/add_444/U97/ZN (NAND2_X1)              0.04       0.66 r
  U_DATAPATH/U_ALU/add_444/U112/ZN (NAND2_X1)             0.03       0.69 f
  U_DATAPATH/U_ALU/add_444/U59/ZN (NAND2_X1)              0.03       0.72 r
  U_DATAPATH/U_ALU/add_444/U55/ZN (AND2_X1)               0.04       0.76 r
  U_DATAPATH/U_ALU/add_444/U56/ZN (NOR2_X1)               0.02       0.79 f
  U_DATAPATH/U_ALU/add_444/U175/ZN (XNOR2_X1)             0.06       0.84 f
  U_DATAPATH/U_ALU/add_444/SUM[30] (ALU_DATA_W32_DW01_add_2)
                                                          0.00       0.84 f
  U_DATAPATH/U_ALU/U147/ZN (NAND2_X1)                     0.03       0.87 r
  U_DATAPATH/U_ALU/U146/ZN (AND2_X1)                      0.04       0.91 r
  U_DATAPATH/U_ALU/U816/ZN (NAND2_X1)                     0.03       0.94 f
  U_DATAPATH/U_ALU/RES[30] (ALU_DATA_W32)                 0.00       0.94 f
  U_DATAPATH/U_ALU_OUT_REG_EM/DIN[30] (REG_PIPO_32_00000000_00000000_5)
                                                          0.00       0.94 f
  U_DATAPATH/U_ALU_OUT_REG_EM/U78/ZN (NAND2_X1)           0.03       0.97 r
  U_DATAPATH/U_ALU_OUT_REG_EM/U3/ZN (NAND2_X1)            0.03       1.00 f
  U_DATAPATH/U_ALU_OUT_REG_EM/reg_mem_reg[30]/D (DFFR_X1)
                                                          0.01       1.01 f
  data arrival time                                                  1.01

  clock CLK (rise edge)                                   1.05       1.05
  clock network delay (ideal)                             0.00       1.05
  U_DATAPATH/U_ALU_OUT_REG_EM/reg_mem_reg[30]/CK (DFFR_X1)
                                                          0.00       1.05 r
  library setup time                                     -0.04       1.01
  data required time                                                 1.01
  --------------------------------------------------------------------------
  data required time                                                 1.01
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
