{
  "IOs": {
    "inputs": [],
    "outputs": [
      {
        "bitwidth": 16,
        "datafile": "hw_output.raw",
        "name": "hw_output_stencil",
        "shape": [
          8,
          8,
          64
        ],
        "io_tiles": [
          {
            "name": "io16_hw_output_stencil_clkwrk_32_op_hcompute_hw_output_stencil_write_0",
            "addr": {
              "cycle_starting_addr": [
                0
              ],
              "cycle_stride": [
                1,
                1,
                1
              ],
              "dimensionality": 3,
              "extent": [
                32,
                8,
                2
              ],
              "write_data_starting_addr": [
                0
              ],
              "write_data_stride": [
                2,
                2,
                -125
              ]
            },
            "mode": "RV",
            "x_pos": 12,
            "y_pos": 0
          },
          {
            "name": "io16_hw_output_stencil_clkwrk_36_op_hcompute_hw_output_stencil_4_write_0",
            "addr": {
              "cycle_starting_addr": [
                0
              ],
              "cycle_stride": [
                1,
                1,
                1
              ],
              "dimensionality": 3,
             "extent": [
                32,
                8,
                2
              ],
              "write_data_starting_addr": [
                0
              ],
              "write_data_stride": [
                2,
                2,
                -125
              ]
            },
            "mode": "RV",
            "x_pos": 13,
            "y_pos": 0
          },
          {
            "name": "io16_hw_output_stencil_clkwrk_40_op_hcompute_hw_output_stencil_8_write_0",
            "addr": {
              "cycle_starting_addr": [
                0
              ],
              "cycle_stride": [
                1,
                1,
                1
              ],
              "dimensionality": 3,
             "extent": [
                32,
                8,
                2
              ],
              "write_data_starting_addr": [
                0
              ],
              "write_data_stride": [
                2,
                2,
                -125
              ]
            },
            "mode": "RV",
            "x_pos": 14,
            "y_pos": 0
          },
          {
            "name": "io16_hw_output_stencil_clkwrk_44_op_hcompute_hw_output_stencil_12_write_0",
            "addr": {
              "cycle_starting_addr": [
                0
              ],
              "cycle_stride": [
                1,
                1,
                1
              ],
              "dimensionality": 3,
             "extent": [
                32,
                8,
                2
              ],
              "write_data_starting_addr": [
                0
              ],
              "write_data_stride": [
                2,
                2,
                -125
              ]
            },
            "mode": "RV",
            "x_pos": 15,
            "y_pos": 0
          },
          {
            "name": "io16_hw_output_stencil_clkwrk_48_op_hcompute_hw_output_stencil_16_write_0",
            "addr": {
              "cycle_starting_addr": [
                0
              ],
              "cycle_stride": [
                1,
                1,
                1
              ],
              "dimensionality": 3,
            "extent": [
                32,
                8,
                2
              ],
              "write_data_starting_addr": [
                0
              ],
              "write_data_stride": [
                2,
                2,
                -125
              ]
            },
            "mode": "RV",
            "x_pos": 16,
            "y_pos": 0
          },
          {
            "name": "io16_hw_output_stencil_clkwrk_52_op_hcompute_hw_output_stencil_20_write_0",
            "addr": {
              "cycle_starting_addr": [
                0
              ],
              "cycle_stride": [
                1,
                1,
                1
              ],
              "dimensionality": 3,
             "extent": [
                32,
                8,
                2
              ],
              "write_data_starting_addr": [
                0
              ],
              "write_data_stride": [
                2,
                2,
                -125
              ]
            },
            "mode": "RV",
            "x_pos": 17,
            "y_pos": 0
          },
          {
            "name": "io16_hw_output_stencil_clkwrk_56_op_hcompute_hw_output_stencil_24_write_0",
            "addr": {
              "cycle_starting_addr": [
                0
              ],
              "cycle_stride": [
                1,
                1,
                1
              ],
              "dimensionality": 3,
           "extent": [
                32,
                8,
                2
              ],
              "write_data_starting_addr": [
                0
              ],
              "write_data_stride": [
                2,
                2,
                -125
              ]
            },
            "mode": "RV",
            "x_pos": 18,
            "y_pos": 0
          },
          {
            "name": "io16_hw_output_stencil_clkwrk_60_op_hcompute_hw_output_stencil_28_write_0",
            "addr": {
              "cycle_starting_addr": [
                0
              ],
              "cycle_stride": [
                1,
                1,
                1
              ],
              "dimensionality": 3,
         "extent": [
                32,
                8,
                2
              ],
              "write_data_starting_addr": [
                0
              ],
              "write_data_stride": [
                2,
                2,
                -125
              ]
            },
            "mode": "RV",
            "x_pos": 19,
            "y_pos": 0
          }
        ]
      }
    ],
    "mu_inputs": [
      {
        "bitwidth": 16,
        "datafile": "mu_hw_input_stencil.raw",
        "name": "mu_hw_input_stencil",
        "shape": [
          64,
          64
        ],
        "mu_io_tiles": [
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_0_op_hcompute_mu_hw_input_global_wrapper_stencil_read_0",
            "x_pos": 10,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_1_op_hcompute_mu_hw_input_global_wrapper_stencil_1_read_0",
            "x_pos": 10,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_2_op_hcompute_mu_hw_input_global_wrapper_stencil_2_read_0",
            "x_pos": 11,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_3_op_hcompute_mu_hw_input_global_wrapper_stencil_3_read_0",
            "x_pos": 11,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_4_op_hcompute_mu_hw_input_global_wrapper_stencil_4_read_0",
            "x_pos": 12,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_5_op_hcompute_mu_hw_input_global_wrapper_stencil_5_read_0",
            "x_pos": 12,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_6_op_hcompute_mu_hw_input_global_wrapper_stencil_6_read_0",
            "x_pos": 13,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_7_op_hcompute_mu_hw_input_global_wrapper_stencil_7_read_0",
            "x_pos": 13,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_8_op_hcompute_mu_hw_input_global_wrapper_stencil_8_read_0",
            "x_pos": 14,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_9_op_hcompute_mu_hw_input_global_wrapper_stencil_9_read_0",
            "x_pos": 14,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_10_op_hcompute_mu_hw_input_global_wrapper_stencil_10_read_0",
            "x_pos": 15,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_11_op_hcompute_mu_hw_input_global_wrapper_stencil_11_read_0",
            "x_pos": 15,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_12_op_hcompute_mu_hw_input_global_wrapper_stencil_12_read_0",
            "x_pos": 16,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_13_op_hcompute_mu_hw_input_global_wrapper_stencil_13_read_0",
            "x_pos": 16,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_14_op_hcompute_mu_hw_input_global_wrapper_stencil_14_read_0",
            "x_pos": 17,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_15_op_hcompute_mu_hw_input_global_wrapper_stencil_15_read_0",
            "x_pos": 17,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_16_op_hcompute_mu_hw_input_global_wrapper_stencil_16_read_0",
            "x_pos": 18,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_17_op_hcompute_mu_hw_input_global_wrapper_stencil_17_read_0",
            "x_pos": 18,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_18_op_hcompute_mu_hw_input_global_wrapper_stencil_18_read_0",
            "x_pos": 19,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_19_op_hcompute_mu_hw_input_global_wrapper_stencil_19_read_0",
            "x_pos": 19,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_20_op_hcompute_mu_hw_input_global_wrapper_stencil_20_read_0",
            "x_pos": 20,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_21_op_hcompute_mu_hw_input_global_wrapper_stencil_21_read_0",
            "x_pos": 20,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_22_op_hcompute_mu_hw_input_global_wrapper_stencil_22_read_0",
            "x_pos": 21,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_23_op_hcompute_mu_hw_input_global_wrapper_stencil_23_read_0",
            "x_pos": 21,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_24_op_hcompute_mu_hw_input_global_wrapper_stencil_24_read_0",
            "x_pos": 22,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_25_op_hcompute_mu_hw_input_global_wrapper_stencil_25_read_0",
            "x_pos": 22,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_26_op_hcompute_mu_hw_input_global_wrapper_stencil_26_read_0",
            "x_pos": 23,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_27_op_hcompute_mu_hw_input_global_wrapper_stencil_27_read_0",
            "x_pos": 23,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_28_op_hcompute_mu_hw_input_global_wrapper_stencil_28_read_0",
            "x_pos": 24,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_29_op_hcompute_mu_hw_input_global_wrapper_stencil_29_read_0",
            "x_pos": 24,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_30_op_hcompute_mu_hw_input_global_wrapper_stencil_30_read_0",
            "x_pos": 25,
            "y_pos": 17
          },
          {
            "name": "MU_io16in_mu_hw_input_stencil_clkwrk_31_op_hcompute_mu_hw_input_global_wrapper_stencil_31_read_0",
            "x_pos": 25,
            "y_pos": 17
          }
        ]
      }
    ]
  },
  "testing": {
    "interleaved_input": [
      "input.pgm"
    ],
    "interleaved_output": [
      "gold.pgm"
    ],
    "bitstream": "zircon_hello_world_fake_conv2d_mu_io.bs",
    "coreir": "design_top.json",
    "placement": "design.place"
  }
}