set_min_delay 4.0 -rise -rise_from and1 -fall_from core_clock -fall_through adder1 -to port* -ignore_clock_latency -reset_path
