{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 10 00:50:54 2016 " "Info: Processing started: Sat Sep 10 00:50:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off clk -c clk --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off clk -c clk --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 11 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register COUNT_OUT\[0\] register COUNT_OUT\[29\] 205.21 MHz 4.873 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 205.21 MHz between source register \"COUNT_OUT\[0\]\" and destination register \"COUNT_OUT\[29\]\" (period= 4.873 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.607 ns + Longest register register " "Info: + Longest register to register delay is 4.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNT_OUT\[0\] 1 REG LCFF_X27_Y12_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y12_N1; Fanout = 3; REG Node = 'COUNT_OUT\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT_OUT[0] } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.621 ns) 1.374 ns COUNT_OUT\[1\]~30 2 COMB LCCOMB_X27_Y12_N4 2 " "Info: 2: + IC(0.753 ns) + CELL(0.621 ns) = 1.374 ns; Loc. = LCCOMB_X27_Y12_N4; Fanout = 2; COMB Node = 'COUNT_OUT\[1\]~30'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.374 ns" { COUNT_OUT[0] COUNT_OUT[1]~30 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.460 ns COUNT_OUT\[2\]~32 3 COMB LCCOMB_X27_Y12_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.460 ns; Loc. = LCCOMB_X27_Y12_N6; Fanout = 2; COMB Node = 'COUNT_OUT\[2\]~32'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { COUNT_OUT[1]~30 COUNT_OUT[2]~32 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.546 ns COUNT_OUT\[3\]~34 4 COMB LCCOMB_X27_Y12_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.546 ns; Loc. = LCCOMB_X27_Y12_N8; Fanout = 2; COMB Node = 'COUNT_OUT\[3\]~34'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { COUNT_OUT[2]~32 COUNT_OUT[3]~34 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.632 ns COUNT_OUT\[4\]~36 5 COMB LCCOMB_X27_Y12_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.632 ns; Loc. = LCCOMB_X27_Y12_N10; Fanout = 2; COMB Node = 'COUNT_OUT\[4\]~36'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { COUNT_OUT[3]~34 COUNT_OUT[4]~36 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.718 ns COUNT_OUT\[5\]~38 6 COMB LCCOMB_X27_Y12_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.718 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 2; COMB Node = 'COUNT_OUT\[5\]~38'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { COUNT_OUT[4]~36 COUNT_OUT[5]~38 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.908 ns COUNT_OUT\[6\]~40 7 COMB LCCOMB_X27_Y12_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.190 ns) = 1.908 ns; Loc. = LCCOMB_X27_Y12_N14; Fanout = 2; COMB Node = 'COUNT_OUT\[6\]~40'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { COUNT_OUT[5]~38 COUNT_OUT[6]~40 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.994 ns COUNT_OUT\[7\]~42 8 COMB LCCOMB_X27_Y12_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.994 ns; Loc. = LCCOMB_X27_Y12_N16; Fanout = 2; COMB Node = 'COUNT_OUT\[7\]~42'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { COUNT_OUT[6]~40 COUNT_OUT[7]~42 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.080 ns COUNT_OUT\[8\]~44 9 COMB LCCOMB_X27_Y12_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.080 ns; Loc. = LCCOMB_X27_Y12_N18; Fanout = 2; COMB Node = 'COUNT_OUT\[8\]~44'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { COUNT_OUT[7]~42 COUNT_OUT[8]~44 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.166 ns COUNT_OUT\[9\]~46 10 COMB LCCOMB_X27_Y12_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.166 ns; Loc. = LCCOMB_X27_Y12_N20; Fanout = 2; COMB Node = 'COUNT_OUT\[9\]~46'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { COUNT_OUT[8]~44 COUNT_OUT[9]~46 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.252 ns COUNT_OUT\[10\]~48 11 COMB LCCOMB_X27_Y12_N22 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.252 ns; Loc. = LCCOMB_X27_Y12_N22; Fanout = 2; COMB Node = 'COUNT_OUT\[10\]~48'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { COUNT_OUT[9]~46 COUNT_OUT[10]~48 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.338 ns COUNT_OUT\[11\]~50 12 COMB LCCOMB_X27_Y12_N24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.338 ns; Loc. = LCCOMB_X27_Y12_N24; Fanout = 2; COMB Node = 'COUNT_OUT\[11\]~50'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { COUNT_OUT[10]~48 COUNT_OUT[11]~50 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.424 ns COUNT_OUT\[12\]~52 13 COMB LCCOMB_X27_Y12_N26 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.424 ns; Loc. = LCCOMB_X27_Y12_N26; Fanout = 2; COMB Node = 'COUNT_OUT\[12\]~52'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { COUNT_OUT[11]~50 COUNT_OUT[12]~52 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.510 ns COUNT_OUT\[13\]~54 14 COMB LCCOMB_X27_Y12_N28 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.510 ns; Loc. = LCCOMB_X27_Y12_N28; Fanout = 2; COMB Node = 'COUNT_OUT\[13\]~54'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { COUNT_OUT[12]~52 COUNT_OUT[13]~54 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.685 ns COUNT_OUT\[14\]~56 15 COMB LCCOMB_X27_Y12_N30 2 " "Info: 15: + IC(0.000 ns) + CELL(0.175 ns) = 2.685 ns; Loc. = LCCOMB_X27_Y12_N30; Fanout = 2; COMB Node = 'COUNT_OUT\[14\]~56'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { COUNT_OUT[13]~54 COUNT_OUT[14]~56 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.771 ns COUNT_OUT\[15\]~58 16 COMB LCCOMB_X27_Y11_N0 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.771 ns; Loc. = LCCOMB_X27_Y11_N0; Fanout = 2; COMB Node = 'COUNT_OUT\[15\]~58'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { COUNT_OUT[14]~56 COUNT_OUT[15]~58 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.857 ns COUNT_OUT\[16\]~60 17 COMB LCCOMB_X27_Y11_N2 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 2.857 ns; Loc. = LCCOMB_X27_Y11_N2; Fanout = 2; COMB Node = 'COUNT_OUT\[16\]~60'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { COUNT_OUT[15]~58 COUNT_OUT[16]~60 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.943 ns COUNT_OUT\[17\]~62 18 COMB LCCOMB_X27_Y11_N4 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 2.943 ns; Loc. = LCCOMB_X27_Y11_N4; Fanout = 2; COMB Node = 'COUNT_OUT\[17\]~62'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { COUNT_OUT[16]~60 COUNT_OUT[17]~62 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.029 ns COUNT_OUT\[18\]~64 19 COMB LCCOMB_X27_Y11_N6 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.029 ns; Loc. = LCCOMB_X27_Y11_N6; Fanout = 2; COMB Node = 'COUNT_OUT\[18\]~64'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { COUNT_OUT[17]~62 COUNT_OUT[18]~64 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.115 ns COUNT_OUT\[19\]~66 20 COMB LCCOMB_X27_Y11_N8 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.115 ns; Loc. = LCCOMB_X27_Y11_N8; Fanout = 2; COMB Node = 'COUNT_OUT\[19\]~66'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { COUNT_OUT[18]~64 COUNT_OUT[19]~66 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.201 ns COUNT_OUT\[20\]~68 21 COMB LCCOMB_X27_Y11_N10 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.201 ns; Loc. = LCCOMB_X27_Y11_N10; Fanout = 2; COMB Node = 'COUNT_OUT\[20\]~68'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { COUNT_OUT[19]~66 COUNT_OUT[20]~68 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.287 ns COUNT_OUT\[21\]~70 22 COMB LCCOMB_X27_Y11_N12 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.287 ns; Loc. = LCCOMB_X27_Y11_N12; Fanout = 2; COMB Node = 'COUNT_OUT\[21\]~70'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { COUNT_OUT[20]~68 COUNT_OUT[21]~70 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.477 ns COUNT_OUT\[22\]~72 23 COMB LCCOMB_X27_Y11_N14 2 " "Info: 23: + IC(0.000 ns) + CELL(0.190 ns) = 3.477 ns; Loc. = LCCOMB_X27_Y11_N14; Fanout = 2; COMB Node = 'COUNT_OUT\[22\]~72'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { COUNT_OUT[21]~70 COUNT_OUT[22]~72 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.563 ns COUNT_OUT\[23\]~74 24 COMB LCCOMB_X27_Y11_N16 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.563 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 2; COMB Node = 'COUNT_OUT\[23\]~74'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { COUNT_OUT[22]~72 COUNT_OUT[23]~74 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.649 ns COUNT_OUT\[24\]~76 25 COMB LCCOMB_X27_Y11_N18 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 3.649 ns; Loc. = LCCOMB_X27_Y11_N18; Fanout = 2; COMB Node = 'COUNT_OUT\[24\]~76'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { COUNT_OUT[23]~74 COUNT_OUT[24]~76 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.735 ns COUNT_OUT\[25\]~78 26 COMB LCCOMB_X27_Y11_N20 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 3.735 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 2; COMB Node = 'COUNT_OUT\[25\]~78'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { COUNT_OUT[24]~76 COUNT_OUT[25]~78 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.821 ns COUNT_OUT\[26\]~80 27 COMB LCCOMB_X27_Y11_N22 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 3.821 ns; Loc. = LCCOMB_X27_Y11_N22; Fanout = 2; COMB Node = 'COUNT_OUT\[26\]~80'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { COUNT_OUT[25]~78 COUNT_OUT[26]~80 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.907 ns COUNT_OUT\[27\]~82 28 COMB LCCOMB_X27_Y11_N24 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 3.907 ns; Loc. = LCCOMB_X27_Y11_N24; Fanout = 2; COMB Node = 'COUNT_OUT\[27\]~82'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { COUNT_OUT[26]~80 COUNT_OUT[27]~82 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.993 ns COUNT_OUT\[28\]~84 29 COMB LCCOMB_X27_Y11_N26 1 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 3.993 ns; Loc. = LCCOMB_X27_Y11_N26; Fanout = 1; COMB Node = 'COUNT_OUT\[28\]~84'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { COUNT_OUT[27]~82 COUNT_OUT[28]~84 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.499 ns COUNT_OUT\[29\]~85 30 COMB LCCOMB_X27_Y11_N28 1 " "Info: 30: + IC(0.000 ns) + CELL(0.506 ns) = 4.499 ns; Loc. = LCCOMB_X27_Y11_N28; Fanout = 1; COMB Node = 'COUNT_OUT\[29\]~85'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { COUNT_OUT[28]~84 COUNT_OUT[29]~85 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.607 ns COUNT_OUT\[29\] 31 REG LCFF_X27_Y11_N29 2 " "Info: 31: + IC(0.000 ns) + CELL(0.108 ns) = 4.607 ns; Loc. = LCFF_X27_Y11_N29; Fanout = 2; REG Node = 'COUNT_OUT\[29\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { COUNT_OUT[29]~85 COUNT_OUT[29] } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.854 ns ( 83.66 % ) " "Info: Total cell delay = 3.854 ns ( 83.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.753 ns ( 16.34 % ) " "Info: Total interconnect delay = 0.753 ns ( 16.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.607 ns" { COUNT_OUT[0] COUNT_OUT[1]~30 COUNT_OUT[2]~32 COUNT_OUT[3]~34 COUNT_OUT[4]~36 COUNT_OUT[5]~38 COUNT_OUT[6]~40 COUNT_OUT[7]~42 COUNT_OUT[8]~44 COUNT_OUT[9]~46 COUNT_OUT[10]~48 COUNT_OUT[11]~50 COUNT_OUT[12]~52 COUNT_OUT[13]~54 COUNT_OUT[14]~56 COUNT_OUT[15]~58 COUNT_OUT[16]~60 COUNT_OUT[17]~62 COUNT_OUT[18]~64 COUNT_OUT[19]~66 COUNT_OUT[20]~68 COUNT_OUT[21]~70 COUNT_OUT[22]~72 COUNT_OUT[23]~74 COUNT_OUT[24]~76 COUNT_OUT[25]~78 COUNT_OUT[26]~80 COUNT_OUT[27]~82 COUNT_OUT[28]~84 COUNT_OUT[29]~85 COUNT_OUT[29] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.607 ns" { COUNT_OUT[0] {} COUNT_OUT[1]~30 {} COUNT_OUT[2]~32 {} COUNT_OUT[3]~34 {} COUNT_OUT[4]~36 {} COUNT_OUT[5]~38 {} COUNT_OUT[6]~40 {} COUNT_OUT[7]~42 {} COUNT_OUT[8]~44 {} COUNT_OUT[9]~46 {} COUNT_OUT[10]~48 {} COUNT_OUT[11]~50 {} COUNT_OUT[12]~52 {} COUNT_OUT[13]~54 {} COUNT_OUT[14]~56 {} COUNT_OUT[15]~58 {} COUNT_OUT[16]~60 {} COUNT_OUT[17]~62 {} COUNT_OUT[18]~64 {} COUNT_OUT[19]~66 {} COUNT_OUT[20]~68 {} COUNT_OUT[21]~70 {} COUNT_OUT[22]~72 {} COUNT_OUT[23]~74 {} COUNT_OUT[24]~76 {} COUNT_OUT[25]~78 {} COUNT_OUT[26]~80 {} COUNT_OUT[27]~82 {} COUNT_OUT[28]~84 {} COUNT_OUT[29]~85 {} COUNT_OUT[29] {} } { 0.000ns 0.753ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.766 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 30 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 30; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 2.766 ns COUNT_OUT\[29\] 3 REG LCFF_X27_Y11_N29 2 " "Info: 3: + IC(0.857 ns) + CELL(0.666 ns) = 2.766 ns; Loc. = LCFF_X27_Y11_N29; Fanout = 2; REG Node = 'COUNT_OUT\[29\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { CLK~clkctrl COUNT_OUT[29] } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 63.85 % ) " "Info: Total cell delay = 1.766 ns ( 63.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 36.15 % ) " "Info: Total interconnect delay = 1.000 ns ( 36.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { CLK CLK~clkctrl COUNT_OUT[29] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNT_OUT[29] {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.768 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 30 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 30; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.666 ns) 2.768 ns COUNT_OUT\[0\] 3 REG LCFF_X27_Y12_N1 3 " "Info: 3: + IC(0.859 ns) + CELL(0.666 ns) = 2.768 ns; Loc. = LCFF_X27_Y12_N1; Fanout = 3; REG Node = 'COUNT_OUT\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { CLK~clkctrl COUNT_OUT[0] } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 63.80 % ) " "Info: Total cell delay = 1.766 ns ( 63.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 36.20 % ) " "Info: Total interconnect delay = 1.002 ns ( 36.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { CLK CLK~clkctrl COUNT_OUT[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNT_OUT[0] {} } { 0.000ns 0.000ns 0.143ns 0.859ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { CLK CLK~clkctrl COUNT_OUT[29] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNT_OUT[29] {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { CLK CLK~clkctrl COUNT_OUT[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNT_OUT[0] {} } { 0.000ns 0.000ns 0.143ns 0.859ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.607 ns" { COUNT_OUT[0] COUNT_OUT[1]~30 COUNT_OUT[2]~32 COUNT_OUT[3]~34 COUNT_OUT[4]~36 COUNT_OUT[5]~38 COUNT_OUT[6]~40 COUNT_OUT[7]~42 COUNT_OUT[8]~44 COUNT_OUT[9]~46 COUNT_OUT[10]~48 COUNT_OUT[11]~50 COUNT_OUT[12]~52 COUNT_OUT[13]~54 COUNT_OUT[14]~56 COUNT_OUT[15]~58 COUNT_OUT[16]~60 COUNT_OUT[17]~62 COUNT_OUT[18]~64 COUNT_OUT[19]~66 COUNT_OUT[20]~68 COUNT_OUT[21]~70 COUNT_OUT[22]~72 COUNT_OUT[23]~74 COUNT_OUT[24]~76 COUNT_OUT[25]~78 COUNT_OUT[26]~80 COUNT_OUT[27]~82 COUNT_OUT[28]~84 COUNT_OUT[29]~85 COUNT_OUT[29] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.607 ns" { COUNT_OUT[0] {} COUNT_OUT[1]~30 {} COUNT_OUT[2]~32 {} COUNT_OUT[3]~34 {} COUNT_OUT[4]~36 {} COUNT_OUT[5]~38 {} COUNT_OUT[6]~40 {} COUNT_OUT[7]~42 {} COUNT_OUT[8]~44 {} COUNT_OUT[9]~46 {} COUNT_OUT[10]~48 {} COUNT_OUT[11]~50 {} COUNT_OUT[12]~52 {} COUNT_OUT[13]~54 {} COUNT_OUT[14]~56 {} COUNT_OUT[15]~58 {} COUNT_OUT[16]~60 {} COUNT_OUT[17]~62 {} COUNT_OUT[18]~64 {} COUNT_OUT[19]~66 {} COUNT_OUT[20]~68 {} COUNT_OUT[21]~70 {} COUNT_OUT[22]~72 {} COUNT_OUT[23]~74 {} COUNT_OUT[24]~76 {} COUNT_OUT[25]~78 {} COUNT_OUT[26]~80 {} COUNT_OUT[27]~82 {} COUNT_OUT[28]~84 {} COUNT_OUT[29]~85 {} COUNT_OUT[29] {} } { 0.000ns 0.753ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { CLK CLK~clkctrl COUNT_OUT[29] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNT_OUT[29] {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { CLK CLK~clkctrl COUNT_OUT[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNT_OUT[0] {} } { 0.000ns 0.000ns 0.143ns 0.859ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK OUTPUT\[1\] COUNT_OUT\[27\] 7.402 ns register " "Info: tco from clock \"CLK\" to destination pin \"OUTPUT\[1\]\" through register \"COUNT_OUT\[27\]\" is 7.402 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.766 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 30 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 30; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 2.766 ns COUNT_OUT\[27\] 3 REG LCFF_X27_Y11_N25 3 " "Info: 3: + IC(0.857 ns) + CELL(0.666 ns) = 2.766 ns; Loc. = LCFF_X27_Y11_N25; Fanout = 3; REG Node = 'COUNT_OUT\[27\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { CLK~clkctrl COUNT_OUT[27] } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 63.85 % ) " "Info: Total cell delay = 1.766 ns ( 63.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 36.15 % ) " "Info: Total interconnect delay = 1.000 ns ( 36.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { CLK CLK~clkctrl COUNT_OUT[27] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNT_OUT[27] {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.332 ns + Longest register pin " "Info: + Longest register to pin delay is 4.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNT_OUT\[27\] 1 REG LCFF_X27_Y11_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y11_N25; Fanout = 3; REG Node = 'COUNT_OUT\[27\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT_OUT[27] } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(3.230 ns) 4.332 ns OUTPUT\[1\] 2 PIN PIN_103 0 " "Info: 2: + IC(1.102 ns) + CELL(3.230 ns) = 4.332 ns; Loc. = PIN_103; Fanout = 0; PIN Node = 'OUTPUT\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.332 ns" { COUNT_OUT[27] OUTPUT[1] } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.230 ns ( 74.56 % ) " "Info: Total cell delay = 3.230 ns ( 74.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.102 ns ( 25.44 % ) " "Info: Total interconnect delay = 1.102 ns ( 25.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.332 ns" { COUNT_OUT[27] OUTPUT[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.332 ns" { COUNT_OUT[27] {} OUTPUT[1] {} } { 0.000ns 1.102ns } { 0.000ns 3.230ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { CLK CLK~clkctrl COUNT_OUT[27] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNT_OUT[27] {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.332 ns" { COUNT_OUT[27] OUTPUT[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.332 ns" { COUNT_OUT[27] {} OUTPUT[1] {} } { 0.000ns 1.102ns } { 0.000ns 3.230ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "C Q 14.339 ns Longest " "Info: Longest tpd from source pin \"C\" to destination pin \"Q\" is 14.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns C 1 PIN PIN_45 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_45; Fanout = 1; PIN Node = 'C'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.731 ns) + CELL(0.651 ns) 7.336 ns Q~1 2 COMB LCCOMB_X2_Y1_N24 1 " "Info: 2: + IC(5.731 ns) + CELL(0.651 ns) = 7.336 ns; Loc. = LCCOMB_X2_Y1_N24; Fanout = 1; COMB Node = 'Q~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.382 ns" { C Q~1 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.957 ns) + CELL(3.046 ns) 14.339 ns Q 3 PIN PIN_97 0 " "Info: 3: + IC(3.957 ns) + CELL(3.046 ns) = 14.339 ns; Loc. = PIN_97; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.003 ns" { Q~1 Q } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj/clock.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.651 ns ( 32.44 % ) " "Info: Total cell delay = 4.651 ns ( 32.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.688 ns ( 67.56 % ) " "Info: Total interconnect delay = 9.688 ns ( 67.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.339 ns" { C Q~1 Q } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "14.339 ns" { C {} C~combout {} Q~1 {} Q {} } { 0.000ns 0.000ns 5.731ns 3.957ns } { 0.000ns 0.954ns 0.651ns 3.046ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 10 00:50:55 2016 " "Info: Processing ended: Sat Sep 10 00:50:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
