0.6
2019.1
May 24 2019
14:51:52
/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/AESL_automem_FFT_input_M_imag.v,1734451778,systemVerilog,,,,AESL_automem_FFT_input_M_imag,/home/adi/hdd/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/AESL_automem_FFT_input_M_real.v,1734451778,systemVerilog,,,,AESL_automem_FFT_input_M_real,/home/adi/hdd/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/AESL_automem_FFT_output_M_imag.v,1734451778,systemVerilog,,,,AESL_automem_FFT_output_M_imag,/home/adi/hdd/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/AESL_automem_FFT_output_M_real.v,1734451778,systemVerilog,,,,AESL_automem_FFT_output_M_real,/home/adi/hdd/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/FFT_stages.v,1734451762,systemVerilog,,,,FFT_stages,/home/adi/hdd/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/FFT_stages_temp1_M_real.v,1734451762,systemVerilog,,,,FFT_stages_temp1_M_real;FFT_stages_temp1_M_real_ram,/home/adi/hdd/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/FFT_stages_temp2_M_real.v,1734451762,systemVerilog,,,,FFT_stages_temp2_M_real;FFT_stages_temp2_M_real_ram,/home/adi/hdd/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/fft_8point.autotb.v,1734451778,systemVerilog,,,,apatb_fft_8point_top,/home/adi/hdd/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/fft_8point.v,1734451762,systemVerilog,,,,fft_8point,/home/adi/hdd/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/fft_8point_FFT_rev_M_real.v,1734451762,systemVerilog,,,,fft_8point_FFT_rev_M_real;fft_8point_FFT_rev_M_real_ram,/home/adi/hdd/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/fft_8point_fadd_32ns_32ns_32_5_full_dsp_1.v,1734451762,systemVerilog,,,,fft_8point_fadd_32ns_32ns_32_5_full_dsp_1,/home/adi/hdd/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/fft_8point_faddfsub_32ns_32ns_32_5_full_dsp_1.v,1734451762,systemVerilog,,,,fft_8point_faddfsub_32ns_32ns_32_5_full_dsp_1,/home/adi/hdd/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/fft_8point_fmul_32ns_32ns_32_4_max_dsp_1.v,1734451762,systemVerilog,,,,fft_8point_fmul_32ns_32ns_32_4_max_dsp_1,/home/adi/hdd/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/fft_8point_fsub_32ns_32ns_32_5_full_dsp_1.v,1734451762,systemVerilog,,,,fft_8point_fsub_32ns_32ns_32_5_full_dsp_1,/home/adi/hdd/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/fft_8point_mux_42_32_1_1.v,1734451762,systemVerilog,,,,fft_8point_mux_42_32_1_1,/home/adi/hdd/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/fft_8point_rev8.v,1734451762,systemVerilog,,,,fft_8point_rev8;fft_8point_rev8_rom,/home/adi/hdd/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/ip/xil_defaultlib/fft_8point_ap_fadd_3_full_dsp_32.vhd,1734451790,vhdl,,,,fft_8point_ap_fadd_3_full_dsp_32,/home/adi/hdd/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/ip/xil_defaultlib/fft_8point_ap_faddfsub_3_full_dsp_32.vhd,1734451791,vhdl,,,,fft_8point_ap_faddfsub_3_full_dsp_32,/home/adi/hdd/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/ip/xil_defaultlib/fft_8point_ap_fmul_2_max_dsp_32.vhd,1734451789,vhdl,,,,fft_8point_ap_fmul_2_max_dsp_32,/home/adi/hdd/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/adi/repo/notes/sem3/ELD_A+_project/ELD_project_2/solution1/sim/verilog/ip/xil_defaultlib/fft_8point_ap_fsub_3_full_dsp_32.vhd,1734451787,vhdl,,,,fft_8point_ap_fsub_3_full_dsp_32,/home/adi/hdd/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
