timestamp 1717587665
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use diffamp_nmos x2 0 -1 3100 -1 0 -6070
use fgcell x1 1 0 2010 0 1 -5490
use tg5v0 tg5v0_0 0 -1 4094 1 0 -6628
parameters sky130_fd_pr__nfet_g5v0d10v5 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__nfet_20v0 l=l w=w a1=as a2=ad p1=ps p2=pd
parameters sky130_fd_pr__nfet_g5v0d16v0 l=l w=w a1=as p1=ps a2=ad p2=pd
node "vsrc" 1 209.676 2758 -5588 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 39936 976 11424 440 0 0 0 0 0 0
node "vtun" 0 723.59 506 -5520 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62400 1000 63504 1008 63504 1008 57600 960 0 0
node "vdd" 2 1093.52 406 -7104 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34544 1152 65280 1456 173952 2196 32400 720 0 0 0 0
node "m1_2900_n7130#" 4 1344.97 2900 -7130 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 313800 6476 0 0 0 0 0 0 0 0 0 0
node "VGND" 1 721.644 2476 -7140 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24000 640 24000 640 64516 1016 64516 1016 57600 960 0 0
node "m1_3134_n6906#" 4 1031.41 3134 -6906 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96584 2108 194600 4092 0 0 0 0 0 0 0 0
node "m1_3868_n6458#" 0 2.39929 3868 -6458 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48 32 0 0 0 0 0 0 0 0 0 0
node "row_en_b" 0 70.9779 3396 -6458 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3596 240 2704 208 0 0 0 0 0 0 0 0
node "m1_3868_n6384#" 0 1.66549 3868 -6384 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0 0 0 0 0 0 0 0 0
node "row_en" 0 86.7253 3868 -6268 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4736 276 3596 240 0 0 0 0 0 0 0 0
node "m1_3360_n5194#" 1 270.688 3360 -5194 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10000 400 65000 1500 0 0 0 0 0 0 0 0
node "m1_3076_n5190#" 0 94.208 3076 -5190 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22632 676 0 0 0 0 0 0 0 0 0 0
node "m1_3736_n5136#" 0 220.216 3736 -5136 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10000 400 11664 432 11664 432 0 0 0 0 0 0
node "m1_2496_n5198#" 0 634.062 2496 -5198 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25280 636 25600 640 180400 2080 32400 720 0 0 0 0
node "VGND" 0 967.231 2126 -5310 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 78400 1120 78400 1120 78400 1120 79520 1128 92584 1220 0 0
node "li_3076_n5190#" 20 149.743 3076 -5190 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26780 672 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1282_n6014#" 7742 0 1282 -6014 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 171000 6916 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1336_n5964#" 1511 1283.93 1336 -5964 mvnmos 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 312001 6454 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "row_en_b" "m1_3868_n6458#" 1.13793
cap "row_en_b" "a_1336_n5964#" 2.75569
cap "m1_2496_n5198#" "VGND" 307.038
cap "a_1282_n6014#" "m1_2496_n5198#" 14.441
cap "vsrc" "m1_2496_n5198#" 46.0901
cap "VGND" "m1_2496_n5198#" 27.5445
cap "m1_3134_n6906#" "m1_2900_n7130#" 175.727
cap "a_1282_n6014#" "VGND" 13.0592
cap "m1_3868_n6384#" "m1_2900_n7130#" 1.43478
cap "m1_3076_n5190#" "m1_3134_n6906#" 3.26154
cap "m1_3360_n5194#" "m1_2900_n7130#" 6.19573
cap "a_1282_n6014#" "vsrc" 3.24109
cap "m1_3076_n5190#" "m1_3360_n5194#" 119.874
cap "m1_2900_n7130#" "m1_3868_n6458#" 3.15252
cap "a_1282_n6014#" "VGND" 3.07939
cap "a_1336_n5964#" "m1_2900_n7130#" 9.87421
cap "m1_3134_n6906#" "m1_3360_n5194#" 3.63739
cap "m1_3076_n5190#" "a_1336_n5964#" 12.6224
cap "vdd" "vtun" 50.4301
cap "li_3076_n5190#" "m1_2900_n7130#" 0.147247
cap "m1_3076_n5190#" "li_3076_n5190#" 74.4358
cap "m1_3134_n6906#" "a_1336_n5964#" 36.3071
cap "m1_3868_n6384#" "m1_3868_n6458#" 1.57143
cap "row_en" "m1_2900_n7130#" 29.5093
cap "m1_3868_n6384#" "a_1336_n5964#" 0.0398869
cap "m1_3134_n6906#" "li_3076_n5190#" 0.101792
cap "m1_3134_n6906#" "vdd" 3.44401
cap "m1_3360_n5194#" "a_1336_n5964#" 22.3797
cap "m1_2900_n7130#" "m1_3736_n5136#" 10.7142
cap "a_1336_n5964#" "m1_3868_n6458#" 0.00127393
cap "m1_3076_n5190#" "m1_3736_n5136#" 1.45967
cap "m1_3360_n5194#" "li_3076_n5190#" 13.0351
cap "row_en" "m1_3868_n6384#" 1.1
cap "m1_2900_n7130#" "m1_2496_n5198#" 3.49877
cap "li_3076_n5190#" "a_1336_n5964#" 11.3799
cap "m1_3076_n5190#" "m1_2496_n5198#" 13.953
cap "vtun" "VGND" 12.0371
cap "m1_3360_n5194#" "m1_3736_n5136#" 13.6972
cap "row_en" "a_1336_n5964#" 0.194383
cap "m1_3134_n6906#" "m1_2496_n5198#" 1.97158
cap "m1_3076_n5190#" "VGND" 3.80263
cap "a_1282_n6014#" "m1_2900_n7130#" 1.32309
cap "m1_3360_n5194#" "m1_2496_n5198#" 18.3212
cap "m1_3134_n6906#" "VGND" 11.3833
cap "vsrc" "m1_2900_n7130#" 0.744645
cap "li_3076_n5190#" "m1_3736_n5136#" 2.51645
cap "VGND" "m1_2900_n7130#" 46.7979
cap "m1_3076_n5190#" "vsrc" 0.640729
cap "a_1282_n6014#" "m1_3134_n6906#" 10.0517
cap "a_1336_n5964#" "m1_2496_n5198#" 22.9935
cap "m1_3360_n5194#" "VGND" 19.8202
cap "m1_3134_n6906#" "vsrc" 15.0574
cap "m1_3134_n6906#" "VGND" 166.186
cap "li_3076_n5190#" "m1_2496_n5198#" 3.8695
cap "a_1336_n5964#" "VGND" 16.0305
cap "row_en_b" "m1_2900_n7130#" 3.65449
cap "m1_3360_n5194#" "vsrc" 45.9459
cap "li_3076_n5190#" "VGND" 1.78505
cap "vsrc" "a_1336_n5964#" 24.2723
cap "m1_3134_n6906#" "row_en_b" 6.41206
cap "m1_3736_n5136#" "m1_2496_n5198#" 11.8408
cap "VGND" "a_1336_n5964#" 5.50044
cap "vsrc" "li_3076_n5190#" 0.668214
cap "m1_3360_n5194#" "row_en_b" 4.39376
cap "m1_3736_n5136#" "VGND" 1.0553
cap "VGND" "vdd" 4.6855
device msubckt sky130_fd_pr__nfet_g5v0d10v5 1336 -5964 1337 -5963 l=100 w=1602 "VSUBS" "a_1336_n5964#" 100 0 "a_1282_n6014#" 0 0 "a_1282_n6014#" 3304 171000,6916
cap "x2/int3" "x2/vout" 35.3523
cap "x2/v1" "x2/vout" 0.660235
cap "x2/int4" "x2/VSS" 13.1551
cap "x2/VDD" "x1/vtun" 2.88129
cap "x2/int4" "a_1282_n6014#" 16.0882
cap "x1/vctrl" "x2/vout" 2.46693
cap "x2/int3" "x2/VDD" 344.031
cap "x2/VDD" "x2/v1" 0.00814081
cap "x2/VDD" "x2/int5" 0.368625
cap "x2/VDD" "x2/int2" 57.3427
cap "x2/v1" "x2/int4" 15.0795
cap "x2/int3" "x2/VSS" 0.387146
cap "x2/VDD" "x2/vout" 11.7997
cap "x1/vctrl" "x2/int4" 12.8589
cap "x2/int2" "x2/VSS" 39.2405
cap "x2/vout" "x2/int4" 0.983726
cap "x2/int3" "x1/vtun" 1.24529
cap "x2/VDD" "x2/int1" 0.202345
cap "x2/int3" "x2/v1" 0.926014
cap "x2/vout" "a_1282_n6014#" 0.0613813
cap "x2/VDD" "x2/int4" 44.8809
cap "x2/VDD" "x2/vb" 3.53661
cap "x2/VDD" "x2/VSS" 16.8722
cap "a_1282_n6014#" "x2/v2" -0.582239
cap "x2/vb" "x2/v2" 93.4813
cap "x2/int4" "x2/v2" 4.64019
cap "x2/v1" "x2/v2" 7.19865
cap "tg5v0_0/en" "x1/vinj" 0.150432
cap "x2/VSS" "x2/int3" 110.134
cap "x2/int1" "x2/v2" 16.7491
cap "x2/VSS" "x1/vsrc" -0.0213292
cap "x1/vinj_en_b" "x1/vinj" 0.306282
cap "x2/v2" "x2/int2" 43.1391
cap "x1/vinj" "x2/int5" 0.14044
cap "x1/vctrl" "x2/v2" 5.56088
cap "x2/vb" "x1/vinj" 13.0668
cap "x2/int4" "x1/vinj" 45.6643
cap "x2/VSS" "x2/v2" 198.258
cap "tg5v0_0/en" "x2/vb" 0.0584628
cap "x2/v1" "x1/vinj" 0.969757
cap "x2/v2" "x1/a_697_110#" 0.0762456
cap "x2/int1" "x1/vinj" 27.087
cap "x2/vb" "x1/vinj_en_b" 0.148269
cap "x2/int3" "x2/v2" 361.585
cap "x1/vsrc" "x2/v2" 0.0445823
cap "a_1282_n6014#" "x2/vb" 0.927658
cap "x2/VDD" "x2/VSS" 10.6793
cap "x2/int4" "a_1282_n6014#" 53.6435
cap "x2/int1" "a_1282_n6014#" 16.2761
cap "x2/v1" "x2/vb" 2.29401
cap "x1/vinj" "tg5v0_0/vout" 0.161897
cap "x2/VSS" "x1/vinj" 1.82884
cap "a_1282_n6014#" "x2/int2" 4.10954
cap "x2/int4" "x2/v1" 67.6166
cap "x2/int1" "x2/v1" 14.3252
cap "x2/int3" "x1/vinj" 0.0691335
cap "x2/VSS" "x1/vinj_en_b" 1.07402
cap "x2/int4" "x1/vctrl" 20.6246
cap "x2/VSS" "x2/int5" 1.95688
cap "x2/v1" "x2/int2" 4.99136
cap "a_1282_n6014#" "x2/VSS" -0.292587
cap "x2/int4" "x2/VSS" 17.5494
cap "x2/VSS" "x2/vb" 33.2255
cap "x1/vctrl" "x2/int2" 8.35721
cap "x2/v1" "x2/VSS" 0.449022
cap "x2/v2" "x1/vinj" 3.01119
cap "x2/int3" "x2/vb" -2.33636
cap "x2/int1" "x2/VSS" 8.38163
cap "x1/vinj_en_b" "x2/v2" 0.195705
cap "x2/VSS" "x2/int2" 0.0920169
cap "x2/v1" "x2/int3" 0.00483311
cap "x2/v2" "x2/int5" 5.80128
cap "x2/v1" "x1/vsrc" 0.0781327
cap "x2/v1" "x2/int3" 0.386649
cap "x1/vsrc" "x2/VSS" -0.0853166
cap "tg5v0_0/vout" "x2/VSS" 7.24322
cap "x2/VSS" "x2/v2" -0.20928
cap "x2/int1" "x1/vinj_en_b" 2.5819
cap "x2/v1" "tg5v0_0/en" 0.0535608
cap "x2/int3" "x2/v2" 166.308
cap "x2/vb" "x2/v2" 0.110669
cap "x1/vinj" "x1/vinj_en_b" -3.00536
cap "a_1282_n6014#" "x2/VSS" -0.602695
cap "x1/vinj" "x2/int5" 0.343764
cap "tg5v0_0/vout" "tg5v0_0/en" -0.0619344
cap "x2/VSS" "x2/int3" 82.4821
cap "a_1282_n6014#" "x1/vinj" 3.69064
cap "x2/VSS" "tg5v0_0/en" 11.245
cap "x2/v1" "x2/int2" 0.150341
cap "x2/v1" "x2/int1" 1.70805
cap "x1/vinj" "x2/v1" 319.016
cap "x2/int4" "x1/vinj" 72.7033
cap "x2/int5" "x1/vinj_en_b" 0.697608
cap "x2/v2" "x2/int1" 4.55439
cap "x1/vinj" "x2/v2" 48.2589
cap "x2/VSS" "x2/int1" 0.0378813
cap "a_1282_n6014#" "x1/vinj" 3.69064
cap "x1/vinj" "x2/VSS" 3.89764
cap "x2/v1" "x1/vinj_en_b" 24.4006
cap "x2/int4" "x1/vinj_en_b" 0.100838
cap "x1/vinj" "x2/vb" 3.73654
cap "tg5v0_0/en" "x2/int1" 0.0344222
cap "x2/v2" "x1/vinj_en_b" 11.0936
cap "x2/v2" "x2/int5" 0.10536
cap "x2/VSS" "x1/vinj_en_b" -1.73724
cap "x2/int4" "x2/v1" 55.1403
cap "x2/vb" "x1/vinj_en_b" 0.239129
cap "tg5v0_0/vout" "x2/v1" 1.52118
cap "x1/vsrc" "x2/int4" 0.214678
cap "x2/v1" "x2/v2" 1.51708
cap "x1/vinj" "x2/int2" 1.13672
cap "x2/int4" "x2/v2" 1.37667
cap "tg5v0_0/en" "x1/vinj_en_b" -1.13793
cap "a_1282_n6014#" "x2/VSS" -0.602695
cap "x1/vinj" "x2/int1" 21.2932
cap "x1/vsrc" "x2/v2" 0.00324941
cap "tg5v0_0/vout" "x2/v2" 0.0310936
cap "x2/VSS" "x2/v1" -5.15647
cap "x1/vctrl" "x2/vout" 0.0106324
cap "x1/vtun" "x2/VDD" 7.61849
cap "x2/v1" "x1/vtun" 17.1772
cap "x2/int2" "x1/vtun" 3.08755
cap "x2/VSS" "x2/VDD" 62.4277
cap "x2/v1" "x2/VSS" 0.335392
cap "x2/int2" "x2/VSS" 41.6138
cap "x2/v1" "x1/vctrl" 3.39314
cap "x2/int2" "x1/vctrl" 0.0154148
cap "x1/vtun" "x2/int3" 9.34676
cap "x2/v1" "x2/int4" 2.67602
cap "x2/int3" "x2/VSS" 2.65066
cap "x2/v1" "x1/vinj" 0.00126084
cap "a_1282_n6014#" "x2/VSS" 0.922317
cap "x1/vctrl" "x2/int3" 0.00318167
cap "x2/v1" "x2/vout" 0.150978
cap "a_1282_n6014#" "x1/vctrl" 3.4557
cap "x1/vtun" "x2/VSS" 40.5346
cap "x2/v1" "x2/VDD" 8.6996
cap "x1/vctrl" "x1/vtun" 9.95852
cap "x2/int2" "x2/v1" 0.419338
cap "x2/int4" "x2/VSS" 12.6266
cap "x2/v1" "x2/int3" 1.18604
cap "x1/vctrl" "x2/int4" 5.4889
cap "x2/VSS" "x1/vinj" 0.215806
cap "a_1282_n6014#" "x2/VSS" 3.67993
cap "x1/vinj" "x1/vsrc" 31.123
cap "x1/vinj_en_b" "x1/vctrl" 0.191497
cap "x2/int5" "x2/VSS" 3.80203
cap "x1/vinj" "x2/int1" 7.62053
cap "x1/vinj" "x1/a_697_110#" 2.15752
cap "x2/v2" "x2/v1" 0.225338
cap "x1/vsrc" "x2/int4" 1.44428
cap "x1/vinj_en_b" "x2/v1" 0.00891228
cap "x1/vinj" "a_1282_n6014#" 14.1737
cap "x2/v2" "x2/VSS" 2.31696
cap "x2/int5" "x1/vinj" 0.0122769
cap "x2/v1" "x1/vctrl" 13.8611
cap "x2/vb" "x2/v1" 1.39452
cap "x1/vinj_en_b" "x2/VSS" 9.05455
cap "x1/vsrc" "x1/a_697_110#" 0.693547
cap "x2/v2" "x1/vinj" 4.57481
cap "x1/vsrc" "x2/int1" 0.801612
cap "x2/VSS" "x1/vctrl" 61.76
cap "x1/vsrc" "x2/int3" 0.126861
cap "x2/vb" "x2/VSS" 22.6939
cap "x2/int2" "x1/vctrl" 9.54253
cap "x1/vinj_en_b" "x1/vinj" 18.6202
cap "x2/VSS" "x2/v1" 40.8977
cap "x2/v1" "x2/int2" 1.60398
cap "x2/v1" "tg5v0_0/vout" 0.0260302
cap "x1/vinj" "x2/vb" 2.7209
cap "x1/vinj" "x1/vctrl" 12.3442
cap "x1/vinj" "x2/v1" 46.7411
cap "x2/v2" "x1/vsrc" 1.45064
cap "x2/VSS" "tg5v0_0/vout" 1.55342
cap "x2/int4" "x1/vctrl" 15.8561
cap "x1/vinj_en_b" "x1/vsrc" 2.034
cap "x2/int4" "x2/v1" 1.49738
cap "x1/vtun" "x1/vctrl" 0.149837
cap "x1/vinj" "x2/VSS" 70.618
cap "tg5v0_0/en" "x2/v1" 0.00446754
cap "x1/vinj" "tg5v0_0/vout" 1.96793
cap "x1/vsrc" "x1/vctrl" 0.0713439
cap "x2/int4" "x2/VSS" 18.8875
cap "tg5v0_0/en" "x2/VSS" 1.01442
cap "x1/vsrc" "x2/v1" 7.06705
cap "a_1282_n6014#" "x1/vctrl" 11.7169
cap "x2/v1" "x2/int1" 0.898428
cap "x1/vtun" "x2/VSS" 5.14683
cap "x2/int3" "x2/v1" 0.128798
cap "tg5v0_0/en" "x1/vinj" 2.04765
cap "x1/vinj" "x2/int4" 25.3112
cap "x1/vsrc" "x2/VSS" 0.536388
cap "x2/VSS" "x2/int1" 6.24879
cap "x2/v2" "x1/vctrl" 2.40506
cap "x2/v2" "x1/vinj_en_b" 51.5251
cap "x2/int4" "x1/vinj" 10.9838
cap "x1/vinj_en_b" "x1/vinj" 170.727
cap "x2/int4" "x1/vsrc" 1.49102
cap "tg5v0_0/en" "x2/v1" 0.152564
cap "x1/vinj_en_b" "x1/vsrc" 4.89393
cap "x1/vctrl" "x2/v1" 0.884391
cap "x1/vinj" "x2/VSS" -0.773225
cap "tg5v0_0/vout" "x1/vinj_en_b" 4.33208
cap "x2/v2" "x1/vinj" -11.5353
cap "x1/vsrc" "x2/int1" 0.669521
cap "x1/vsrc" "x2/VSS" -0.380094
cap "x2/v2" "x1/vsrc" 2.75952
cap "tg5v0_0/vout" "x2/VSS" -6.45557
cap "x2/v2" "tg5v0_0/vout" 0.879106
cap "x1/vinj_en_b" "x2/v1" 20.3365
cap "x1/vinj" "x1/vsrc" 61.5947
cap "tg5v0_0/vout" "x1/vinj" 12.3388
cap "x2/v1" "x2/VSS" -3.0768
cap "x1/vinj_en_b" "tg5v0_0/en" 1.77459
cap "tg5v0_0/vout" "x1/vsrc" 0.396813
cap "x1/vctrl" "x1/vinj_en_b" -1.64054
cap "x2/v2" "x2/v1" 3.21699
cap "x1/vinj" "x2/v1" 432.154
cap "tg5v0_0/en" "x2/VSS" 3.47196
cap "x1/vsrc" "x2/v1" 3.28666
cap "x1/vinj" "x1/a_697_110#" 1.56594
cap "tg5v0_0/vout" "x2/v1" 0.791436
cap "x1/vctrl" "x1/vinj" 0.369631
cap "x2/int3" "x1/vsrc" 0.144984
cap "tg5v0_0/en" "x1/vsrc" 0.603775
cap "tg5v0_0/vout" "tg5v0_0/en" 1.62723
cap "x1/vinj_en_b" "x2/VSS" -5.25926
merge "tg5v0_0/vdd" "x1/vinj" -1223.28 0 0 0 0 0 -1488 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -516 -29160 -1024 0 0 0 0 0 0 0 0 0 0
merge "x1/vinj" "m1_3076_n5190#"
merge "m1_3076_n5190#" "li_3076_n5190#"
merge "li_3076_n5190#" "m1_2496_n5198#"
merge "tg5v0_0/vss" "x1/VGND" -1620.49 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -104948 -4488 0 0 0 0 0 0 0 0 0 0
merge "x1/VGND" "x2/VSS"
merge "x2/VSS" "VSUBS"
merge "VSUBS" "m1_2900_n7130#"
merge "m1_2900_n7130#" "VGND"
merge "tg5v0_0/en_b" "row_en_b" -365.318 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2480 -332 -10000 -400 0 0 0 0 0 0 0 0
merge "row_en_b" "x1/vinj_en_b"
merge "x1/vinj_en_b" "m1_3360_n5194#"
merge "x1/vsrc" "vsrc" -149.725 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10000 -400 0 0 0 0 0 0 0 0
merge "tg5v0_0/en" "m1_3868_n6458#" -62.6643 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3476 -292 0 0 0 0 0 0 0 0 0 0
merge "m1_3868_n6458#" "m1_3868_n6384#"
merge "m1_3868_n6384#" "row_en"
merge "tg5v0_0/vin" "x2/vout" -655.87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20000 -800 -13728 -712 0 0 0 0 0 0 0 0
merge "x2/vout" "x2/v2"
merge "x2/v2" "m1_3134_n6906#"
merge "x1/vfg" "x2/v1" -1013.62 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -29409 -988 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x2/v1" "a_1336_n5964#"
merge "x1/vtun" "vtun" -260.509 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -38700 -816 0 0 0 0 0 0 0 0
merge "x2/VDD" "vdd" -786.333 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -34544 -1152 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_0/vout" "m1_3736_n5136#" -133.081 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10000 -400 0 0 0 0 0 0 0 0 0 0
