============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  06:09:52 pm
  Module:                 carry_select_adder_46814_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) B[18]
       Endpoint: (F) S[30]

                   Capture    Launch  
      Path Delay:+    2750         -  
      Drv Adjust:+       0         0  
         Arrival:=    2750            
                                      
   Required Time:=    2750            
       Data Path:-    2750            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             2750            constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  B[18]                                                   -       -     F     (arrival)                      1  5.7  1000     0       0    (-,-) 
  g296/X                                                  -       A->X  F     sky130_fd_sc_hd__buf_6         2  9.1    49   410     410    (-,-) 
  CSA_BLOCKS[3].RCA_C1/F1A/g42/Y                          -       A->Y  R     sky130_fd_sc_hd__clkinv_1      2 11.2    69    76     486    (-,-) 
  CSA_BLOCKS[3].RCA_C1/F1A/g40__2802/Y                    -       B->Y  F     sky130_fd_sc_hd__nand2_2       2  8.4    48    66     552    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[1].FA/g88__7098/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_1       1  5.9    71    74     627    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[1].FA/g86__5122/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2       2 10.4    54    67     694    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[2].FA/g62__6161/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    52    62     756    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[2].FA/g60__7482/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  8.4    46    56     812    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[3].FA/g62__7410/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_1       1  3.7    53    60     872    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[3].FA/g60__2346/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_1       2 10.4    82    86     958    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[4].FA/g62__4319/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    54    74    1032    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[4].FA/g60__5107/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2       2 10.4    53    62    1094    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[5].FA/g59__2802/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  3.7    44    54    1148    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[5].FA/g57__3680/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_1       2  8.4    68    73    1221    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[6].FA/g59__1881/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_1       1  3.7    53    69    1290    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[6].FA/g57__7098/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_1       2  8.4    69    76    1366    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[7].FA/g59__9945/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_1       1  3.7    53    70    1435    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[7].FA/g57__6161/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_1       2  8.4    69    76    1511    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[8].FA/g59__5477/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_1       1  3.7    53    70    1581    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[8].FA/g57__7410/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_1       2  8.4    69    76    1657    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[9].FA/g59__5526/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_1       1  3.7    53    69    1726    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[9].FA/g57__4319/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_1       2  8.4    68    76    1802    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[10].FA/g59__5122/Y -       A->Y  R     sky130_fd_sc_hd__nand2_1       1  3.8    54    70    1872    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[10].FA/g57__2802/Y -       B->Y  F     sky130_fd_sc_hd__nand2b_1      2  8.4    79    83    1955    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[11].FA/g59__5115/Y -       A->Y  R     sky130_fd_sc_hd__nand2_1       1  3.8    54    75    2030    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[11].FA/g57__6131/Y -       B->Y  F     sky130_fd_sc_hd__nand2b_1      2  8.1    77    82    2111    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[12].FA/fopt/X      -       A->X  F     sky130_fd_sc_hd__clkbuf_1      1  5.5    42   114    2226    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[12].FA/g58__9315/X -       B->X  F     sky130_fd_sc_hd__xor2_1        1  3.1    48   136    2362    (-,-) 
  g564__5115/X                                            -       A0->X F     sky130_fd_sc_hd__mux2_2        1 51.3   158   388    2750    (-,-) 
  S[30]                                                   <<<     -     F     (port)                         -    -     -     0    2750    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------

