// Seed: 2312827178
module module_0 (
    input uwire id_0,
    input uwire id_1
);
  parameter id_3 = $clog2(71);
  ;
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1
);
  wire  id_3;
  logic id_4;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  output logic [7:0] id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_11[1] = id_15;
  wire [1 'b0 : 1] id_17;
  parameter id_18 = -1;
endmodule
module module_3 #(
    parameter id_7 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  xnor primCall (
      id_1,
      id_8,
      id_21,
      id_14,
      id_4,
      id_11,
      id_10,
      id_20,
      id_6,
      id_19,
      id_15,
      id_12,
      id_17,
      id_9,
      id_13,
      id_5
  );
  input wire _id_7;
  inout logic [7:0] id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  module_2 modCall_1 (
      id_20,
      id_10,
      id_20,
      id_14,
      id_5,
      id_5,
      id_5,
      id_9,
      id_20,
      id_9,
      id_6,
      id_4,
      id_11,
      id_19,
      id_17,
      id_8
  );
  output wire id_2;
  output wire id_1;
  assign id_6[1'b0&id_7] = 1;
endmodule
