INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase1/test-phase1.ip_user_files/bd/BRAM_2_greyscale/ip/BRAM_2_greyscale_blk_mem_gen_0_0/sim/BRAM_2_greyscale_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_2_greyscale_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase1/test-phase1.ip_user_files/bd/BRAM_2_greyscale/sim/BRAM_2_greyscale.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_2_greyscale
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase1/test-phase1.ip_user_files/bd/BRAM_1_FIFO/ip/BRAM_1_FIFO_fifo_generator_0_0/sim/BRAM_1_FIFO_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase1/test-phase1.ip_user_files/bd/BRAM_1_FIFO/sim/BRAM_1_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/Gaussian/Gaussian.srcs/sources_1/bd/BRAM_2_greyscale/hdl/BRAM_2_greyscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_2_greyscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/Gaussian/Gaussian.srcs/sources_1/new/gaussian_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gaussian_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/greyscale_fixed_point/greyscale_fixed_point.srcs/sources_1/new/greyscale_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greyscale
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/Gaussian/Gaussian.srcs/sources_1/new/memory_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
WARNING: [VRFC 10-3248] data object 'valid_0' is already declared [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/test_top.v:41]
WARNING: [VRFC 10-3703] second declaration of 'valid_0' ignored [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/test_top.v:41]
INFO: [VRFC 10-2458] undeclared symbol gaussian_ready, assumed default net type wire [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/test_top.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
