#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x136805020 .scope module, "cpu_run_tb" "cpu_run_tb" 2 3;
 .timescale -9 -12;
P_0x136805190 .param/l "ADDR_SIZE" 1 2 7, +C4<00000000000000000000000000000101>;
P_0x1368051d0 .param/l "END_PC" 1 2 9, +C4<00000000000000000000000000010110>;
P_0x136805210 .param/l "PC_BITS" 1 2 8, +C4<00000000000000000000000000000101>;
P_0x136805250 .param/l "REG_NUM" 1 2 6, +C4<00000000000000000000000000100000>;
P_0x136805290 .param/l "XLEN" 1 2 5, +C4<00000000000000000000000000100000>;
v0x136830890_0 .var "clk", 0 0;
v0x136830920_0 .var "curr_inst", 31 0;
v0x1368309b0_0 .var/i "cycles", 31 0;
v0x136830a40_0 .var/i "i", 31 0;
v0x136830ad0_0 .var "rst", 0 0;
S_0x136805470 .scope module, "dut" "cpu" 2 19, 3 3 0, S_0x136805020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
P_0x1368055e0 .param/l "ADDR_SIZE" 0 3 6, +C4<00000000000000000000000000000101>;
P_0x136805620 .param/l "PC_BITS" 0 3 7, +C4<00000000000000000000000000000101>;
P_0x136805660 .param/l "REG_NUM" 0 3 5, +C4<00000000000000000000000000100000>;
P_0x1368056a0 .param/l "RESET_PC" 0 3 8, C4<00000>;
P_0x1368056e0 .param/l "XLEN" 0 3 4, +C4<00000000000000000000000000100000>;
v0x13682d2b0_0 .net "D_BP_taken", 0 0, L_0x136830f20;  1 drivers
v0x13682a780_0 .net "D_a", 31 0, L_0x136837800;  1 drivers
v0x13682d3c0_0 .net "D_a2", 31 0, L_0x136837520;  1 drivers
v0x13682d490_0 .net "D_addi", 0 0, L_0x136832900;  1 drivers
v0x13682d560_0 .net "D_alu_op", 3 0, L_0x136834980;  1 drivers
v0x13682d670_0 .net "D_b", 31 0, L_0x136837760;  1 drivers
v0x13682d740_0 .net "D_b2", 31 0, L_0x1368375d0;  1 drivers
v0x13682d810_0 .net "D_brn", 0 0, L_0x136832810;  1 drivers
v0x13682d8a0_0 .net "D_byt", 0 0, L_0x1368322b0;  1 drivers
v0x13682d9b0_0 .net "D_imd", 10 0, L_0x136831450;  1 drivers
v0x13682da40_0 .net "D_inst", 31 0, v0x136826bc0_0;  1 drivers
v0x13682db10_0 .net "D_ld", 0 0, L_0x136831f60;  1 drivers
v0x13682dba0_0 .net "D_mul", 0 0, L_0x136832450;  1 drivers
v0x13682dc70_0 .net "D_opc", 5 0, L_0x136830f90;  1 drivers
v0x13682dd00_0 .net "D_pc", 4 0, v0x136826c50_0;  1 drivers
v0x13682ddd0_0 .net "D_ra", 4 0, L_0x1368310f0;  1 drivers
v0x13682de60_0 .net "D_rb", 4 0, L_0x136831210;  1 drivers
v0x13682dff0_0 .net "D_rd", 4 0, L_0x136831330;  1 drivers
v0x13682e080_0 .net "D_str", 0 0, L_0x136832190;  1 drivers
v0x13682e110_0 .net "D_we", 0 0, L_0x136832720;  1 drivers
v0x13682e1a0_0 .net "Dc_rd_addr", 3 0, v0x13681e970_0;  1 drivers
v0x13682e230_0 .net "Dc_rd_req", 0 0, v0x13681ea40_0;  1 drivers
v0x13682e2c0_0 .net "Dc_rd_valid", 0 0, v0x13681db60_0;  1 drivers
v0x13682e390_0 .net "Dc_rline", 127 0, v0x13681dbf0_0;  1 drivers
v0x13682e460_0 .net "Dc_wb_addr", 3 0, v0x13681ec70_0;  1 drivers
v0x13682e530_0 .net "Dc_wb_we", 0 0, v0x13681ed40_0;  1 drivers
v0x13682e600_0 .net "Dc_wb_wline", 127 0, v0x13681edf0_0;  1 drivers
v0x13682e690_0 .net "EX_BP_taken", 0 0, L_0x136838120;  1 drivers
v0x13682e760_0 .net "EX_D_bp", 1 0, L_0x136835c60;  1 drivers
v0x13682e830_0 .net "EX_a", 31 0, v0x13681c970_0;  1 drivers
v0x13682e900_0 .net "EX_a2", 31 0, L_0x136837d40;  1 drivers
v0x13682e990_0 .net "EX_alu_op", 3 0, L_0x136837f90;  1 drivers
v0x13682ea60_0 .net "EX_alu_out", 31 0, v0x136818540_0;  1 drivers
v0x13682ecf0_0 .net "EX_b", 31 0, L_0x136837e30;  1 drivers
v0x13682ed80_0 .net "EX_b2", 31 0, L_0x136837ea0;  1 drivers
v0x13682ee10_0 .net "EX_brn", 0 0, L_0x136838030;  1 drivers
v0x13682eea0_0 .net "EX_byt", 0 0, L_0x136838350;  1 drivers
v0x13682ef30_0 .net "EX_ld", 0 0, v0x13681cee0_0;  1 drivers
v0x13682efc0_0 .net "EX_mul", 0 0, v0x13681cf80_0;  1 drivers
v0x13682f050_0 .net "EX_rd", 4 0, v0x13681d020_0;  1 drivers
v0x13682f0e0_0 .net "EX_str", 0 0, L_0x1368382c0;  1 drivers
v0x13682f170_0 .net "EX_taken", 0 0, v0x1368187f0_0;  1 drivers
v0x13682f200_0 .net "EX_true_taken", 0 0, v0x136818910_0;  1 drivers
v0x13682f2d0_0 .net "EX_we", 0 0, v0x13681d170_0;  1 drivers
v0x13682f360_0 .net "F_BP_taken", 0 0, L_0x1368388f0;  1 drivers
v0x13682f430_0 .net "F_BP_target_pc", 4 0, L_0x1368393a0;  1 drivers
v0x13682f500_0 .net "F_inst", 31 0, v0x136827330_0;  1 drivers
v0x13682f5d0_0 .net "F_mem_addr", 2 0, v0x1368273f0_0;  1 drivers
v0x13682f6a0_0 .net "F_mem_inst", 127 0, v0x136828880_0;  1 drivers
v0x13682f770_0 .net "F_mem_req", 0 0, v0x136827510_0;  1 drivers
v0x13682f840_0 .net "F_mem_valid", 0 0, v0x1368289a0_0;  1 drivers
v0x13682f910_0 .net "F_pc", 4 0, v0x13682a0c0_0;  1 drivers
v0x13682fa20_0 .net "F_stall", 0 0, v0x136827750_0;  1 drivers
v0x13682fab0_0 .net "MEM_D_bp", 1 0, L_0x136835de0;  1 drivers
v0x13682fb40_0 .net "MEM_a2", 31 0, L_0x136839860;  1 drivers
v0x13682fbd0_0 .net "MEM_alu_out", 31 0, v0x136825860_0;  1 drivers
v0x13682fca0_0 .net "MEM_b2", 31 0, L_0x1368397f0;  1 drivers
v0x13682fd70_0 .net "MEM_byt", 0 0, L_0x136839ba0;  1 drivers
v0x13682fe40_0 .net "MEM_data_mem", 31 0, v0x13681f0d0_0;  1 drivers
v0x13682fed0_0 .net "MEM_ld", 0 0, v0x136825a10_0;  1 drivers
v0x13682ffa0_0 .net "MEM_rd", 4 0, v0x136825aa0_0;  1 drivers
v0x136830030_0 .net "MEM_stall", 0 0, v0x13681f220_0;  1 drivers
v0x1368300c0_0 .net "MEM_str", 0 0, v0x136825b30_0;  1 drivers
v0x136830190_0 .net "MEM_taken", 0 0, L_0x13682def0;  1 drivers
v0x136830220_0 .net "MEM_we", 0 0, v0x136825c60_0;  1 drivers
v0x13682eaf0_0 .net "WB_D_bp", 1 0, L_0x136835ec0;  1 drivers
v0x13682ebc0_0 .net "WB_data_mem", 31 0, v0x136829760_0;  1 drivers
v0x1368302b0_0 .net "WB_rd", 4 0, v0x136829870_0;  1 drivers
v0x136830340_0 .net "WB_we", 0 0, v0x136829910_0;  1 drivers
L_0x138050010 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x1368303d0_0 .net/2u *"_ivl_0", 4 0, L_0x138050010;  1 drivers
v0x136830460_0 .net "clk", 0 0, v0x136830890_0;  1 drivers
v0x1368304f0_0 .net "pc_plus_1", 4 0, L_0x136830b60;  1 drivers
v0x136830580_0 .net "rst", 0 0, v0x136830ad0_0;  1 drivers
v0x136830610_0 .net "stall_D", 0 0, L_0x1368358e0;  1 drivers
L_0x136830b60 .arith/sum 5, v0x13682a0c0_0, L_0x138050010;
L_0x136830c60 .part v0x136818540_0, 0, 5;
L_0x1368394c0 .part v0x13681c970_0, 0, 5;
L_0x1368395e0 .part v0x136818540_0, 0, 5;
S_0x136805970 .scope module, "u_Hazard_unit" "Hazard_unit" 3 164, 4 1 0, S_0x136805470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "D_rd";
    .port_info 3 /INPUT 5 "D_ra";
    .port_info 4 /INPUT 5 "D_rb";
    .port_info 5 /INPUT 32 "EX_alu_out";
    .port_info 6 /INPUT 5 "EX_rd";
    .port_info 7 /INPUT 1 "EX_we";
    .port_info 8 /INPUT 1 "EX_ld";
    .port_info 9 /INPUT 1 "EX_mul";
    .port_info 10 /INPUT 5 "MEM_rd";
    .port_info 11 /INPUT 1 "MEM_we";
    .port_info 12 /INPUT 5 "WB_rd";
    .port_info 13 /INPUT 1 "WB_we";
    .port_info 14 /OUTPUT 1 "stall_D";
    .port_info 15 /OUTPUT 2 "EX_D_bp";
    .port_info 16 /OUTPUT 2 "MEM_D_bp";
    .port_info 17 /OUTPUT 2 "WB_D_bp";
P_0x136805b40 .param/l "ADDR_SIZE" 0 4 3, +C4<00000000000000000000000000000101>;
P_0x136805b80 .param/l "MUL_STALLS" 0 4 4, +C4<00000000000000000000000000000100>;
P_0x136805bc0 .param/l "XLEN" 0 4 2, +C4<00000000000000000000000000100000>;
L_0x136834b00 .functor AND 1, v0x13681cf80_0, L_0x136834a60, C4<1>, C4<1>;
L_0x136834df0 .functor AND 1, v0x13681d170_0, L_0x136834cd0, C4<1>, C4<1>;
L_0x136834f80 .functor AND 1, v0x13681d170_0, L_0x136834ee0, C4<1>, C4<1>;
L_0x136835110 .functor AND 1, v0x136825c60_0, L_0x136834ff0, C4<1>, C4<1>;
L_0x1368352a0 .functor AND 1, v0x136825c60_0, L_0x136835200, C4<1>, C4<1>;
L_0x136835430 .functor AND 1, v0x136829910_0, L_0x136835310, C4<1>, C4<1>;
L_0x1368355c0 .functor AND 1, v0x136829910_0, L_0x136835520, C4<1>, C4<1>;
L_0x1368356b0 .functor OR 1, L_0x136834df0, L_0x136834f80, C4<0>, C4<0>;
L_0x1368357a0 .functor AND 1, v0x13681cee0_0, L_0x1368356b0, C4<1>, C4<1>;
L_0x1368358e0 .functor OR 1, L_0x1368357a0, L_0x136834bb0, C4<0>, C4<0>;
L_0x136835a80 .functor AND 1, L_0x136834df0, L_0x136835990, C4<1>, C4<1>;
L_0x136835bf0 .functor AND 1, L_0x136834f80, L_0x136835b50, C4<1>, C4<1>;
v0x136805fc0_0 .net "D_ra", 4 0, L_0x1368310f0;  alias, 1 drivers
v0x136816080_0 .net "D_rb", 4 0, L_0x136831210;  alias, 1 drivers
v0x136816120_0 .net "D_rd", 4 0, L_0x136831330;  alias, 1 drivers
v0x1368161b0_0 .net "EX_D_bp", 1 0, L_0x136835c60;  alias, 1 drivers
v0x136816240_0 .net "EX_alu_out", 31 0, v0x136818540_0;  alias, 1 drivers
v0x136816310_0 .net "EX_ld", 0 0, v0x13681cee0_0;  alias, 1 drivers
v0x1368163b0_0 .net "EX_mul", 0 0, v0x13681cf80_0;  alias, 1 drivers
v0x136816450_0 .net "EX_rd", 4 0, v0x13681d020_0;  alias, 1 drivers
v0x136816500_0 .net "EX_we", 0 0, v0x13681d170_0;  alias, 1 drivers
v0x136816610_0 .net "MEM_D_bp", 1 0, L_0x136835de0;  alias, 1 drivers
v0x1368166b0_0 .net "MEM_rd", 4 0, v0x136825aa0_0;  alias, 1 drivers
v0x136816760_0 .net "MEM_we", 0 0, v0x136825c60_0;  alias, 1 drivers
v0x136816800_0 .net "WB_D_bp", 1 0, L_0x136835ec0;  alias, 1 drivers
v0x1368168b0_0 .net "WB_rd", 4 0, v0x136829870_0;  alias, 1 drivers
v0x136816960_0 .net "WB_we", 0 0, v0x136829910_0;  alias, 1 drivers
L_0x1380509a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x136816a00_0 .net/2u *"_ivl_0", 2 0, L_0x1380509a0;  1 drivers
v0x136816ab0_0 .net *"_ivl_10", 0 0, L_0x136834cd0;  1 drivers
v0x136816c40_0 .net *"_ivl_14", 0 0, L_0x136834ee0;  1 drivers
v0x136816cd0_0 .net *"_ivl_18", 0 0, L_0x136834ff0;  1 drivers
v0x136816d60_0 .net *"_ivl_2", 0 0, L_0x136834a60;  1 drivers
v0x136816df0_0 .net *"_ivl_22", 0 0, L_0x136835200;  1 drivers
v0x136816e90_0 .net *"_ivl_26", 0 0, L_0x136835310;  1 drivers
v0x136816f30_0 .net *"_ivl_30", 0 0, L_0x136835520;  1 drivers
v0x136816fd0_0 .net *"_ivl_35", 0 0, L_0x1368356b0;  1 drivers
v0x136817070_0 .net *"_ivl_37", 0 0, L_0x1368357a0;  1 drivers
v0x136817110_0 .net *"_ivl_41", 0 0, L_0x136835990;  1 drivers
v0x1368171b0_0 .net *"_ivl_43", 0 0, L_0x136835a80;  1 drivers
v0x136817250_0 .net *"_ivl_45", 0 0, L_0x136835b50;  1 drivers
v0x1368172f0_0 .net *"_ivl_47", 0 0, L_0x136835bf0;  1 drivers
L_0x1380509e8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x136817390_0 .net/2u *"_ivl_6", 2 0, L_0x1380509e8;  1 drivers
v0x136817440_0 .net "clk", 0 0, v0x136830890_0;  alias, 1 drivers
v0x1368174e0_0 .net "ex_hit_ra", 0 0, L_0x136834df0;  1 drivers
v0x136817580_0 .net "ex_hit_rb", 0 0, L_0x136834f80;  1 drivers
v0x136816b50_0 .net "mem_hit_ra", 0 0, L_0x136835110;  1 drivers
v0x136817810_0 .net "mem_hit_rb", 0 0, L_0x1368352a0;  1 drivers
v0x1368178a0_0 .var "mul_cnt", 2 0;
v0x136817930_0 .net "mul_stall", 0 0, L_0x136834bb0;  1 drivers
v0x1368179c0_0 .net "mul_start", 0 0, L_0x136834b00;  1 drivers
v0x136817a50_0 .net "rst", 0 0, v0x136830ad0_0;  alias, 1 drivers
v0x136817af0_0 .net "stall_D", 0 0, L_0x1368358e0;  alias, 1 drivers
v0x136817b90_0 .net "wb_hit_ra", 0 0, L_0x136835430;  1 drivers
v0x136817c30_0 .net "wb_hit_rb", 0 0, L_0x1368355c0;  1 drivers
E_0x136805f60 .event posedge, v0x136817440_0;
L_0x136834a60 .cmp/eq 3, v0x1368178a0_0, L_0x1380509a0;
L_0x136834bb0 .cmp/ne 3, v0x1368178a0_0, L_0x1380509e8;
L_0x136834cd0 .cmp/eq 5, v0x13681d020_0, L_0x1368310f0;
L_0x136834ee0 .cmp/eq 5, v0x13681d020_0, L_0x136831210;
L_0x136834ff0 .cmp/eq 5, v0x136825aa0_0, L_0x1368310f0;
L_0x136835200 .cmp/eq 5, v0x136825aa0_0, L_0x136831210;
L_0x136835310 .cmp/eq 5, v0x136829870_0, L_0x1368310f0;
L_0x136835520 .cmp/eq 5, v0x136829870_0, L_0x136831210;
L_0x136835990 .reduce/nor v0x13681cee0_0;
L_0x136835b50 .reduce/nor v0x13681cee0_0;
L_0x136835c60 .concat [ 1 1 0 0], L_0x136835bf0, L_0x136835a80;
L_0x136835de0 .concat [ 1 1 0 0], L_0x1368352a0, L_0x136835110;
L_0x136835ec0 .concat [ 1 1 0 0], L_0x1368355c0, L_0x136835430;
S_0x136817e80 .scope module, "u_alu" "alu" 3 317, 5 1 0, S_0x136805470;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "EX_a";
    .port_info 1 /INPUT 32 "EX_a2";
    .port_info 2 /INPUT 32 "EX_b";
    .port_info 3 /INPUT 32 "EX_b2";
    .port_info 4 /INPUT 4 "EX_alu_op";
    .port_info 5 /INPUT 1 "EX_brn";
    .port_info 6 /INPUT 1 "EX_BP_taken";
    .port_info 7 /OUTPUT 32 "EX_alu_out";
    .port_info 8 /OUTPUT 1 "EX_taken";
    .port_info 9 /OUTPUT 1 "EX_true_taken";
P_0x136805d20 .param/l "SHW" 1 5 15, +C4<00000000000000000000000000000101>;
P_0x136805d60 .param/l "XLEN" 0 5 1, +C4<00000000000000000000000000100000>;
v0x1368182e0_0 .net "EX_BP_taken", 0 0, L_0x136838120;  alias, 1 drivers
v0x136818380_0 .net "EX_a", 31 0, v0x13681c970_0;  alias, 1 drivers
v0x136818420_0 .net "EX_a2", 31 0, L_0x136837d40;  alias, 1 drivers
v0x1368184b0_0 .net "EX_alu_op", 3 0, L_0x136837f90;  alias, 1 drivers
v0x136818540_0 .var "EX_alu_out", 31 0;
v0x136818610_0 .net "EX_b", 31 0, L_0x136837e30;  alias, 1 drivers
v0x1368186a0_0 .net "EX_b2", 31 0, L_0x136837ea0;  alias, 1 drivers
v0x136818750_0 .net "EX_brn", 0 0, L_0x136838030;  alias, 1 drivers
v0x1368187f0_0 .var "EX_taken", 0 0;
v0x136818910_0 .var "EX_true_taken", 0 0;
v0x1368189b0_0 .var "next_pc", 31 0;
E_0x136818250/0 .event anyedge, v0x136818750_0, v0x1368184b0_0, v0x136818420_0, v0x1368186a0_0;
E_0x136818250/1 .event anyedge, v0x136818910_0, v0x136818380_0, v0x136818610_0, v0x1368189b0_0;
E_0x136818250/2 .event anyedge, v0x1368182e0_0;
E_0x136818250 .event/or E_0x136818250/0, E_0x136818250/1, E_0x136818250/2;
S_0x136818b50 .scope module, "u_branch_buffer" "branch_buffer" 3 333, 6 2 0, S_0x136805470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "F_pc";
    .port_info 3 /INPUT 1 "EX_brn";
    .port_info 4 /INPUT 5 "EX_pc";
    .port_info 5 /INPUT 5 "EX_alu_out";
    .port_info 6 /INPUT 1 "EX_true_taken";
    .port_info 7 /INPUT 1 "F_stall";
    .port_info 8 /INPUT 1 "MEM_stall";
    .port_info 9 /OUTPUT 5 "F_BP_target_pc";
    .port_info 10 /OUTPUT 1 "F_BP_taken";
P_0x136818cc0 .param/l "DEPTH" 1 6 22, +C4<00000000000000000000000000001000>;
P_0x136818d00 .param/l "INDX" 1 6 23, +C4<00000000000000000000000000000011>;
L_0x1368388f0 .functor BUFZ 1, L_0x136838770, C4<0>, C4<0>, C4<0>;
L_0x1368389a0 .functor AND 1, v0x13681a700_0, L_0x136838770, C4<1>, C4<1>;
L_0x136839090 .functor AND 5, L_0x136838d40, L_0x136838f40, C4<11111>, C4<11111>;
v0x136819380_0 .net "EX_alu_out", 4 0, L_0x1368395e0;  1 drivers
v0x136819440_0 .net "EX_brn", 0 0, L_0x136838030;  alias, 1 drivers
v0x1368194e0_0 .net "EX_pc", 4 0, L_0x1368394c0;  1 drivers
v0x136819570_0 .net "EX_true_taken", 0 0, v0x136818910_0;  alias, 1 drivers
v0x136819600_0 .net "F_BP_taken", 0 0, L_0x1368388f0;  alias, 1 drivers
v0x1368196d0_0 .net "F_BP_target_pc", 4 0, L_0x1368393a0;  alias, 1 drivers
v0x136819760_0 .net "F_pc", 4 0, v0x13682a0c0_0;  alias, 1 drivers
v0x136819800_0 .net "F_stall", 0 0, v0x136827750_0;  alias, 1 drivers
v0x1368198a0_0 .net "MEM_stall", 0 0, v0x13681f220_0;  alias, 1 drivers
v0x1368199b0_0 .net *"_ivl_0", 0 0, L_0x1368385f0;  1 drivers
v0x136819a50_0 .net *"_ivl_13", 0 0, L_0x1368389a0;  1 drivers
v0x136819af0_0 .net *"_ivl_14", 4 0, L_0x136838a50;  1 drivers
v0x136819ba0_0 .net *"_ivl_16", 4 0, L_0x136838af0;  1 drivers
L_0x138050c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x136819c50_0 .net *"_ivl_19", 1 0, L_0x138050c70;  1 drivers
v0x136819d00_0 .net *"_ivl_2", 4 0, L_0x136838690;  1 drivers
v0x136819db0_0 .net *"_ivl_21", 0 0, L_0x136838ca0;  1 drivers
v0x136819e50_0 .net *"_ivl_22", 4 0, L_0x136838d40;  1 drivers
L_0x138050cb8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x136819fe0_0 .net *"_ivl_25", 3 0, L_0x138050cb8;  1 drivers
v0x13681a070_0 .net *"_ivl_27", 0 0, L_0x136838ea0;  1 drivers
v0x13681a110_0 .net *"_ivl_28", 4 0, L_0x136838f40;  1 drivers
L_0x138050d00 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x13681a1c0_0 .net *"_ivl_31", 3 0, L_0x138050d00;  1 drivers
v0x13681a270_0 .net *"_ivl_32", 4 0, L_0x136839090;  1 drivers
v0x13681a320_0 .net *"_ivl_34", 4 0, L_0x1368391a0;  1 drivers
L_0x138050be0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13681a3d0_0 .net *"_ivl_5", 1 0, L_0x138050be0;  1 drivers
L_0x138050c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13681a480_0 .net/2u *"_ivl_6", 0 0, L_0x138050c28;  1 drivers
v0x13681a530_0 .net "clk", 0 0, v0x136830890_0;  alias, 1 drivers
v0x13681a5e0_0 .var "ex_hit", 0 0;
v0x13681a670_0 .var "ex_hit_idx", 2 0;
v0x13681a700_0 .var "f_hit", 0 0;
v0x13681a790_0 .var "f_hit_idx", 2 0;
v0x13681a820_0 .var/i "i", 31 0;
v0x13681a8b0 .array "pc_buf", 7 0, 4 0;
v0x13681aa00_0 .net "rst", 0 0, v0x136830ad0_0;  alias, 1 drivers
v0x136819f00 .array "taken_buf", 7 0, 0 0;
v0x13681ac90_0 .net "taken_on_hit", 0 0, L_0x136838770;  1 drivers
v0x13681ad20 .array "target_buf", 7 0, 4 0;
v0x13681a8b0_0 .array/port v0x13681a8b0, 0;
v0x13681a8b0_1 .array/port v0x13681a8b0, 1;
v0x13681a8b0_2 .array/port v0x13681a8b0, 2;
E_0x136818fd0/0 .event anyedge, v0x13681a5e0_0, v0x13681a8b0_0, v0x13681a8b0_1, v0x13681a8b0_2;
v0x13681a8b0_3 .array/port v0x13681a8b0, 3;
v0x13681a8b0_4 .array/port v0x13681a8b0, 4;
v0x13681a8b0_5 .array/port v0x13681a8b0, 5;
v0x13681a8b0_6 .array/port v0x13681a8b0, 6;
E_0x136818fd0/1 .event anyedge, v0x13681a8b0_3, v0x13681a8b0_4, v0x13681a8b0_5, v0x13681a8b0_6;
v0x13681a8b0_7 .array/port v0x13681a8b0, 7;
E_0x136818fd0/2 .event anyedge, v0x13681a8b0_7, v0x1368194e0_0;
E_0x136818fd0 .event/or E_0x136818fd0/0, E_0x136818fd0/1, E_0x136818fd0/2;
E_0x136819060/0 .event anyedge, v0x13681a700_0, v0x13681a8b0_0, v0x13681a8b0_1, v0x13681a8b0_2;
E_0x136819060/1 .event anyedge, v0x13681a8b0_3, v0x13681a8b0_4, v0x13681a8b0_5, v0x13681a8b0_6;
E_0x136819060/2 .event anyedge, v0x13681a8b0_7, v0x136819760_0;
E_0x136819060 .event/or E_0x136819060/0, E_0x136819060/1, E_0x136819060/2;
L_0x1368385f0 .array/port v0x136819f00, L_0x136838690;
L_0x136838690 .concat [ 3 2 0 0], v0x13681a790_0, L_0x138050be0;
L_0x136838770 .functor MUXZ 1, L_0x138050c28, L_0x1368385f0, v0x13681a700_0, C4<>;
L_0x136838a50 .array/port v0x13681ad20, L_0x136838af0;
L_0x136838af0 .concat [ 3 2 0 0], v0x13681a790_0, L_0x138050c70;
L_0x136838ca0 .reduce/nor v0x136827750_0;
L_0x136838d40 .concat [ 1 4 0 0], L_0x136838ca0, L_0x138050cb8;
L_0x136838ea0 .reduce/nor v0x13681f220_0;
L_0x136838f40 .concat [ 1 4 0 0], L_0x136838ea0, L_0x138050d00;
L_0x1368391a0 .arith/sum 5, v0x13682a0c0_0, L_0x136839090;
L_0x1368393a0 .functor MUXZ 5, L_0x1368391a0, L_0x136838a50, L_0x1368389a0, C4<>;
S_0x1368190f0 .scope autotask, "fifo_insert_new" "fifo_insert_new" 6 74, 6 74 0, S_0x136818b50;
 .timescale -9 -12;
v0x1368192c0_0 .var/i "k", 31 0;
TD_cpu_run_tb.dut.u_branch_buffer.fifo_insert_new ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x1368192c0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x1368192c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x1368192c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x13681a8b0, 4;
    %ix/getv/s 3, v0x1368192c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13681a8b0, 0, 4;
    %load/vec4 v0x1368192c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x13681ad20, 4;
    %ix/getv/s 3, v0x1368192c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13681ad20, 0, 4;
    %load/vec4 v0x1368192c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x136819f00, 4;
    %ix/getv/s 3, v0x1368192c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136819f00, 0, 4;
    %load/vec4 v0x1368192c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1368192c0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x1368194e0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13681a8b0, 0, 4;
    %load/vec4 v0x136819380_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13681ad20, 0, 4;
    %load/vec4 v0x136819570_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136819f00, 0, 4;
    %end;
S_0x13681ae80 .scope module, "u_d_to_ex_reg" "d_to_ex_reg" 3 266, 7 1 0, S_0x136805470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "D_a";
    .port_info 3 /INPUT 32 "D_a2";
    .port_info 4 /INPUT 32 "D_b";
    .port_info 5 /INPUT 32 "D_b2";
    .port_info 6 /INPUT 4 "D_alu_op";
    .port_info 7 /INPUT 1 "D_brn";
    .port_info 8 /INPUT 5 "D_rd";
    .port_info 9 /INPUT 1 "D_ld";
    .port_info 10 /INPUT 1 "D_str";
    .port_info 11 /INPUT 1 "D_byt";
    .port_info 12 /INPUT 1 "D_we";
    .port_info 13 /INPUT 1 "D_mul";
    .port_info 14 /INPUT 1 "D_BP_taken";
    .port_info 15 /INPUT 1 "stall_D";
    .port_info 16 /INPUT 1 "MEM_stall";
    .port_info 17 /INPUT 1 "EX_taken";
    .port_info 18 /OUTPUT 32 "EX_a";
    .port_info 19 /OUTPUT 32 "EX_a2";
    .port_info 20 /OUTPUT 32 "EX_b";
    .port_info 21 /OUTPUT 32 "EX_b2";
    .port_info 22 /OUTPUT 4 "EX_alu_op";
    .port_info 23 /OUTPUT 5 "EX_rd";
    .port_info 24 /OUTPUT 1 "EX_ld";
    .port_info 25 /OUTPUT 1 "EX_str";
    .port_info 26 /OUTPUT 1 "EX_byt";
    .port_info 27 /OUTPUT 1 "EX_we";
    .port_info 28 /OUTPUT 1 "EX_brn";
    .port_info 29 /OUTPUT 1 "EX_BP_taken";
    .port_info 30 /OUTPUT 1 "EX_mul";
P_0x13681b040 .param/l "XLEN" 0 7 2, +C4<00000000000000000000000000100000>;
L_0x136837d40 .functor BUFZ 32, v0x13681c8e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x136837e30 .functor BUFZ 32, v0x13681c040_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x136837ea0 .functor BUFZ 32, v0x13681caa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x136837f90 .functor BUFZ 4, v0x13681ca00_0, C4<0000>, C4<0000>, C4<0000>;
L_0x136838030 .functor BUFZ 1, v0x13681cdc0_0, C4<0>, C4<0>, C4<0>;
L_0x136838120 .functor BUFZ 1, v0x13681cd30_0, C4<0>, C4<0>, C4<0>;
L_0x1368382c0 .functor BUFZ 1, v0x13681d0d0_0, C4<0>, C4<0>, C4<0>;
L_0x136838350 .functor BUFZ 1, v0x13681ce50_0, C4<0>, C4<0>, C4<0>;
v0x13681b550_0 .net "D_BP_taken", 0 0, L_0x136830f20;  alias, 1 drivers
v0x13681b5e0_0 .net "D_a", 31 0, L_0x136837800;  alias, 1 drivers
v0x13681b670_0 .net "D_a2", 31 0, L_0x136837520;  alias, 1 drivers
v0x13681b700_0 .net "D_alu_op", 3 0, L_0x136834980;  alias, 1 drivers
v0x13681b790_0 .net "D_b", 31 0, L_0x136837760;  alias, 1 drivers
v0x13681b830_0 .net "D_b2", 31 0, L_0x1368375d0;  alias, 1 drivers
v0x13681b8e0_0 .net "D_brn", 0 0, L_0x136832810;  alias, 1 drivers
v0x13681b980_0 .net "D_byt", 0 0, L_0x1368322b0;  alias, 1 drivers
v0x13681ba20_0 .net "D_ld", 0 0, L_0x136831f60;  alias, 1 drivers
v0x13681bb30_0 .net "D_mul", 0 0, L_0x136832450;  alias, 1 drivers
v0x13681bbc0_0 .net "D_rd", 4 0, L_0x136831330;  alias, 1 drivers
v0x13681bc80_0 .net "D_str", 0 0, L_0x136832190;  alias, 1 drivers
v0x13681bd10_0 .net "D_we", 0 0, L_0x136832720;  alias, 1 drivers
v0x13681bda0_0 .net "EX_BP_taken", 0 0, L_0x136838120;  alias, 1 drivers
v0x13681be30_0 .net "EX_a", 31 0, v0x13681c970_0;  alias, 1 drivers
v0x13681bee0_0 .net "EX_a2", 31 0, L_0x136837d40;  alias, 1 drivers
v0x13681bf90_0 .net "EX_alu_op", 3 0, L_0x136837f90;  alias, 1 drivers
v0x13681c140_0 .net "EX_b", 31 0, L_0x136837e30;  alias, 1 drivers
v0x13681c1d0_0 .net "EX_b2", 31 0, L_0x136837ea0;  alias, 1 drivers
v0x13681c260_0 .net "EX_brn", 0 0, L_0x136838030;  alias, 1 drivers
v0x13681c2f0_0 .net "EX_byt", 0 0, L_0x136838350;  alias, 1 drivers
v0x13681c380_0 .net "EX_ld", 0 0, v0x13681cee0_0;  alias, 1 drivers
v0x13681c410_0 .net "EX_mul", 0 0, v0x13681cf80_0;  alias, 1 drivers
v0x13681c4c0_0 .net "EX_rd", 4 0, v0x13681d020_0;  alias, 1 drivers
v0x13681c570_0 .net "EX_str", 0 0, L_0x1368382c0;  alias, 1 drivers
v0x13681c600_0 .net "EX_taken", 0 0, v0x1368187f0_0;  alias, 1 drivers
v0x13681c6b0_0 .net "EX_we", 0 0, v0x13681d170_0;  alias, 1 drivers
v0x13681c760_0 .net "MEM_stall", 0 0, v0x13681f220_0;  alias, 1 drivers
v0x13681c810_0 .net "clk", 0 0, v0x136830890_0;  alias, 1 drivers
v0x13681c8e0_0 .var "ex_a2_r", 31 0;
v0x13681c970_0 .var "ex_a_r", 31 0;
v0x13681ca00_0 .var "ex_alu_op_r", 3 0;
v0x13681caa0_0 .var "ex_b2_r", 31 0;
v0x13681c040_0 .var "ex_b_r", 31 0;
v0x13681cd30_0 .var "ex_bp_taken_r", 0 0;
v0x13681cdc0_0 .var "ex_brn_r", 0 0;
v0x13681ce50_0 .var "ex_byt_r", 0 0;
v0x13681cee0_0 .var "ex_ld_r", 0 0;
v0x13681cf80_0 .var "ex_mul_r", 0 0;
v0x13681d020_0 .var "ex_rd_r", 4 0;
v0x13681d0d0_0 .var "ex_str_r", 0 0;
v0x13681d170_0 .var "ex_we_r", 0 0;
v0x13681d210_0 .net "rst", 0 0, v0x136830ad0_0;  alias, 1 drivers
v0x13681d2e0_0 .net "stall_D", 0 0, L_0x1368358e0;  alias, 1 drivers
S_0x13681d630 .scope module, "u_data_mem" "data_mem" 3 441, 8 1 0, S_0x136805470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Dc_rd_req";
    .port_info 3 /INPUT 4 "Dc_rd_addr";
    .port_info 4 /OUTPUT 128 "Dc_rline";
    .port_info 5 /OUTPUT 1 "Dc_rd_valid";
    .port_info 6 /INPUT 1 "Dc_wb_we";
    .port_info 7 /INPUT 4 "Dc_wb_addr";
    .port_info 8 /INPUT 128 "Dc_wb_wline";
P_0x13681d7a0 .param/l "LATENCY" 0 8 3, +C4<00000000000000000000000000000011>;
P_0x13681d7e0 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
v0x13681da10_0 .net "Dc_rd_addr", 3 0, v0x13681e970_0;  alias, 1 drivers
v0x13681dac0_0 .net "Dc_rd_req", 0 0, v0x13681ea40_0;  alias, 1 drivers
v0x13681db60_0 .var "Dc_rd_valid", 0 0;
v0x13681dbf0_0 .var "Dc_rline", 127 0;
v0x13681dc80_0 .net "Dc_wb_addr", 3 0, v0x13681ec70_0;  alias, 1 drivers
v0x13681dd30_0 .net "Dc_wb_we", 0 0, v0x13681ed40_0;  alias, 1 drivers
v0x13681ddd0_0 .net "Dc_wb_wline", 127 0, v0x13681edf0_0;  alias, 1 drivers
v0x13681de80_0 .net "clk", 0 0, v0x136830890_0;  alias, 1 drivers
v0x13681df10_0 .var "counter", 1 0;
v0x13681e020_0 .var/i "i", 31 0;
v0x13681e0d0_0 .var/i "j", 31 0;
v0x13681e180 .array "line", 63 0, 31 0;
v0x13681e220_0 .net "rst", 0 0, v0x136830ad0_0;  alias, 1 drivers
v0x13681e2b0_0 .var "saved_line", 3 0;
S_0x13681e440 .scope module, "u_dcache" "dcache" 3 412, 9 1 0, S_0x136805470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "MEM_ld";
    .port_info 3 /INPUT 1 "MEM_str";
    .port_info 4 /INPUT 1 "MEM_byt";
    .port_info 5 /INPUT 32 "MEM_alu_out";
    .port_info 6 /INPUT 32 "MEM_b2";
    .port_info 7 /OUTPUT 32 "MEM_data_mem";
    .port_info 8 /OUTPUT 1 "MEM_stall";
    .port_info 9 /OUTPUT 1 "Dc_rd_req";
    .port_info 10 /OUTPUT 4 "Dc_rd_addr";
    .port_info 11 /INPUT 128 "Dc_rline";
    .port_info 12 /INPUT 1 "Dc_rd_valid";
    .port_info 13 /OUTPUT 1 "Dc_wb_we";
    .port_info 14 /OUTPUT 4 "Dc_wb_addr";
    .port_info 15 /OUTPUT 128 "Dc_wb_wline";
P_0x13681d860 .param/l "XLEN" 0 9 2, +C4<00000000000000000000000000100000>;
L_0x136839ec0 .functor OR 1, v0x136825a10_0, v0x136825b30_0, C4<0>, C4<0>;
v0x13681e970_0 .var "Dc_rd_addr", 3 0;
v0x13681ea40_0 .var "Dc_rd_req", 0 0;
v0x13681eaf0_0 .net "Dc_rd_valid", 0 0, v0x13681db60_0;  alias, 1 drivers
v0x13681ebc0_0 .net "Dc_rline", 127 0, v0x13681dbf0_0;  alias, 1 drivers
v0x13681ec70_0 .var "Dc_wb_addr", 3 0;
v0x13681ed40_0 .var "Dc_wb_we", 0 0;
v0x13681edf0_0 .var "Dc_wb_wline", 127 0;
v0x13681eea0_0 .net "MEM_alu_out", 31 0, v0x136825860_0;  alias, 1 drivers
v0x13681ef30_0 .net "MEM_b2", 31 0, L_0x1368397f0;  alias, 1 drivers
v0x13681f040_0 .net "MEM_byt", 0 0, L_0x136839ba0;  alias, 1 drivers
v0x13681f0d0_0 .var "MEM_data_mem", 31 0;
v0x13681f180_0 .net "MEM_ld", 0 0, v0x136825a10_0;  alias, 1 drivers
v0x13681f220_0 .var "MEM_stall", 0 0;
v0x13681f2b0_0 .net "MEM_str", 0 0, v0x136825b30_0;  alias, 1 drivers
v0x13681f350_0 .net "addr_line", 3 0, L_0x136839d80;  1 drivers
v0x13681f400_0 .net "addr_off", 1 0, L_0x136839e20;  1 drivers
v0x13681f4b0_0 .net "addr_word", 5 0, L_0x136839c60;  1 drivers
v0x13681f640_0 .net "clk", 0 0, v0x136830890_0;  alias, 1 drivers
v0x13681f6d0 .array "data", 15 0, 31 0;
v0x13681f8f0 .array "dirty", 3 0, 0 0;
v0x13681f980_0 .var "fifo_ptr", 1 0;
v0x13681fa30_0 .var "hit", 0 0;
v0x13681fad0_0 .var "hit_idx", 1 0;
v0x13681fb80_0 .var/i "i", 31 0;
v0x13681fc30_0 .var "miss_line", 3 0;
v0x13681fce0_0 .net "op_active", 0 0, L_0x136839ec0;  1 drivers
v0x13681fd80_0 .net "rst", 0 0, v0x136830ad0_0;  alias, 1 drivers
v0x13681fe90 .array "tag", 3 0, 3 0;
v0x13681ff50 .array "valid", 3 0, 0 0;
E_0x13681e810/0 .event anyedge, v0x13681eea0_0, v0x13681f350_0, v0x13681fce0_0, v0x13681db60_0;
v0x13681ff50_0 .array/port v0x13681ff50, 0;
v0x13681ff50_1 .array/port v0x13681ff50, 1;
v0x13681ff50_2 .array/port v0x13681ff50, 2;
v0x13681ff50_3 .array/port v0x13681ff50, 3;
E_0x13681e810/1 .event anyedge, v0x13681ff50_0, v0x13681ff50_1, v0x13681ff50_2, v0x13681ff50_3;
v0x13681fe90_0 .array/port v0x13681fe90, 0;
v0x13681fe90_1 .array/port v0x13681fe90, 1;
v0x13681fe90_2 .array/port v0x13681fe90, 2;
v0x13681fe90_3 .array/port v0x13681fe90, 3;
E_0x13681e810/2 .event anyedge, v0x13681fe90_0, v0x13681fe90_1, v0x13681fe90_2, v0x13681fe90_3;
E_0x13681e810/3 .event anyedge, v0x13681f180_0, v0x13681fa30_0, v0x13681f040_0, v0x13681fad0_0;
v0x13681f6d0_0 .array/port v0x13681f6d0, 0;
v0x13681f6d0_1 .array/port v0x13681f6d0, 1;
v0x13681f6d0_2 .array/port v0x13681f6d0, 2;
E_0x13681e810/4 .event anyedge, v0x13681f400_0, v0x13681f6d0_0, v0x13681f6d0_1, v0x13681f6d0_2;
v0x13681f6d0_3 .array/port v0x13681f6d0, 3;
v0x13681f6d0_4 .array/port v0x13681f6d0, 4;
v0x13681f6d0_5 .array/port v0x13681f6d0, 5;
v0x13681f6d0_6 .array/port v0x13681f6d0, 6;
E_0x13681e810/5 .event anyedge, v0x13681f6d0_3, v0x13681f6d0_4, v0x13681f6d0_5, v0x13681f6d0_6;
v0x13681f6d0_7 .array/port v0x13681f6d0, 7;
v0x13681f6d0_8 .array/port v0x13681f6d0, 8;
v0x13681f6d0_9 .array/port v0x13681f6d0, 9;
v0x13681f6d0_10 .array/port v0x13681f6d0, 10;
E_0x13681e810/6 .event anyedge, v0x13681f6d0_7, v0x13681f6d0_8, v0x13681f6d0_9, v0x13681f6d0_10;
v0x13681f6d0_11 .array/port v0x13681f6d0, 11;
v0x13681f6d0_12 .array/port v0x13681f6d0, 12;
v0x13681f6d0_13 .array/port v0x13681f6d0, 13;
v0x13681f6d0_14 .array/port v0x13681f6d0, 14;
E_0x13681e810/7 .event anyedge, v0x13681f6d0_11, v0x13681f6d0_12, v0x13681f6d0_13, v0x13681f6d0_14;
v0x13681f6d0_15 .array/port v0x13681f6d0, 15;
E_0x13681e810/8 .event anyedge, v0x13681f6d0_15, v0x13681f2b0_0;
E_0x13681e810 .event/or E_0x13681e810/0, E_0x13681e810/1, E_0x13681e810/2, E_0x13681e810/3, E_0x13681e810/4, E_0x13681e810/5, E_0x13681e810/6, E_0x13681e810/7, E_0x13681e810/8;
L_0x136839c60 .part v0x136825860_0, 0, 6;
L_0x136839d80 .part L_0x136839c60, 2, 4;
L_0x136839e20 .part L_0x136839c60, 0, 2;
S_0x1368201c0 .scope module, "u_decode" "decode" 3 137, 10 1 0, S_0x136805470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "D_inst";
    .port_info 2 /OUTPUT 6 "D_opc";
    .port_info 3 /OUTPUT 5 "D_ra";
    .port_info 4 /OUTPUT 5 "D_rb";
    .port_info 5 /OUTPUT 5 "D_rd";
    .port_info 6 /OUTPUT 11 "D_imd";
    .port_info 7 /OUTPUT 1 "D_we";
    .port_info 8 /OUTPUT 4 "D_alu_op";
    .port_info 9 /OUTPUT 1 "D_ld";
    .port_info 10 /OUTPUT 1 "D_str";
    .port_info 11 /OUTPUT 1 "D_byt";
    .port_info 12 /OUTPUT 1 "D_brn";
    .port_info 13 /OUTPUT 1 "D_addi";
    .port_info 14 /OUTPUT 1 "D_mul";
P_0x125808200 .param/l "OPC_ADD" 1 10 32, C4<000000>;
P_0x125808240 .param/l "OPC_ADDI" 1 10 40, C4<001000>;
P_0x125808280 .param/l "OPC_AND" 1 10 34, C4<000010>;
P_0x1258082c0 .param/l "OPC_CTRL" 1 10 54, C4<001101>;
P_0x125808300 .param/l "OPC_GT" 1 10 47, C4<001010>;
P_0x125808340 .param/l "OPC_LOAD" 1 10 50, C4<01011>;
P_0x125808380 .param/l "OPC_LT" 1 10 46, C4<001001>;
P_0x1258083c0 .param/l "OPC_MUL" 1 10 56, C4<001110>;
P_0x125808400 .param/l "OPC_NOT" 1 10 37, C4<000101>;
P_0x125808440 .param/l "OPC_OR" 1 10 35, C4<000011>;
P_0x125808480 .param/l "OPC_SHL" 1 10 38, C4<000110>;
P_0x1258084c0 .param/l "OPC_SHR" 1 10 39, C4<000111>;
P_0x125808500 .param/l "OPC_STORE" 1 10 51, C4<01100>;
P_0x125808540 .param/l "OPC_SUB" 1 10 33, C4<000001>;
P_0x125808580 .param/l "OPC_XOR" 1 10 36, C4<000100>;
P_0x1258085c0 .param/l "RD_BEQ" 1 10 59, C4<00001>;
P_0x125808600 .param/l "RD_BGT" 1 10 61, C4<00011>;
P_0x125808640 .param/l "RD_BLT" 1 10 60, C4<00010>;
P_0x125808680 .param/l "RD_JMP" 1 10 58, C4<00000>;
P_0x1258086c0 .param/l "XLEN" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x136831070 .functor AND 1, L_0x1368315f0, L_0x136831690, C4<1>, C4<1>;
L_0x136831850 .functor AND 1, L_0x1368315f0, L_0x136831770, C4<1>, C4<1>;
L_0x136831a90 .functor AND 1, L_0x1368315f0, L_0x136831960, C4<1>, C4<1>;
L_0x1368313d0 .functor AND 1, L_0x1368315f0, L_0x136831ba0, C4<1>, C4<1>;
L_0x136832120 .functor OR 1, L_0x1368324f0, L_0x136831f60, C4<0>, C4<0>;
L_0x136832720 .functor OR 1, L_0x136832120, L_0x136832450, C4<0>, C4<0>;
L_0x136832810 .functor BUFZ 1, L_0x1368315f0, C4<0>, C4<0>, C4<0>;
L_0x136833620 .functor OR 1, L_0x136833460, L_0x136831a90, C4<0>, C4<0>;
L_0x136833790 .functor OR 1, L_0x1368336b0, L_0x1368313d0, C4<0>, C4<0>;
v0x136820b00_0 .net "D_addi", 0 0, L_0x136832900;  alias, 1 drivers
v0x136820bb0_0 .net "D_alu_op", 3 0, L_0x136834980;  alias, 1 drivers
v0x136820c70_0 .net "D_brn", 0 0, L_0x136832810;  alias, 1 drivers
v0x136820d40_0 .net "D_byt", 0 0, L_0x1368322b0;  alias, 1 drivers
v0x136820df0_0 .net "D_imd", 10 0, L_0x136831450;  alias, 1 drivers
v0x136820ec0_0 .net "D_inst", 31 0, v0x136826bc0_0;  alias, 1 drivers
v0x136820f50_0 .net "D_ld", 0 0, L_0x136831f60;  alias, 1 drivers
v0x136820fe0_0 .net "D_mul", 0 0, L_0x136832450;  alias, 1 drivers
v0x136821090_0 .net "D_opc", 5 0, L_0x136830f90;  alias, 1 drivers
v0x1368211a0_0 .net "D_ra", 4 0, L_0x1368310f0;  alias, 1 drivers
v0x136821260_0 .net "D_rb", 4 0, L_0x136831210;  alias, 1 drivers
v0x1368212f0_0 .net "D_rd", 4 0, L_0x136831330;  alias, 1 drivers
v0x1368213c0_0 .net "D_str", 0 0, L_0x136832190;  alias, 1 drivers
v0x136821450_0 .net "D_we", 0 0, L_0x136832720;  alias, 1 drivers
L_0x138050058 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x1368214e0_0 .net/2u *"_ivl_10", 5 0, L_0x138050058;  1 drivers
L_0x1380505f8 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0x136821570_0 .net/2u *"_ivl_100", 5 0, L_0x1380505f8;  1 drivers
v0x136821620_0 .net *"_ivl_102", 0 0, L_0x136832ca0;  1 drivers
L_0x138050640 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x1368217c0_0 .net/2u *"_ivl_104", 3 0, L_0x138050640;  1 drivers
L_0x138050688 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v0x136821870_0 .net/2u *"_ivl_106", 5 0, L_0x138050688;  1 drivers
v0x136821920_0 .net *"_ivl_108", 0 0, L_0x1368330d0;  1 drivers
L_0x1380506d0 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x1368219c0_0 .net/2u *"_ivl_110", 3 0, L_0x1380506d0;  1 drivers
L_0x138050718 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v0x136821a70_0 .net/2u *"_ivl_112", 5 0, L_0x138050718;  1 drivers
v0x136821b20_0 .net *"_ivl_114", 0 0, L_0x136832fb0;  1 drivers
L_0x138050760 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x136821bc0_0 .net/2u *"_ivl_116", 3 0, L_0x138050760;  1 drivers
L_0x1380507a8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x136821c70_0 .net/2u *"_ivl_118", 3 0, L_0x1380507a8;  1 drivers
L_0x1380507f0 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x136821d20_0 .net/2u *"_ivl_120", 5 0, L_0x1380507f0;  1 drivers
v0x136821dd0_0 .net *"_ivl_122", 0 0, L_0x136833460;  1 drivers
v0x136821e70_0 .net *"_ivl_125", 0 0, L_0x136833620;  1 drivers
L_0x138050838 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x136821f10_0 .net/2u *"_ivl_126", 3 0, L_0x138050838;  1 drivers
L_0x138050880 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0x136821fc0_0 .net/2u *"_ivl_128", 5 0, L_0x138050880;  1 drivers
v0x136822070_0 .net *"_ivl_130", 0 0, L_0x1368336b0;  1 drivers
v0x136822110_0 .net *"_ivl_133", 0 0, L_0x136833790;  1 drivers
L_0x1380508c8 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x1368221b0_0 .net/2u *"_ivl_134", 3 0, L_0x1380508c8;  1 drivers
L_0x138050910 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x1368216d0_0 .net/2u *"_ivl_136", 3 0, L_0x138050910;  1 drivers
L_0x138050958 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x136822440_0 .net/2u *"_ivl_138", 3 0, L_0x138050958;  1 drivers
L_0x1380500a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1368224d0_0 .net/2u *"_ivl_14", 4 0, L_0x1380500a0;  1 drivers
v0x136822570_0 .net *"_ivl_140", 3 0, L_0x136832d40;  1 drivers
v0x136822620_0 .net *"_ivl_142", 3 0, L_0x136833580;  1 drivers
v0x1368226d0_0 .net *"_ivl_144", 3 0, L_0x136833c80;  1 drivers
v0x136822780_0 .net *"_ivl_146", 3 0, L_0x136833e20;  1 drivers
v0x136822830_0 .net *"_ivl_148", 3 0, L_0x136833f00;  1 drivers
v0x1368228e0_0 .net *"_ivl_150", 3 0, L_0x1368340b0;  1 drivers
v0x136822990_0 .net *"_ivl_152", 3 0, L_0x1368341d0;  1 drivers
v0x136822a40_0 .net *"_ivl_154", 3 0, L_0x136834390;  1 drivers
v0x136822af0_0 .net *"_ivl_156", 3 0, L_0x1368344b0;  1 drivers
v0x136822ba0_0 .net *"_ivl_158", 3 0, L_0x136834680;  1 drivers
v0x136822c50_0 .net *"_ivl_16", 0 0, L_0x136831690;  1 drivers
v0x136822cf0_0 .net *"_ivl_160", 3 0, L_0x1368347a0;  1 drivers
L_0x1380500e8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x136822da0_0 .net/2u *"_ivl_20", 4 0, L_0x1380500e8;  1 drivers
v0x136822e50_0 .net *"_ivl_22", 0 0, L_0x136831770;  1 drivers
L_0x138050130 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x136822ef0_0 .net/2u *"_ivl_26", 4 0, L_0x138050130;  1 drivers
v0x136822fa0_0 .net *"_ivl_28", 0 0, L_0x136831960;  1 drivers
L_0x138050178 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x136823040_0 .net/2u *"_ivl_32", 4 0, L_0x138050178;  1 drivers
v0x1368230f0_0 .net *"_ivl_34", 0 0, L_0x136831ba0;  1 drivers
v0x136823190_0 .net *"_ivl_39", 4 0, L_0x136831de0;  1 drivers
L_0x1380501c0 .functor BUFT 1, C4<01011>, C4<0>, C4<0>, C4<0>;
v0x136823240_0 .net/2u *"_ivl_40", 4 0, L_0x1380501c0;  1 drivers
v0x1368232f0_0 .net *"_ivl_45", 4 0, L_0x136832080;  1 drivers
L_0x138050208 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x1368233a0_0 .net/2u *"_ivl_46", 4 0, L_0x138050208;  1 drivers
L_0x138050250 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0x136823450_0 .net/2u *"_ivl_52", 5 0, L_0x138050250;  1 drivers
L_0x138050298 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0x136823500_0 .net/2u *"_ivl_56", 5 0, L_0x138050298;  1 drivers
v0x1368235b0_0 .net *"_ivl_58", 0 0, L_0x1368324f0;  1 drivers
v0x136823650_0 .net *"_ivl_61", 0 0, L_0x136832120;  1 drivers
L_0x1380502e0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x1368236f0_0 .net/2u *"_ivl_66", 5 0, L_0x1380502e0;  1 drivers
L_0x138050328 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x1368237a0_0 .net/2u *"_ivl_70", 5 0, L_0x138050328;  1 drivers
v0x136823850_0 .net *"_ivl_72", 0 0, L_0x1368329a0;  1 drivers
L_0x138050370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x136822250_0 .net/2u *"_ivl_74", 3 0, L_0x138050370;  1 drivers
L_0x1380503b8 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x136822300_0 .net/2u *"_ivl_76", 5 0, L_0x1380503b8;  1 drivers
v0x1368223b0_0 .net *"_ivl_78", 0 0, L_0x136832b20;  1 drivers
L_0x138050400 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x1368238f0_0 .net/2u *"_ivl_80", 3 0, L_0x138050400;  1 drivers
L_0x138050448 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x1368239a0_0 .net/2u *"_ivl_82", 5 0, L_0x138050448;  1 drivers
v0x136823a50_0 .net *"_ivl_84", 0 0, L_0x136832bc0;  1 drivers
L_0x138050490 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x136823af0_0 .net/2u *"_ivl_86", 3 0, L_0x138050490;  1 drivers
L_0x1380504d8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x136823ba0_0 .net/2u *"_ivl_88", 5 0, L_0x1380504d8;  1 drivers
v0x136823c50_0 .net *"_ivl_90", 0 0, L_0x136832e50;  1 drivers
L_0x138050520 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x136823cf0_0 .net/2u *"_ivl_92", 3 0, L_0x138050520;  1 drivers
L_0x138050568 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x136823da0_0 .net/2u *"_ivl_94", 5 0, L_0x138050568;  1 drivers
v0x136823e50_0 .net *"_ivl_96", 0 0, L_0x136832ef0;  1 drivers
L_0x1380505b0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x136823ef0_0 .net/2u *"_ivl_98", 3 0, L_0x1380505b0;  1 drivers
v0x136823fa0_0 .net "clk", 0 0, v0x136830890_0;  alias, 1 drivers
v0x136824030_0 .net "is_beq", 0 0, L_0x136831850;  1 drivers
v0x1368240d0_0 .net "is_bgt", 0 0, L_0x1368313d0;  1 drivers
v0x136824170_0 .net "is_blt", 0 0, L_0x136831a90;  1 drivers
v0x136824210_0 .net "is_ctrl", 0 0, L_0x1368315f0;  1 drivers
v0x1368242b0_0 .net "is_jmp", 0 0, L_0x136831070;  1 drivers
L_0x136830f90 .part v0x136826bc0_0, 26, 6;
L_0x1368310f0 .part v0x136826bc0_0, 21, 5;
L_0x136831210 .part v0x136826bc0_0, 16, 5;
L_0x136831330 .part v0x136826bc0_0, 11, 5;
L_0x136831450 .part v0x136826bc0_0, 0, 11;
L_0x1368315f0 .cmp/eq 6, L_0x136830f90, L_0x138050058;
L_0x136831690 .cmp/eq 5, L_0x136831330, L_0x1380500a0;
L_0x136831770 .cmp/eq 5, L_0x136831330, L_0x1380500e8;
L_0x136831960 .cmp/eq 5, L_0x136831330, L_0x138050130;
L_0x136831ba0 .cmp/eq 5, L_0x136831330, L_0x138050178;
L_0x136831de0 .part L_0x136830f90, 0, 5;
L_0x136831f60 .cmp/eq 5, L_0x136831de0, L_0x1380501c0;
L_0x136832080 .part L_0x136830f90, 0, 5;
L_0x136832190 .cmp/eq 5, L_0x136832080, L_0x138050208;
L_0x1368322b0 .part L_0x136830f90, 5, 1;
L_0x136832450 .cmp/eq 6, L_0x136830f90, L_0x138050250;
L_0x1368324f0 .cmp/ge 6, L_0x138050298, L_0x136830f90;
L_0x136832900 .cmp/eq 6, L_0x136830f90, L_0x1380502e0;
L_0x1368329a0 .cmp/eq 6, L_0x136830f90, L_0x138050328;
L_0x136832b20 .cmp/eq 6, L_0x136830f90, L_0x1380503b8;
L_0x136832bc0 .cmp/eq 6, L_0x136830f90, L_0x138050448;
L_0x136832e50 .cmp/eq 6, L_0x136830f90, L_0x1380504d8;
L_0x136832ef0 .cmp/eq 6, L_0x136830f90, L_0x138050568;
L_0x136832ca0 .cmp/eq 6, L_0x136830f90, L_0x1380505f8;
L_0x1368330d0 .cmp/eq 6, L_0x136830f90, L_0x138050688;
L_0x136832fb0 .cmp/eq 6, L_0x136830f90, L_0x138050718;
L_0x136833460 .cmp/eq 6, L_0x136830f90, L_0x1380507f0;
L_0x1368336b0 .cmp/eq 6, L_0x136830f90, L_0x138050880;
L_0x136832d40 .functor MUXZ 4, L_0x138050958, L_0x138050910, L_0x136832450, C4<>;
L_0x136833580 .functor MUXZ 4, L_0x136832d40, L_0x1380508c8, L_0x136833790, C4<>;
L_0x136833c80 .functor MUXZ 4, L_0x136833580, L_0x138050838, L_0x136833620, C4<>;
L_0x136833e20 .functor MUXZ 4, L_0x136833c80, L_0x1380507a8, L_0x136831850, C4<>;
L_0x136833f00 .functor MUXZ 4, L_0x136833e20, L_0x138050760, L_0x136832fb0, C4<>;
L_0x1368340b0 .functor MUXZ 4, L_0x136833f00, L_0x1380506d0, L_0x1368330d0, C4<>;
L_0x1368341d0 .functor MUXZ 4, L_0x1368340b0, L_0x138050640, L_0x136832ca0, C4<>;
L_0x136834390 .functor MUXZ 4, L_0x1368341d0, L_0x1380505b0, L_0x136832ef0, C4<>;
L_0x1368344b0 .functor MUXZ 4, L_0x136834390, L_0x138050520, L_0x136832e50, C4<>;
L_0x136834680 .functor MUXZ 4, L_0x1368344b0, L_0x138050490, L_0x136832bc0, C4<>;
L_0x1368347a0 .functor MUXZ 4, L_0x136834680, L_0x138050400, L_0x136832b20, C4<>;
L_0x136834980 .functor MUXZ 4, L_0x1368347a0, L_0x138050370, L_0x1368329a0, C4<>;
S_0x136824440 .scope module, "u_ex_to_mem_reg" "ex_to_mem_reg" 3 364, 11 1 0, S_0x136805470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_alu_out";
    .port_info 3 /INPUT 1 "EX_taken";
    .port_info 4 /INPUT 32 "EX_b2";
    .port_info 5 /INPUT 32 "EX_a2";
    .port_info 6 /INPUT 5 "EX_rd";
    .port_info 7 /INPUT 1 "EX_we";
    .port_info 8 /INPUT 1 "EX_ld";
    .port_info 9 /INPUT 1 "EX_str";
    .port_info 10 /INPUT 1 "EX_byt";
    .port_info 11 /INPUT 1 "MEM_stall";
    .port_info 12 /OUTPUT 32 "MEM_alu_out";
    .port_info 13 /OUTPUT 1 "MEM_taken";
    .port_info 14 /OUTPUT 32 "MEM_b2";
    .port_info 15 /OUTPUT 32 "MEM_a2";
    .port_info 16 /OUTPUT 5 "MEM_rd";
    .port_info 17 /OUTPUT 1 "MEM_we";
    .port_info 18 /OUTPUT 1 "MEM_ld";
    .port_info 19 /OUTPUT 1 "MEM_str";
    .port_info 20 /OUTPUT 1 "MEM_byt";
P_0x136824600 .param/l "XLEN" 0 11 2, +C4<00000000000000000000000000100000>;
L_0x13682def0 .functor BUFZ 1, v0x136825bc0_0, C4<0>, C4<0>, C4<0>;
L_0x1368397f0 .functor BUFZ 32, v0x1368258f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x136839860 .functor BUFZ 32, v0x1368257d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x136839ba0 .functor BUFZ 1, v0x136825980_0, C4<0>, C4<0>, C4<0>;
v0x136824950_0 .net "EX_a2", 31 0, L_0x136837d40;  alias, 1 drivers
v0x136824a40_0 .net "EX_alu_out", 31 0, v0x136818540_0;  alias, 1 drivers
v0x136824ad0_0 .net "EX_b2", 31 0, L_0x136837ea0;  alias, 1 drivers
v0x136824ba0_0 .net "EX_byt", 0 0, L_0x136838350;  alias, 1 drivers
v0x136824c30_0 .net "EX_ld", 0 0, v0x13681cee0_0;  alias, 1 drivers
v0x136824d40_0 .net "EX_rd", 4 0, v0x13681d020_0;  alias, 1 drivers
v0x136824e10_0 .net "EX_str", 0 0, L_0x1368382c0;  alias, 1 drivers
v0x136824ea0_0 .net "EX_taken", 0 0, v0x1368187f0_0;  alias, 1 drivers
v0x136824f70_0 .net "EX_we", 0 0, v0x13681d170_0;  alias, 1 drivers
v0x136825080_0 .net "MEM_a2", 31 0, L_0x136839860;  alias, 1 drivers
v0x136825110_0 .net "MEM_alu_out", 31 0, v0x136825860_0;  alias, 1 drivers
v0x1368251a0_0 .net "MEM_b2", 31 0, L_0x1368397f0;  alias, 1 drivers
v0x136825230_0 .net "MEM_byt", 0 0, L_0x136839ba0;  alias, 1 drivers
v0x1368252c0_0 .net "MEM_ld", 0 0, v0x136825a10_0;  alias, 1 drivers
v0x136825350_0 .net "MEM_rd", 4 0, v0x136825aa0_0;  alias, 1 drivers
v0x1368253e0_0 .net "MEM_stall", 0 0, v0x13681f220_0;  alias, 1 drivers
v0x136825470_0 .net "MEM_str", 0 0, v0x136825b30_0;  alias, 1 drivers
v0x136825620_0 .net "MEM_taken", 0 0, L_0x13682def0;  alias, 1 drivers
v0x1368256b0_0 .net "MEM_we", 0 0, v0x136825c60_0;  alias, 1 drivers
v0x136825740_0 .net "clk", 0 0, v0x136830890_0;  alias, 1 drivers
v0x1368257d0_0 .var "mem_a2_r", 31 0;
v0x136825860_0 .var "mem_alu_out_r", 31 0;
v0x1368258f0_0 .var "mem_b2_r", 31 0;
v0x136825980_0 .var "mem_byt_r", 0 0;
v0x136825a10_0 .var "mem_ld_r", 0 0;
v0x136825aa0_0 .var "mem_rd_r", 4 0;
v0x136825b30_0 .var "mem_str_r", 0 0;
v0x136825bc0_0 .var "mem_taken_r", 0 0;
v0x136825c60_0 .var "mem_we_r", 0 0;
v0x136825d00_0 .net "rst", 0 0, v0x136830ad0_0;  alias, 1 drivers
S_0x136825f90 .scope module, "u_f2d" "f_to_d_reg" 3 104, 12 1 0, S_0x136805470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "F_pc";
    .port_info 3 /INPUT 32 "F_inst";
    .port_info 4 /INPUT 1 "F_BP_taken";
    .port_info 5 /INPUT 1 "stall_D";
    .port_info 6 /INPUT 1 "MEM_stall";
    .port_info 7 /INPUT 1 "EX_taken";
    .port_info 8 /OUTPUT 5 "D_pc";
    .port_info 9 /OUTPUT 32 "D_inst";
    .port_info 10 /OUTPUT 1 "D_BP_taken";
P_0x1368261d0 .param/l "NOP" 1 12 24, C4<00100000000000000000000000000000>;
P_0x136826210 .param/l "PC_BITS" 0 12 3, +C4<00000000000000000000000000000101>;
P_0x136826250 .param/l "XLEN" 0 12 2, +C4<00000000000000000000000000100000>;
L_0x136830f20 .functor BUFZ 1, v0x136826b30_0, C4<0>, C4<0>, C4<0>;
v0x1368264c0_0 .net "D_BP_taken", 0 0, L_0x136830f20;  alias, 1 drivers
v0x136826570_0 .net "D_inst", 31 0, v0x136826bc0_0;  alias, 1 drivers
v0x136826600_0 .net "D_pc", 4 0, v0x136826c50_0;  alias, 1 drivers
v0x136826690_0 .net "EX_taken", 0 0, v0x1368187f0_0;  alias, 1 drivers
v0x136826720_0 .net "F_BP_taken", 0 0, L_0x1368388f0;  alias, 1 drivers
v0x1368267b0_0 .net "F_inst", 31 0, v0x136827330_0;  alias, 1 drivers
v0x136826850_0 .net "F_pc", 4 0, v0x13682a0c0_0;  alias, 1 drivers
v0x136826910_0 .net "MEM_stall", 0 0, v0x13681f220_0;  alias, 1 drivers
v0x136826a20_0 .net "clk", 0 0, v0x136830890_0;  alias, 1 drivers
v0x136826b30_0 .var "d_bp_taken", 0 0;
v0x136826bc0_0 .var "d_inst", 31 0;
v0x136826c50_0 .var "d_pc", 4 0;
v0x136826ce0_0 .net "rst", 0 0, v0x136830ad0_0;  alias, 1 drivers
v0x136826d70_0 .net "stall_D", 0 0, L_0x1368358e0;  alias, 1 drivers
S_0x136826f10 .scope module, "u_icache" "icache_simple" 3 61, 13 1 0, S_0x136805470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "F_pc";
    .port_info 3 /INPUT 128 "F_mem_inst";
    .port_info 4 /INPUT 1 "F_mem_valid";
    .port_info 5 /OUTPUT 1 "F_mem_req";
    .port_info 6 /OUTPUT 3 "F_mem_addr";
    .port_info 7 /OUTPUT 32 "F_inst";
    .port_info 8 /OUTPUT 1 "F_stall";
v0x136827330_0 .var "F_inst", 31 0;
v0x1368273f0_0 .var "F_mem_addr", 2 0;
v0x136827480_0 .net "F_mem_inst", 127 0, v0x136828880_0;  alias, 1 drivers
v0x136827510_0 .var "F_mem_req", 0 0;
v0x1368275a0_0 .net "F_mem_valid", 0 0, v0x1368289a0_0;  alias, 1 drivers
v0x136827670_0 .net "F_pc", 4 0, v0x13682a0c0_0;  alias, 1 drivers
v0x136827750_0 .var "F_stall", 0 0;
v0x1368277e0_0 .net "clk", 0 0, v0x136830890_0;  alias, 1 drivers
v0x136827970 .array "data", 15 0, 31 0;
v0x136827b60_0 .var "fifo_ptr", 1 0;
v0x136827c10_0 .var "hit", 0 0;
v0x136827cb0_0 .var "hit_idx", 1 0;
v0x136827d60_0 .var/i "i", 31 0;
v0x136827e10_0 .var "miss_line", 2 0;
v0x136827ec0_0 .net "pc_line", 2 0, L_0x136830d00;  1 drivers
v0x136827f70_0 .net "pc_word", 1 0, L_0x136830da0;  1 drivers
v0x136828020_0 .net "rst", 0 0, v0x136830ad0_0;  alias, 1 drivers
v0x1368281b0 .array "tag", 3 0, 2 0;
v0x136828270 .array "valid", 3 0, 0 0;
v0x136828270_0 .array/port v0x136828270, 0;
v0x136828270_1 .array/port v0x136828270, 1;
E_0x136827200/0 .event anyedge, v0x136827ec0_0, v0x1368275a0_0, v0x136828270_0, v0x136828270_1;
v0x136828270_2 .array/port v0x136828270, 2;
v0x136828270_3 .array/port v0x136828270, 3;
v0x1368281b0_0 .array/port v0x1368281b0, 0;
v0x1368281b0_1 .array/port v0x1368281b0, 1;
E_0x136827200/1 .event anyedge, v0x136828270_2, v0x136828270_3, v0x1368281b0_0, v0x1368281b0_1;
v0x1368281b0_2 .array/port v0x1368281b0, 2;
v0x1368281b0_3 .array/port v0x1368281b0, 3;
E_0x136827200/2 .event anyedge, v0x1368281b0_2, v0x1368281b0_3, v0x136827c10_0, v0x136827cb0_0;
v0x136827970_0 .array/port v0x136827970, 0;
v0x136827970_1 .array/port v0x136827970, 1;
v0x136827970_2 .array/port v0x136827970, 2;
E_0x136827200/3 .event anyedge, v0x136827f70_0, v0x136827970_0, v0x136827970_1, v0x136827970_2;
v0x136827970_3 .array/port v0x136827970, 3;
v0x136827970_4 .array/port v0x136827970, 4;
v0x136827970_5 .array/port v0x136827970, 5;
v0x136827970_6 .array/port v0x136827970, 6;
E_0x136827200/4 .event anyedge, v0x136827970_3, v0x136827970_4, v0x136827970_5, v0x136827970_6;
v0x136827970_7 .array/port v0x136827970, 7;
v0x136827970_8 .array/port v0x136827970, 8;
v0x136827970_9 .array/port v0x136827970, 9;
v0x136827970_10 .array/port v0x136827970, 10;
E_0x136827200/5 .event anyedge, v0x136827970_7, v0x136827970_8, v0x136827970_9, v0x136827970_10;
v0x136827970_11 .array/port v0x136827970, 11;
v0x136827970_12 .array/port v0x136827970, 12;
v0x136827970_13 .array/port v0x136827970, 13;
v0x136827970_14 .array/port v0x136827970, 14;
E_0x136827200/6 .event anyedge, v0x136827970_11, v0x136827970_12, v0x136827970_13, v0x136827970_14;
v0x136827970_15 .array/port v0x136827970, 15;
E_0x136827200/7 .event anyedge, v0x136827970_15;
E_0x136827200 .event/or E_0x136827200/0, E_0x136827200/1, E_0x136827200/2, E_0x136827200/3, E_0x136827200/4, E_0x136827200/5, E_0x136827200/6, E_0x136827200/7;
L_0x136830d00 .part v0x13682a0c0_0, 2, 3;
L_0x136830da0 .part v0x13682a0c0_0, 0, 2;
S_0x136828440 .scope module, "u_instruct_mem" "instruct_mem" 3 81, 14 1 0, S_0x136805470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "F_mem_req";
    .port_info 3 /INPUT 3 "F_mem_addr";
    .port_info 4 /OUTPUT 128 "F_mem_inst";
    .port_info 5 /OUTPUT 1 "F_mem_valid";
P_0x13681efc0 .param/l "LATENCY" 0 14 3, +C4<00000000000000000000000000000010>;
P_0x13681f000 .param/l "XLEN" 0 14 2, +C4<00000000000000000000000000100000>;
v0x1368287b0_0 .net "F_mem_addr", 2 0, v0x1368273f0_0;  alias, 1 drivers
v0x136828880_0 .var "F_mem_inst", 127 0;
v0x136828910_0 .net "F_mem_req", 0 0, v0x136827510_0;  alias, 1 drivers
v0x1368289a0_0 .var "F_mem_valid", 0 0;
v0x136828a30_0 .net "clk", 0 0, v0x136830890_0;  alias, 1 drivers
v0x136828b00_0 .var "counter", 1 0;
v0x136828b90 .array "line", 31 0, 31 0;
v0x136828c20_0 .net "rst", 0 0, v0x136830ad0_0;  alias, 1 drivers
v0x136828db0_0 .var "saved_line", 2 0;
S_0x136828ec0 .scope module, "u_mem_to_wb_reg" "mem_to_wb_reg" 3 470, 15 1 0, S_0x136805470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "MEM_data_mem";
    .port_info 3 /INPUT 5 "MEM_rd";
    .port_info 4 /INPUT 1 "MEM_we";
    .port_info 5 /OUTPUT 32 "WB_data_mem";
    .port_info 6 /OUTPUT 5 "WB_rd";
    .port_info 7 /OUTPUT 1 "WB_we";
P_0x136828ac0 .param/l "XLEN" 0 15 2, +C4<00000000000000000000000000100000>;
v0x136829260_0 .net "MEM_data_mem", 31 0, v0x13681f0d0_0;  alias, 1 drivers
v0x136829310_0 .net "MEM_rd", 4 0, v0x136825aa0_0;  alias, 1 drivers
v0x1368293a0_0 .net "MEM_we", 0 0, v0x136825c60_0;  alias, 1 drivers
v0x136829430_0 .net "WB_data_mem", 31 0, v0x136829760_0;  alias, 1 drivers
v0x1368294c0_0 .net "WB_rd", 4 0, v0x136829870_0;  alias, 1 drivers
v0x136829590_0 .net "WB_we", 0 0, v0x136829910_0;  alias, 1 drivers
v0x136829640_0 .net "clk", 0 0, v0x136830890_0;  alias, 1 drivers
v0x1368296d0_0 .net "rst", 0 0, v0x136830ad0_0;  alias, 1 drivers
v0x136829760_0 .var "wb_data_mem_r", 31 0;
v0x136829870_0 .var "wb_rd_r", 4 0;
v0x136829910_0 .var "wb_we_r", 0 0;
S_0x136829a30 .scope module, "u_pc" "pc" 3 40, 16 4 0, S_0x136805470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "EX_taken";
    .port_info 3 /INPUT 5 "EX_alt_pc";
    .port_info 4 /INPUT 1 "stall_D";
    .port_info 5 /INPUT 5 "F_BP_target_pc";
    .port_info 6 /OUTPUT 5 "F_pc";
P_0x136829bf0 .param/l "RESET_PC" 0 16 6, C4<00000>;
P_0x136829c30 .param/l "XLEN" 0 16 5, +C4<00000000000000000000000000000101>;
v0x136829eb0_0 .net "EX_alt_pc", 4 0, L_0x136830c60;  1 drivers
v0x136829f70_0 .net "EX_taken", 0 0, v0x1368187f0_0;  alias, 1 drivers
v0x13682a010_0 .net "F_BP_target_pc", 4 0, L_0x1368393a0;  alias, 1 drivers
v0x13682a0c0_0 .var "F_pc", 4 0;
v0x13682a150_0 .net "clk", 0 0, v0x136830890_0;  alias, 1 drivers
v0x13682a220_0 .net "rst", 0 0, v0x136830ad0_0;  alias, 1 drivers
v0x13682a2b0_0 .net "stall_D", 0 0, L_0x1368358e0;  alias, 1 drivers
E_0x136829e50 .event posedge, v0x136817a50_0, v0x136817440_0;
S_0x13682a3c0 .scope module, "u_regfile" "regfile" 3 211, 17 1 0, S_0x136805470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "D_ra";
    .port_info 2 /INPUT 5 "D_rb";
    .port_info 3 /INPUT 11 "D_imd";
    .port_info 4 /INPUT 5 "D_pc";
    .port_info 5 /INPUT 1 "D_ld";
    .port_info 6 /INPUT 1 "D_str";
    .port_info 7 /INPUT 1 "D_brn";
    .port_info 8 /INPUT 1 "D_addi";
    .port_info 9 /INPUT 2 "EX_D_bp";
    .port_info 10 /INPUT 2 "MEM_D_bp";
    .port_info 11 /INPUT 2 "WB_D_bp";
    .port_info 12 /INPUT 32 "EX_alu_out";
    .port_info 13 /INPUT 32 "MEM_data_mem";
    .port_info 14 /INPUT 1 "WB_we";
    .port_info 15 /INPUT 5 "WB_rd";
    .port_info 16 /INPUT 32 "WB_data_mem";
    .port_info 17 /OUTPUT 32 "D_a";
    .port_info 18 /OUTPUT 32 "D_b";
    .port_info 19 /OUTPUT 32 "D_a2";
    .port_info 20 /OUTPUT 32 "D_b2";
P_0x13682a580 .param/l "ADDR_SIZE" 0 17 4, +C4<00000000000000000000000000000101>;
P_0x13682a5c0 .param/l "REG_NUM" 0 17 3, +C4<00000000000000000000000000100000>;
P_0x13682a600 .param/l "XLEN" 0 17 2, +C4<00000000000000000000000000100000>;
L_0x1368364d0 .functor BUFZ 32, L_0x136836290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1368367e0 .functor BUFZ 32, L_0x136836540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x136837520 .functor BUFZ 32, L_0x136836e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1368375d0 .functor BUFZ 32, L_0x136837440, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1368373b0 .functor OR 1, L_0x136832190, L_0x136831f60, C4<0>, C4<0>;
L_0x1368378e0 .functor OR 1, L_0x1368373b0, L_0x136832900, C4<0>, C4<0>;
L_0x136837a10 .functor OR 1, L_0x1368378e0, L_0x136832810, C4<0>, C4<0>;
v0x13682aa30_0 .net "D_a", 31 0, L_0x136837800;  alias, 1 drivers
v0x13682ab00_0 .net "D_a2", 31 0, L_0x136837520;  alias, 1 drivers
v0x13682ab90_0 .net "D_addi", 0 0, L_0x136832900;  alias, 1 drivers
v0x13682ac20_0 .net "D_b", 31 0, L_0x136837760;  alias, 1 drivers
v0x13682acb0_0 .net "D_b2", 31 0, L_0x1368375d0;  alias, 1 drivers
v0x13682ad80_0 .net "D_brn", 0 0, L_0x136832810;  alias, 1 drivers
v0x13682ae50_0 .net "D_imd", 10 0, L_0x136831450;  alias, 1 drivers
v0x13682aee0_0 .net "D_ld", 0 0, L_0x136831f60;  alias, 1 drivers
v0x13682afb0_0 .net "D_pc", 4 0, v0x136826c50_0;  alias, 1 drivers
v0x13682b0c0_0 .net "D_ra", 4 0, L_0x1368310f0;  alias, 1 drivers
v0x13682b150_0 .net "D_rb", 4 0, L_0x136831210;  alias, 1 drivers
v0x13682b220_0 .net "D_str", 0 0, L_0x136832190;  alias, 1 drivers
v0x13682b2f0_0 .net "EX_D_bp", 1 0, L_0x136835c60;  alias, 1 drivers
v0x13682b380_0 .net "EX_alu_out", 31 0, v0x136818540_0;  alias, 1 drivers
v0x13682b410_0 .net "MEM_D_bp", 1 0, L_0x136835de0;  alias, 1 drivers
v0x13682b4a0_0 .net "MEM_data_mem", 31 0, v0x13681f0d0_0;  alias, 1 drivers
v0x13682b570_0 .net "WB_D_bp", 1 0, L_0x136835ec0;  alias, 1 drivers
v0x13682b700_0 .net "WB_data_mem", 31 0, v0x136829760_0;  alias, 1 drivers
v0x13682b790_0 .net "WB_rd", 4 0, v0x136829870_0;  alias, 1 drivers
v0x13682b820_0 .net "WB_we", 0 0, v0x136829910_0;  alias, 1 drivers
L_0x138050a30 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13682b8f0_0 .net/2u *"_ivl_0", 20 0, L_0x138050a30;  1 drivers
v0x13682b980_0 .net *"_ivl_10", 6 0, L_0x136836330;  1 drivers
L_0x138050ac0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13682ba10_0 .net *"_ivl_13", 1 0, L_0x138050ac0;  1 drivers
v0x13682bac0_0 .net *"_ivl_16", 31 0, L_0x136836540;  1 drivers
v0x13682bb70_0 .net *"_ivl_18", 6 0, L_0x1368365e0;  1 drivers
L_0x138050b08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13682bc20_0 .net *"_ivl_21", 1 0, L_0x138050b08;  1 drivers
v0x13682bcd0_0 .net *"_ivl_25", 0 0, L_0x136836850;  1 drivers
v0x13682bd80_0 .net *"_ivl_27", 0 0, L_0x136836970;  1 drivers
v0x13682be30_0 .net *"_ivl_29", 0 0, L_0x136836ab0;  1 drivers
v0x13682bee0_0 .net *"_ivl_30", 31 0, L_0x136836c20;  1 drivers
v0x13682bf90_0 .net *"_ivl_32", 31 0, L_0x136836cc0;  1 drivers
v0x13682c040_0 .net *"_ivl_37", 0 0, L_0x136836f20;  1 drivers
v0x13682c0f0_0 .net *"_ivl_39", 0 0, L_0x136837030;  1 drivers
L_0x138050a78 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13682b620_0 .net/2u *"_ivl_4", 26 0, L_0x138050a78;  1 drivers
v0x13682c380_0 .net *"_ivl_41", 0 0, L_0x1368370d0;  1 drivers
v0x13682c410_0 .net *"_ivl_42", 31 0, L_0x1368371f0;  1 drivers
v0x13682c4b0_0 .net *"_ivl_44", 31 0, L_0x136837310;  1 drivers
L_0x138050b50 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13682c560_0 .net/2u *"_ivl_52", 26 0, L_0x138050b50;  1 drivers
v0x13682c610_0 .net *"_ivl_54", 31 0, L_0x136837680;  1 drivers
v0x13682c6c0_0 .net *"_ivl_59", 0 0, L_0x1368373b0;  1 drivers
v0x13682c760_0 .net *"_ivl_61", 0 0, L_0x1368378e0;  1 drivers
v0x13682c800_0 .net *"_ivl_63", 0 0, L_0x136837a10;  1 drivers
L_0x138050b98 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13682c8a0_0 .net/2u *"_ivl_64", 20 0, L_0x138050b98;  1 drivers
v0x13682c950_0 .net *"_ivl_66", 31 0, L_0x136837ac0;  1 drivers
v0x13682ca00_0 .net *"_ivl_8", 31 0, L_0x136836290;  1 drivers
v0x13682cab0_0 .net "clk", 0 0, v0x136830890_0;  alias, 1 drivers
v0x13682cb40_0 .var/i "i", 31 0;
v0x13682cbf0_0 .net "offset", 31 0, L_0x136836050;  1 drivers
v0x13682cca0_0 .net "pc_extended", 31 0, L_0x136836170;  1 drivers
v0x13682cd50_0 .net "ra_fwd", 31 0, L_0x136836e80;  1 drivers
v0x13682ce00_0 .net "ra_raw", 31 0, L_0x1368364d0;  1 drivers
v0x13682ceb0_0 .net "rb_fwd", 31 0, L_0x136837440;  1 drivers
v0x13682cf60_0 .net "rb_raw", 31 0, L_0x1368367e0;  1 drivers
v0x13682d010 .array "regs", 31 0, 31 0;
L_0x136836050 .concat [ 11 21 0 0], L_0x136831450, L_0x138050a30;
L_0x136836170 .concat [ 5 27 0 0], v0x136826c50_0, L_0x138050a78;
L_0x136836290 .array/port v0x13682d010, L_0x136836330;
L_0x136836330 .concat [ 5 2 0 0], L_0x1368310f0, L_0x138050ac0;
L_0x136836540 .array/port v0x13682d010, L_0x1368365e0;
L_0x1368365e0 .concat [ 5 2 0 0], L_0x136831210, L_0x138050b08;
L_0x136836850 .part L_0x136835c60, 1, 1;
L_0x136836970 .part L_0x136835de0, 1, 1;
L_0x136836ab0 .part L_0x136835ec0, 1, 1;
L_0x136836c20 .functor MUXZ 32, L_0x1368364d0, v0x136829760_0, L_0x136836ab0, C4<>;
L_0x136836cc0 .functor MUXZ 32, L_0x136836c20, v0x13681f0d0_0, L_0x136836970, C4<>;
L_0x136836e80 .functor MUXZ 32, L_0x136836cc0, v0x136818540_0, L_0x136836850, C4<>;
L_0x136836f20 .part L_0x136835c60, 0, 1;
L_0x136837030 .part L_0x136835de0, 0, 1;
L_0x1368370d0 .part L_0x136835ec0, 0, 1;
L_0x1368371f0 .functor MUXZ 32, L_0x1368367e0, v0x136829760_0, L_0x1368370d0, C4<>;
L_0x136837310 .functor MUXZ 32, L_0x1368371f0, v0x13681f0d0_0, L_0x136837030, C4<>;
L_0x136837440 .functor MUXZ 32, L_0x136837310, v0x136818540_0, L_0x136836f20, C4<>;
L_0x136837680 .concat [ 5 27 0 0], v0x136826c50_0, L_0x138050b50;
L_0x136837800 .functor MUXZ 32, L_0x136836e80, L_0x136837680, L_0x136832810, C4<>;
L_0x136837ac0 .concat [ 11 21 0 0], L_0x136831450, L_0x138050b98;
L_0x136837760 .functor MUXZ 32, L_0x136837440, L_0x136837ac0, L_0x136837a10, C4<>;
S_0x136830720 .scope begin, "run_loop" "run_loop" 2 45, 2 45 0, S_0x136805020;
 .timescale -9 -12;
    .scope S_0x136829a30;
T_1 ;
    %wait E_0x136829e50;
    %load/vec4 v0x13682a220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13682a0c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x136829f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x136829eb0_0;
    %assign/vec4 v0x13682a0c0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x13682a2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x13682a0c0_0;
    %assign/vec4 v0x13682a0c0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x13682a010_0;
    %assign/vec4 v0x13682a0c0_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x136826f10;
T_2 ;
    %wait E_0x136805f60;
    %load/vec4 v0x136828020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x136827d60_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x136827d60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x136827d60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136828270, 0, 4;
    %load/vec4 v0x136827d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x136827d60_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x136827b60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x136827e10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x136827510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0x136827c10_0;
    %nor/r;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x136827ec0_0;
    %assign/vec4 v0x136827e10_0, 0;
T_2.4 ;
    %load/vec4 v0x1368275a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %load/vec4 v0x136827b60_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x136827b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x136827b60_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136828270, 0, 4;
    %load/vec4 v0x136827e10_0;
    %load/vec4 v0x136827b60_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1368281b0, 0, 4;
    %load/vec4 v0x136827480_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x136827b60_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136827970, 0, 4;
    %load/vec4 v0x136827480_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x136827b60_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136827970, 0, 4;
    %load/vec4 v0x136827480_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x136827b60_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 2, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136827970, 0, 4;
    %load/vec4 v0x136827480_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x136827b60_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 3, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136827970, 0, 4;
T_2.7 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x136826f10;
T_3 ;
    %wait E_0x136827200;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136827c10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x136827cb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136827750_0, 0, 1;
    %pushi/vec4 536870912, 0, 32;
    %store/vec4 v0x136827330_0, 0, 32;
    %load/vec4 v0x136827ec0_0;
    %store/vec4 v0x1368273f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136827510_0, 0, 1;
    %load/vec4 v0x1368275a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x136827d60_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x136827d60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %ix/getv/s 4, v0x136827d60_0;
    %load/vec4a v0x136828270, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %ix/getv/s 4, v0x136827d60_0;
    %load/vec4a v0x1368281b0, 4;
    %load/vec4 v0x136827ec0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136827c10_0, 0, 1;
    %load/vec4 v0x136827d60_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x136827cb0_0, 0, 2;
T_3.4 ;
    %load/vec4 v0x136827d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x136827d60_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
T_3.0 ;
    %load/vec4 v0x136827c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %load/vec4 v0x136827cb0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x136827f70_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x136827970, 4;
    %store/vec4 v0x136827330_0, 0, 32;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136827750_0, 0, 1;
    %load/vec4 v0x1368275a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.9, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %store/vec4 v0x136827510_0, 0, 1;
    %load/vec4 v0x136827ec0_0;
    %store/vec4 v0x1368273f0_0, 0, 3;
T_3.8 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x136828440;
T_4 ;
    %vpi_call 14 23 "$readmemh", "program.hex", v0x136828b90 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x136828440;
T_5 ;
    %wait E_0x136805f60;
    %load/vec4 v0x136828c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1368289a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x136828b00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1368289a0_0, 0;
    %load/vec4 v0x136828910_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0x136828b00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1368287b0_0;
    %assign/vec4 v0x136828db0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x136828b00_0, 0;
T_5.2 ;
    %load/vec4 v0x136828b00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.5, 4;
    %load/vec4 v0x136828b00_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x136828b00_0, 0;
    %load/vec4 v0x136828b00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.7, 4;
    %load/vec4 v0x136828db0_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %ix/vec4 4;
    %load/vec4a v0x136828b90, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x136828880_0, 4, 5;
    %load/vec4 v0x136828db0_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %pushi/vec4 1, 0, 2;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x136828b90, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x136828880_0, 4, 5;
    %load/vec4 v0x136828db0_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %pushi/vec4 2, 0, 3;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x136828b90, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x136828880_0, 4, 5;
    %load/vec4 v0x136828db0_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %pushi/vec4 3, 0, 3;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x136828b90, 4;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x136828880_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1368289a0_0, 0;
T_5.7 ;
T_5.5 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x136825f90;
T_6 ;
    %wait E_0x136805f60;
    %load/vec4 v0x136826ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x136826c50_0, 0;
    %pushi/vec4 536870912, 0, 32;
    %assign/vec4 v0x136826bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136826b30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x136826d70_0;
    %nor/r;
    %load/vec4 v0x136826910_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x136826850_0;
    %assign/vec4 v0x136826c50_0, 0;
    %load/vec4 v0x1368267b0_0;
    %assign/vec4 v0x136826bc0_0, 0;
    %load/vec4 v0x136826720_0;
    %assign/vec4 v0x136826b30_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x136805970;
T_7 ;
    %wait E_0x136805f60;
    %load/vec4 v0x136817a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1368178a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1368179c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1368178a0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x1368178a0_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1368178a0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x1368178a0_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13682a3c0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13682cb40_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x13682cb40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x13682cb40_0;
    %store/vec4a v0x13682d010, 4, 0;
    %load/vec4 v0x13682cb40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13682cb40_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x13682a3c0;
T_9 ;
    %wait E_0x136805f60;
    %load/vec4 v0x13682b820_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v0x13682b790_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x13682b700_0;
    %load/vec4 v0x13682b790_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13682d010, 0, 4;
T_9.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13682d010, 0, 4;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13681ae80;
T_10 ;
    %wait E_0x136805f60;
    %load/vec4 v0x13681d210_0;
    %flag_set/vec4 8;
    %jmp/1 T_10.3, 8;
    %load/vec4 v0x13681d2e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.3;
    %jmp/1 T_10.2, 8;
    %load/vec4 v0x13681c600_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.2;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13681c970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13681c8e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13681c040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13681caa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13681ca00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13681cdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13681cd30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13681d020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13681cee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13681d0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13681ce50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13681d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13681cf80_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x13681c760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x13681b5e0_0;
    %assign/vec4 v0x13681c970_0, 0;
    %load/vec4 v0x13681b670_0;
    %assign/vec4 v0x13681c8e0_0, 0;
    %load/vec4 v0x13681b790_0;
    %assign/vec4 v0x13681c040_0, 0;
    %load/vec4 v0x13681b830_0;
    %assign/vec4 v0x13681caa0_0, 0;
    %load/vec4 v0x13681b700_0;
    %assign/vec4 v0x13681ca00_0, 0;
    %load/vec4 v0x13681b8e0_0;
    %assign/vec4 v0x13681cdc0_0, 0;
    %load/vec4 v0x13681b550_0;
    %assign/vec4 v0x13681cd30_0, 0;
    %load/vec4 v0x13681bbc0_0;
    %assign/vec4 v0x13681d020_0, 0;
    %load/vec4 v0x13681ba20_0;
    %assign/vec4 v0x13681cee0_0, 0;
    %load/vec4 v0x13681bc80_0;
    %assign/vec4 v0x13681d0d0_0, 0;
    %load/vec4 v0x13681b980_0;
    %assign/vec4 v0x13681ce50_0, 0;
    %load/vec4 v0x13681bd10_0;
    %assign/vec4 v0x13681d170_0, 0;
    %load/vec4 v0x13681bb30_0;
    %assign/vec4 v0x13681cf80_0, 0;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x136817e80;
T_11 ;
    %wait E_0x136818250;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x136818540_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1368187f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136818910_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1368189b0_0, 0, 32;
    %load/vec4 v0x136818750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1368184b0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136818910_0, 0, 1;
    %jmp T_11.6;
T_11.2 ;
    %load/vec4 v0x136818420_0;
    %load/vec4 v0x1368186a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x136818910_0, 0, 1;
    %jmp T_11.6;
T_11.3 ;
    %load/vec4 v0x136818420_0;
    %load/vec4 v0x1368186a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x136818910_0, 0, 1;
    %jmp T_11.6;
T_11.4 ;
    %load/vec4 v0x1368186a0_0;
    %load/vec4 v0x136818420_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x136818910_0, 0, 1;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
    %load/vec4 v0x136818910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %load/vec4 v0x136818380_0;
    %load/vec4 v0x136818610_0;
    %add;
    %store/vec4 v0x1368189b0_0, 0, 32;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0x136818380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1368189b0_0, 0, 32;
T_11.8 ;
    %load/vec4 v0x1368189b0_0;
    %store/vec4 v0x136818540_0, 0, 32;
    %load/vec4 v0x1368182e0_0;
    %load/vec4 v0x136818910_0;
    %xor;
    %store/vec4 v0x1368187f0_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1368184b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %load/vec4 v0x136818380_0;
    %load/vec4 v0x136818610_0;
    %add;
    %store/vec4 v0x136818540_0, 0, 32;
    %jmp T_11.22;
T_11.9 ;
    %load/vec4 v0x136818380_0;
    %load/vec4 v0x136818610_0;
    %add;
    %store/vec4 v0x136818540_0, 0, 32;
    %jmp T_11.22;
T_11.10 ;
    %load/vec4 v0x136818380_0;
    %load/vec4 v0x136818610_0;
    %sub;
    %store/vec4 v0x136818540_0, 0, 32;
    %jmp T_11.22;
T_11.11 ;
    %load/vec4 v0x136818380_0;
    %load/vec4 v0x136818610_0;
    %and;
    %store/vec4 v0x136818540_0, 0, 32;
    %jmp T_11.22;
T_11.12 ;
    %load/vec4 v0x136818380_0;
    %load/vec4 v0x136818610_0;
    %or;
    %store/vec4 v0x136818540_0, 0, 32;
    %jmp T_11.22;
T_11.13 ;
    %load/vec4 v0x136818380_0;
    %load/vec4 v0x136818610_0;
    %xor;
    %store/vec4 v0x136818540_0, 0, 32;
    %jmp T_11.22;
T_11.14 ;
    %load/vec4 v0x136818380_0;
    %inv;
    %store/vec4 v0x136818540_0, 0, 32;
    %jmp T_11.22;
T_11.15 ;
    %load/vec4 v0x136818380_0;
    %load/vec4 v0x136818610_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x136818540_0, 0, 32;
    %jmp T_11.22;
T_11.16 ;
    %load/vec4 v0x136818380_0;
    %load/vec4 v0x136818610_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x136818540_0, 0, 32;
    %jmp T_11.22;
T_11.17 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x136818380_0;
    %load/vec4 v0x136818610_0;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x136818540_0, 0, 32;
    %jmp T_11.22;
T_11.18 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x136818380_0;
    %load/vec4 v0x136818610_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x136818540_0, 0, 32;
    %jmp T_11.22;
T_11.19 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x136818610_0;
    %load/vec4 v0x136818380_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x136818540_0, 0, 32;
    %jmp T_11.22;
T_11.20 ;
    %load/vec4 v0x136818380_0;
    %load/vec4 v0x136818610_0;
    %mul;
    %store/vec4 v0x136818540_0, 0, 32;
    %jmp T_11.22;
T_11.22 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1368187f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136818910_0, 0, 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x136818b50;
T_12 ;
    %wait E_0x136819060;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13681a700_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x13681a790_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13681a820_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x13681a820_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_12.1, 5;
    %load/vec4 v0x13681a700_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.4, 9;
    %ix/getv/s 4, v0x13681a820_0;
    %load/vec4a v0x13681a8b0, 4;
    %load/vec4 v0x136819760_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13681a700_0, 0, 1;
    %load/vec4 v0x13681a820_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x13681a790_0, 0, 3;
T_12.2 ;
    %load/vec4 v0x13681a820_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13681a820_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x136818b50;
T_13 ;
    %wait E_0x136818fd0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13681a5e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x13681a670_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13681a820_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x13681a820_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_13.1, 5;
    %load/vec4 v0x13681a5e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.4, 9;
    %ix/getv/s 4, v0x13681a820_0;
    %load/vec4a v0x13681a8b0, 4;
    %load/vec4 v0x1368194e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13681a5e0_0, 0, 1;
    %load/vec4 v0x13681a820_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x13681a670_0, 0, 3;
T_13.2 ;
    %load/vec4 v0x13681a820_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13681a820_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x136818b50;
T_14 ;
    %wait E_0x136805f60;
    %load/vec4 v0x13681aa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13681a820_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x13681a820_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 3, v0x13681a820_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13681a8b0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 3, v0x13681a820_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13681ad20, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x13681a820_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136819f00, 0, 4;
    %load/vec4 v0x13681a820_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13681a820_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x136819440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x13681a5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x136819570_0;
    %load/vec4 v0x13681a670_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136819f00, 0, 4;
    %jmp T_14.7;
T_14.6 ;
    %alloc S_0x1368190f0;
    %fork TD_cpu_run_tb.dut.u_branch_buffer.fifo_insert_new, S_0x1368190f0;
    %join;
    %free S_0x1368190f0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x136824440;
T_15 ;
    %wait E_0x136805f60;
    %load/vec4 v0x136825d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x136825860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136825bc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1368258f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1368257d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x136825aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136825c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136825a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136825b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136825980_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1368253e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x136824a40_0;
    %assign/vec4 v0x136825860_0, 0;
    %load/vec4 v0x136824ea0_0;
    %assign/vec4 v0x136825bc0_0, 0;
    %load/vec4 v0x136824ad0_0;
    %assign/vec4 v0x1368258f0_0, 0;
    %load/vec4 v0x136824950_0;
    %assign/vec4 v0x1368257d0_0, 0;
    %load/vec4 v0x136824d40_0;
    %assign/vec4 v0x136825aa0_0, 0;
    %load/vec4 v0x136824f70_0;
    %assign/vec4 v0x136825c60_0, 0;
    %load/vec4 v0x136824c30_0;
    %assign/vec4 v0x136825a10_0, 0;
    %load/vec4 v0x136824e10_0;
    %assign/vec4 v0x136825b30_0, 0;
    %load/vec4 v0x136824ba0_0;
    %assign/vec4 v0x136825980_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x13681e440;
T_16 ;
    %wait E_0x136805f60;
    %load/vec4 v0x13681fd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13681fb80_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x13681fb80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x13681fb80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13681ff50, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x13681fb80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13681f8f0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x13681fb80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13681fe90, 0, 4;
    %load/vec4 v0x13681fb80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13681fb80_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13681f980_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13681fc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13681ed40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13681ec70_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x13681edf0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13681ed40_0, 0;
    %load/vec4 v0x13681ea40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_16.7, 10;
    %load/vec4 v0x13681fa30_0;
    %nor/r;
    %and;
T_16.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.6, 9;
    %load/vec4 v0x13681fce0_0;
    %and;
T_16.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x13681f350_0;
    %assign/vec4 v0x13681fc30_0, 0;
T_16.4 ;
    %load/vec4 v0x13681eaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v0x13681f980_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x13681ff50, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.12, 9;
    %load/vec4 v0x13681f980_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x13681f8f0, 4;
    %and;
T_16.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13681ed40_0, 0;
    %load/vec4 v0x13681f980_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x13681fe90, 4;
    %assign/vec4 v0x13681ec70_0, 0;
    %load/vec4 v0x13681f980_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x13681f6d0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13681edf0_0, 4, 5;
    %load/vec4 v0x13681f980_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13681f6d0, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13681edf0_0, 4, 5;
    %load/vec4 v0x13681f980_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 2, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13681f6d0, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13681edf0_0, 4, 5;
    %load/vec4 v0x13681f980_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 3, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13681f6d0, 4;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13681edf0_0, 4, 5;
T_16.10 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x13681f980_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13681ff50, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x13681f980_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13681f8f0, 0, 4;
    %load/vec4 v0x13681fc30_0;
    %load/vec4 v0x13681f980_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13681fe90, 0, 4;
    %load/vec4 v0x13681ebc0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x13681f980_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13681f6d0, 0, 4;
    %load/vec4 v0x13681ebc0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x13681f980_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13681f6d0, 0, 4;
    %load/vec4 v0x13681ebc0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x13681f980_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 2, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13681f6d0, 0, 4;
    %load/vec4 v0x13681ebc0_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x13681f980_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 3, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13681f6d0, 0, 4;
    %load/vec4 v0x13681f980_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x13681f980_0, 0;
T_16.8 ;
    %load/vec4 v0x13681f2b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.15, 9;
    %load/vec4 v0x13681fa30_0;
    %and;
T_16.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.13, 8;
    %load/vec4 v0x13681f040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.16, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13681ef30_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13681fad0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x13681f400_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13681f6d0, 0, 4;
    %jmp T_16.17;
T_16.16 ;
    %load/vec4 v0x13681ef30_0;
    %load/vec4 v0x13681fad0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x13681f400_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13681f6d0, 0, 4;
T_16.17 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x13681fad0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13681f8f0, 0, 4;
T_16.13 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x13681e440;
T_17 ;
    %wait E_0x13681e810;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13681fa30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13681fad0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13681f220_0, 0, 1;
    %load/vec4 v0x13681eea0_0;
    %store/vec4 v0x13681f0d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13681ea40_0, 0, 1;
    %load/vec4 v0x13681f350_0;
    %store/vec4 v0x13681e970_0, 0, 4;
    %load/vec4 v0x13681fce0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.2, 9;
    %load/vec4 v0x13681eaf0_0;
    %nor/r;
    %and;
T_17.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13681fb80_0, 0, 32;
T_17.3 ;
    %load/vec4 v0x13681fb80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_17.4, 5;
    %ix/getv/s 4, v0x13681fb80_0;
    %load/vec4a v0x13681ff50, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.7, 9;
    %ix/getv/s 4, v0x13681fb80_0;
    %load/vec4a v0x13681fe90, 4;
    %load/vec4 v0x13681f350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13681fa30_0, 0, 1;
    %load/vec4 v0x13681fb80_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x13681fad0_0, 0, 2;
T_17.5 ;
    %load/vec4 v0x13681fb80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13681fb80_0, 0, 32;
    %jmp T_17.3;
T_17.4 ;
T_17.0 ;
    %load/vec4 v0x13681f180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %load/vec4 v0x13681fa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %load/vec4 v0x13681f040_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.12, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13681fad0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x13681f400_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13681f6d0, 4;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.13, 8;
T_17.12 ; End of true expr.
    %load/vec4 v0x13681fad0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x13681f400_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13681f6d0, 4;
    %jmp/0 T_17.13, 8;
 ; End of false expr.
    %blend;
T_17.13;
    %store/vec4 v0x13681f0d0_0, 0, 32;
    %jmp T_17.11;
T_17.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13681f220_0, 0, 1;
    %load/vec4 v0x13681eaf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.14, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_17.15, 8;
T_17.14 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_17.15, 8;
 ; End of false expr.
    %blend;
T_17.15;
    %store/vec4 v0x13681ea40_0, 0, 1;
    %load/vec4 v0x13681f350_0;
    %store/vec4 v0x13681e970_0, 0, 4;
T_17.11 ;
T_17.8 ;
    %load/vec4 v0x13681f2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.16, 8;
    %load/vec4 v0x13681fa30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13681f220_0, 0, 1;
    %load/vec4 v0x13681eaf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.20, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_17.21, 8;
T_17.20 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_17.21, 8;
 ; End of false expr.
    %blend;
T_17.21;
    %store/vec4 v0x13681ea40_0, 0, 1;
    %load/vec4 v0x13681f350_0;
    %store/vec4 v0x13681e970_0, 0, 4;
T_17.18 ;
T_17.16 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x13681d630;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13681e020_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x13681e020_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13681e0d0_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x13681e0d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_18.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x13681e020_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x13681e0d0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x13681e180, 4, 0;
    %load/vec4 v0x13681e0d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13681e0d0_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %load/vec4 v0x13681e020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13681e020_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_0x13681d630;
T_19 ;
    %wait E_0x136805f60;
    %load/vec4 v0x13681e220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13681db60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13681df10_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13681db60_0, 0;
    %load/vec4 v0x13681dac0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.4, 9;
    %load/vec4 v0x13681df10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x13681da10_0;
    %assign/vec4 v0x13681e2b0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x13681df10_0, 0;
T_19.2 ;
    %load/vec4 v0x13681df10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.5, 4;
    %load/vec4 v0x13681df10_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x13681df10_0, 0;
    %load/vec4 v0x13681df10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.7, 4;
    %load/vec4 v0x13681e2b0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %ix/vec4 4;
    %load/vec4a v0x13681e180, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13681dbf0_0, 4, 5;
    %load/vec4 v0x13681e2b0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %pushi/vec4 1, 0, 2;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13681e180, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13681dbf0_0, 4, 5;
    %load/vec4 v0x13681e2b0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %pushi/vec4 2, 0, 3;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13681e180, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13681dbf0_0, 4, 5;
    %load/vec4 v0x13681e2b0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %pushi/vec4 3, 0, 3;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13681e180, 4;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13681dbf0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13681db60_0, 0;
T_19.7 ;
T_19.5 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x13681d630;
T_20 ;
    %wait E_0x136805f60;
    %load/vec4 v0x13681dd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x13681ddd0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x13681dc80_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13681e180, 0, 4;
    %load/vec4 v0x13681ddd0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x13681dc80_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %pushi/vec4 1, 0, 2;
    %pad/s 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13681e180, 0, 4;
    %load/vec4 v0x13681ddd0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x13681dc80_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %pushi/vec4 2, 0, 3;
    %pad/s 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13681e180, 0, 4;
    %load/vec4 v0x13681ddd0_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x13681dc80_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %pushi/vec4 3, 0, 3;
    %pad/s 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13681e180, 0, 4;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x136828ec0;
T_21 ;
    %wait E_0x136805f60;
    %load/vec4 v0x1368296d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x136829760_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x136829870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136829910_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x136829260_0;
    %assign/vec4 v0x136829760_0, 0;
    %load/vec4 v0x136829310_0;
    %assign/vec4 v0x136829870_0, 0;
    %load/vec4 v0x1368293a0_0;
    %assign/vec4 v0x136829910_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x136805020;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136830890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136830ad0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x136805020;
T_23 ;
    %delay 5000, 0;
    %load/vec4 v0x136830890_0;
    %inv;
    %store/vec4 v0x136830890_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x136805020;
T_24 ;
    %vpi_call 2 27 "$dumpfile", "cpu_run_tb.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x136805020 {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x136805020;
T_25 ;
    %vpi_call 2 36 "$display", "===========================================" {0 0 0};
    %vpi_call 2 37 "$display", "CPU RUN TB (Verilog-2005): start @ PC=0, stop at first NOP" {0 0 0};
    %vpi_call 2 38 "$display", "===========================================" {0 0 0};
    %pushi/vec4 3, 0, 32;
T_25.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.1, 5;
    %jmp/1 T_25.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x136805f60;
    %jmp T_25.0;
T_25.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136830ad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1368309b0_0, 0, 32;
    %fork t_1, S_0x136830720;
    %jmp t_0;
    .scope S_0x136830720;
t_1 ;
T_25.2 ;
    %wait E_0x136805f60;
    %load/vec4 v0x1368309b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1368309b0_0, 0, 32;
    %load/vec4 v0x13682f500_0;
    %store/vec4 v0x136830920_0, 0, 32;
    %load/vec4 v0x1368309b0_0;
    %cmpi/s 70, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_25.3, 5;
    %vpi_call 2 54 "$display", "C%0d | F_pc=%0d F_inst=0x%08h | F_BP_target_pc=%0d | MEM_str=%0b -> MEM_alu_out=%0d | Dc_rd_req=%0b | stall_d=%0b EX_true_taken=%0b", v0x1368309b0_0, v0x13682f910_0, v0x136830920_0, v0x13682f430_0, v0x1368300c0_0, v0x13682fbd0_0, v0x13682e230_0, v0x136830610_0, v0x13682f200_0 {0 0 0};
T_25.3 ;
    %load/vec4 v0x136830920_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.5, 4;
    %pushi/vec4 5, 0, 32;
T_25.7 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.8, 5;
    %jmp/1 T_25.8, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x136805f60;
    %jmp T_25.7;
T_25.8 ;
    %pop/vec4 1;
    %vpi_call 2 69 "$display", "---- End of program reached at PC=%0d after %0d cycles ----", v0x13682f910_0, v0x1368309b0_0 {0 0 0};
    %disable S_0x136830720;
T_25.5 ;
    %load/vec4 v0x1368309b0_0;
    %cmpi/s 2000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_25.9, 5;
    %vpi_call 2 75 "$display", "** TIMEOUT: exceeded cycle limit, stopping." {0 0 0};
    %disable S_0x136830720;
T_25.9 ;
    %jmp T_25.2;
    %end;
    .scope S_0x136805020;
t_0 %join;
    %vpi_call 2 81 "$display", "\012==== REGISTER FILE DUMP ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x136830a40_0, 0, 32;
T_25.11 ;
    %load/vec4 v0x136830a40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_25.12, 5;
    %vpi_call 2 83 "$display", "x%0d = 0x%08h (%0d)", v0x136830a40_0, &A<v0x13682d010, v0x136830a40_0 >, &A<v0x13682d010, v0x136830a40_0 > {0 0 0};
    %load/vec4 v0x136830a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x136830a40_0, 0, 32;
    %jmp T_25.11;
T_25.12 ;
    %vpi_call 2 85 "$display", "============================\012" {0 0 0};
    %vpi_call 2 87 "$display", "\012==== INSTRUCTION MEMORY LINES (0..3) ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x136830a40_0, 0, 32;
T_25.13 ;
    %load/vec4 v0x136830a40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_25.14, 5;
    %load/vec4 v0x136830a40_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %load/vec4a v0x136828b90, 4;
    %load/vec4 v0x136830a40_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x136828b90, 4;
    %load/vec4 v0x136830a40_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x136828b90, 4;
    %load/vec4 v0x136830a40_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x136828b90, 4;
    %vpi_call 2 89 "$display", "Line %0d: %08h  %08h  %08h  %08h", v0x136830a40_0, S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    %load/vec4 v0x136830a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x136830a40_0, 0, 32;
    %jmp T_25.13;
T_25.14 ;
    %vpi_call 2 99 "$display", "\012==== D-CACHE CONTENT ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x136830a40_0, 0, 32;
T_25.15 ;
    %load/vec4 v0x136830a40_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.16, 5;
    %vpi_call 2 101 "$display", "Entry %0d | valid=%0b dirty=%0b tag=%0d", v0x136830a40_0, &A<v0x13681ff50, v0x136830a40_0 >, &A<v0x13681f8f0, v0x136830a40_0 >, &A<v0x13681fe90, v0x136830a40_0 > {0 0 0};
    %load/vec4 v0x136830a40_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %load/vec4a v0x13681f6d0, 4;
    %load/vec4 v0x136830a40_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13681f6d0, 4;
    %load/vec4 v0x136830a40_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13681f6d0, 4;
    %load/vec4 v0x136830a40_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13681f6d0, 4;
    %vpi_call 2 107 "$display", "    DATA: %08h %08h %08h %08h", S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    %load/vec4 v0x136830a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x136830a40_0, 0, 32;
    %jmp T_25.15;
T_25.16 ;
    %vpi_call 2 118 "$display", "\012==== BACKING DATA MEMORY (u_data_mem) ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x136830a40_0, 0, 32;
T_25.17 ;
    %load/vec4 v0x136830a40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_25.18, 5;
    %load/vec4 v0x136830a40_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %load/vec4a v0x13681e180, 4;
    %load/vec4 v0x136830a40_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13681e180, 4;
    %load/vec4 v0x136830a40_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13681e180, 4;
    %load/vec4 v0x136830a40_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13681e180, 4;
    %vpi_call 2 120 "$display", "Line %0d: %08d %08d %08d %08d", v0x136830a40_0, S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    %load/vec4 v0x136830a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x136830a40_0, 0, 32;
    %jmp T_25.17;
T_25.18 ;
    %vpi_call 2 127 "$display", "==========================================" {0 0 0};
    %vpi_call 2 128 "$display", "               END OF TEST" {0 0 0};
    %vpi_call 2 129 "$display", "==========================================" {0 0 0};
    %vpi_call 2 131 "$finish" {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "tb_cpu.v";
    "cpu.v";
    "Extras/Hazard_unit.v";
    "Stages/alu.v";
    "Extras/Branch_Predictor.v";
    "pipeline_brakes/decode.v";
    "Memory/data_mem.v";
    "Extras/Caches/Dcache.v";
    "Stages/decode.v";
    "pipeline_brakes/execute.v";
    "pipeline_brakes/fetch.v";
    "Extras/Caches/Icache.v";
    "Memory/instruct_reg.v";
    "pipeline_brakes/memory.v";
    "pc.v";
    "Memory/regfile.v";
