# This script segment is generated automatically by AutoPilot

set id 3
set name cnn_fc_i144_o50_mcud
set corename simcore_mux
set op mux
set stage_num 1
set max_latency -1
set registered_input 1
set in1_width 32
set in1_signed 0
set in2_width 32
set in2_signed 0
set in3_width 32
set in3_signed 0
set in4_width 32
set in4_signed 0
set in5_width 32
set in5_signed 0
set in6_width 32
set in6_signed 0
set in7_width 32
set in7_signed 0
set in8_width 32
set in8_signed 0
set in9_width 32
set in9_signed 0
set in10_width 32
set in10_signed 0
set in11_width 32
set in11_signed 0
set in12_width 32
set in12_signed 0
set in13_width 32
set in13_signed 0
set in14_width 32
set in14_signed 0
set in15_width 32
set in15_signed 0
set in16_width 32
set in16_signed 0
set in17_width 32
set in17_signed 0
set in18_width 32
set in18_signed 0
set in19_width 32
set in19_signed 0
set in20_width 32
set in20_signed 0
set in21_width 32
set in21_signed 0
set in22_width 32
set in22_signed 0
set in23_width 32
set in23_signed 0
set in24_width 32
set in24_signed 0
set in25_width 32
set in25_signed 0
set in26_width 32
set in26_signed 0
set in27_width 32
set in27_signed 0
set in28_width 32
set in28_signed 0
set in29_width 32
set in29_signed 0
set in30_width 32
set in30_signed 0
set in31_width 32
set in31_signed 0
set in32_width 32
set in32_signed 0
set in33_width 32
set in33_signed 0
set in34_width 32
set in34_signed 0
set in35_width 32
set in35_signed 0
set in36_width 32
set in36_signed 0
set in37_width 32
set in37_signed 0
set in38_width 32
set in38_signed 0
set in39_width 32
set in39_signed 0
set in40_width 32
set in40_signed 0
set in41_width 32
set in41_signed 0
set in42_width 32
set in42_signed 0
set in43_width 32
set in43_signed 0
set in44_width 32
set in44_signed 0
set in45_width 32
set in45_signed 0
set in46_width 32
set in46_signed 0
set in47_width 32
set in47_signed 0
set in48_width 32
set in48_signed 0
set in49_width 32
set in49_signed 0
set in50_width 32
set in50_signed 0
set in51_width 6
set in51_signed 0
set out_width 32
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mux] == "ap_gen_simcore_mux"} {
eval "ap_gen_simcore_mux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    in2_width ${in2_width} \
    in2_signed ${in2_signed} \
    in3_width ${in3_width} \
    in3_signed ${in3_signed} \
    in4_width ${in4_width} \
    in4_signed ${in4_signed} \
    in5_width ${in5_width} \
    in5_signed ${in5_signed} \
    in6_width ${in6_width} \
    in6_signed ${in6_signed} \
    in7_width ${in7_width} \
    in7_signed ${in7_signed} \
    in8_width ${in8_width} \
    in8_signed ${in8_signed} \
    in9_width ${in9_width} \
    in9_signed ${in9_signed} \
    in10_width ${in10_width} \
    in10_signed ${in10_signed} \
    in11_width ${in11_width} \
    in11_signed ${in11_signed} \
    in12_width ${in12_width} \
    in12_signed ${in12_signed} \
    in13_width ${in13_width} \
    in13_signed ${in13_signed} \
    in14_width ${in14_width} \
    in14_signed ${in14_signed} \
    in15_width ${in15_width} \
    in15_signed ${in15_signed} \
    in16_width ${in16_width} \
    in16_signed ${in16_signed} \
    in17_width ${in17_width} \
    in17_signed ${in17_signed} \
    in18_width ${in18_width} \
    in18_signed ${in18_signed} \
    in19_width ${in19_width} \
    in19_signed ${in19_signed} \
    in20_width ${in20_width} \
    in20_signed ${in20_signed} \
    in21_width ${in21_width} \
    in21_signed ${in21_signed} \
    in22_width ${in22_width} \
    in22_signed ${in22_signed} \
    in23_width ${in23_width} \
    in23_signed ${in23_signed} \
    in24_width ${in24_width} \
    in24_signed ${in24_signed} \
    in25_width ${in25_width} \
    in25_signed ${in25_signed} \
    in26_width ${in26_width} \
    in26_signed ${in26_signed} \
    in27_width ${in27_width} \
    in27_signed ${in27_signed} \
    in28_width ${in28_width} \
    in28_signed ${in28_signed} \
    in29_width ${in29_width} \
    in29_signed ${in29_signed} \
    in30_width ${in30_width} \
    in30_signed ${in30_signed} \
    in31_width ${in31_width} \
    in31_signed ${in31_signed} \
    in32_width ${in32_width} \
    in32_signed ${in32_signed} \
    in33_width ${in33_width} \
    in33_signed ${in33_signed} \
    in34_width ${in34_width} \
    in34_signed ${in34_signed} \
    in35_width ${in35_width} \
    in35_signed ${in35_signed} \
    in36_width ${in36_width} \
    in36_signed ${in36_signed} \
    in37_width ${in37_width} \
    in37_signed ${in37_signed} \
    in38_width ${in38_width} \
    in38_signed ${in38_signed} \
    in39_width ${in39_width} \
    in39_signed ${in39_signed} \
    in40_width ${in40_width} \
    in40_signed ${in40_signed} \
    in41_width ${in41_width} \
    in41_signed ${in41_signed} \
    in42_width ${in42_width} \
    in42_signed ${in42_signed} \
    in43_width ${in43_width} \
    in43_signed ${in43_signed} \
    in44_width ${in44_width} \
    in44_signed ${in44_signed} \
    in45_width ${in45_width} \
    in45_signed ${in45_signed} \
    in46_width ${in46_width} \
    in46_signed ${in46_signed} \
    in47_width ${in47_width} \
    in47_signed ${in47_signed} \
    in48_width ${in48_width} \
    in48_signed ${in48_signed} \
    in49_width ${in49_width} \
    in49_signed ${in49_signed} \
    in50_width ${in50_width} \
    in50_signed ${in50_signed} \
    in51_width ${in51_width} \
    in51_signed ${in51_signed} \
    out_width ${out_width} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_mux, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op mux
set corename MuxnS
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_pipemux] == "::AESL_LIB_VIRTEX::xil_gen_pipemux"} {
eval "::AESL_LIB_VIRTEX::xil_gen_pipemux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    in2_width ${in2_width} \
    in2_signed ${in2_signed} \
    in3_width ${in3_width} \
    in3_signed ${in3_signed} \
    in4_width ${in4_width} \
    in4_signed ${in4_signed} \
    in5_width ${in5_width} \
    in5_signed ${in5_signed} \
    in6_width ${in6_width} \
    in6_signed ${in6_signed} \
    in7_width ${in7_width} \
    in7_signed ${in7_signed} \
    in8_width ${in8_width} \
    in8_signed ${in8_signed} \
    in9_width ${in9_width} \
    in9_signed ${in9_signed} \
    in10_width ${in10_width} \
    in10_signed ${in10_signed} \
    in11_width ${in11_width} \
    in11_signed ${in11_signed} \
    in12_width ${in12_width} \
    in12_signed ${in12_signed} \
    in13_width ${in13_width} \
    in13_signed ${in13_signed} \
    in14_width ${in14_width} \
    in14_signed ${in14_signed} \
    in15_width ${in15_width} \
    in15_signed ${in15_signed} \
    in16_width ${in16_width} \
    in16_signed ${in16_signed} \
    in17_width ${in17_width} \
    in17_signed ${in17_signed} \
    in18_width ${in18_width} \
    in18_signed ${in18_signed} \
    in19_width ${in19_width} \
    in19_signed ${in19_signed} \
    in20_width ${in20_width} \
    in20_signed ${in20_signed} \
    in21_width ${in21_width} \
    in21_signed ${in21_signed} \
    in22_width ${in22_width} \
    in22_signed ${in22_signed} \
    in23_width ${in23_width} \
    in23_signed ${in23_signed} \
    in24_width ${in24_width} \
    in24_signed ${in24_signed} \
    in25_width ${in25_width} \
    in25_signed ${in25_signed} \
    in26_width ${in26_width} \
    in26_signed ${in26_signed} \
    in27_width ${in27_width} \
    in27_signed ${in27_signed} \
    in28_width ${in28_width} \
    in28_signed ${in28_signed} \
    in29_width ${in29_width} \
    in29_signed ${in29_signed} \
    in30_width ${in30_width} \
    in30_signed ${in30_signed} \
    in31_width ${in31_width} \
    in31_signed ${in31_signed} \
    in32_width ${in32_width} \
    in32_signed ${in32_signed} \
    in33_width ${in33_width} \
    in33_signed ${in33_signed} \
    in34_width ${in34_width} \
    in34_signed ${in34_signed} \
    in35_width ${in35_width} \
    in35_signed ${in35_signed} \
    in36_width ${in36_width} \
    in36_signed ${in36_signed} \
    in37_width ${in37_width} \
    in37_signed ${in37_signed} \
    in38_width ${in38_width} \
    in38_signed ${in38_signed} \
    in39_width ${in39_width} \
    in39_signed ${in39_signed} \
    in40_width ${in40_width} \
    in40_signed ${in40_signed} \
    in41_width ${in41_width} \
    in41_signed ${in41_signed} \
    in42_width ${in42_width} \
    in42_signed ${in42_signed} \
    in43_width ${in43_width} \
    in43_signed ${in43_signed} \
    in44_width ${in44_width} \
    in44_signed ${in44_signed} \
    in45_width ${in45_width} \
    in45_signed ${in45_signed} \
    in46_width ${in46_width} \
    in46_signed ${in46_signed} \
    in47_width ${in47_width} \
    in47_signed ${in47_signed} \
    in48_width ${in48_width} \
    in48_signed ${in48_signed} \
    in49_width ${in49_width} \
    in49_signed ${in49_signed} \
    in50_width ${in50_width} \
    in50_signed ${in50_signed} \
    in51_width ${in51_width} \
    in51_signed ${in51_signed} \
    out_width ${out_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_pipemux, check your platform lib"
}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

set port_CTRL {
ap_start { }
ap_done { }
ap_ready { }
ap_idle { }
weight_0 { 
	dir I
	width 32
	depth 288
	mode ap_memory
	offset 2048
	offset_end 4095
}
weight_1 { 
	dir I
	width 32
	depth 288
	mode ap_memory
	offset 4096
	offset_end 6143
}
weight_2 { 
	dir I
	width 32
	depth 288
	mode ap_memory
	offset 6144
	offset_end 8191
}
weight_3 { 
	dir I
	width 32
	depth 288
	mode ap_memory
	offset 8192
	offset_end 10239
}
weight_4 { 
	dir I
	width 32
	depth 288
	mode ap_memory
	offset 10240
	offset_end 12287
}
weight_5 { 
	dir I
	width 32
	depth 288
	mode ap_memory
	offset 12288
	offset_end 14335
}
weight_6 { 
	dir I
	width 32
	depth 288
	mode ap_memory
	offset 14336
	offset_end 16383
}
weight_7 { 
	dir I
	width 32
	depth 288
	mode ap_memory
	offset 16384
	offset_end 18431
}
weight_8 { 
	dir I
	width 32
	depth 288
	mode ap_memory
	offset 18432
	offset_end 20479
}
weight_9 { 
	dir I
	width 32
	depth 288
	mode ap_memory
	offset 20480
	offset_end 22527
}
weight_10 { 
	dir I
	width 32
	depth 288
	mode ap_memory
	offset 22528
	offset_end 24575
}
weight_11 { 
	dir I
	width 32
	depth 288
	mode ap_memory
	offset 24576
	offset_end 26623
}
weight_12 { 
	dir I
	width 32
	depth 288
	mode ap_memory
	offset 26624
	offset_end 28671
}
weight_13 { 
	dir I
	width 32
	depth 288
	mode ap_memory
	offset 28672
	offset_end 30719
}
weight_14 { 
	dir I
	width 32
	depth 288
	mode ap_memory
	offset 30720
	offset_end 32767
}
weight_15 { 
	dir I
	width 32
	depth 288
	mode ap_memory
	offset 32768
	offset_end 34815
}
weight_16 { 
	dir I
	width 32
	depth 288
	mode ap_memory
	offset 34816
	offset_end 36863
}
weight_17 { 
	dir I
	width 32
	depth 288
	mode ap_memory
	offset 36864
	offset_end 38911
}
weight_18 { 
	dir I
	width 32
	depth 288
	mode ap_memory
	offset 38912
	offset_end 40959
}
weight_19 { 
	dir I
	width 32
	depth 288
	mode ap_memory
	offset 40960
	offset_end 43007
}
weight_20 { 
	dir I
	width 32
	depth 288
	mode ap_memory
	offset 43008
	offset_end 45055
}
weight_21 { 
	dir I
	width 32
	depth 288
	mode ap_memory
	offset 45056
	offset_end 47103
}
weight_22 { 
	dir I
	width 32
	depth 288
	mode ap_memory
	offset 47104
	offset_end 49151
}
weight_23 { 
	dir I
	width 32
	depth 288
	mode ap_memory
	offset 49152
	offset_end 51199
}
weight_24 { 
	dir I
	width 32
	depth 288
	mode ap_memory
	offset 51200
	offset_end 53247
}
bias { 
	dir I
	width 32
	depth 50
	mode ap_memory
	offset 53248
	offset_end 53503
}
ctrl { 
	dir I
	width 32
	depth 1
	mode ap_none
	offset 53504
	offset_end 53511
}
}


# Native S_AXILite:
if {${::AESL::PGuard_simmodel_gen}} {
	if {[info proc ::AESL_LIB_XILADAPTER::s_axilite_gen] == "::AESL_LIB_XILADAPTER::s_axilite_gen"} {
		eval "::AESL_LIB_XILADAPTER::s_axilite_gen { \
			id 5 \
			corename cnn_fc_i144_o50_CTRL_axilite \
			name cnn_fc_i144_o50_CTRL_s_axi \
			ports {$port_CTRL} \
			op interface \
		} "
	} else {
		puts "@W \[IMPL-110\] Cannot find AXI Lite interface model in the library. Ignored generation of AXI Lite  interface for 'CTRL'"
	}
}

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler cnn_fc_i144_o50_CTRL_s_axi
}

# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 6 \
    name inStream_V_data_V \
    reset_level 0 \
    sync_rst true \
    corename {inStream} \
    metadata {  } \
    op interface \
    ports { inStream_TDATA { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'inStream_V_data_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 7 \
    name inStream_V_keep_V \
    reset_level 0 \
    sync_rst true \
    corename {inStream} \
    metadata {  } \
    op interface \
    ports { inStream_TKEEP { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'inStream_V_keep_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 8 \
    name inStream_V_strb_V \
    reset_level 0 \
    sync_rst true \
    corename {inStream} \
    metadata {  } \
    op interface \
    ports { inStream_TSTRB { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'inStream_V_strb_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 9 \
    name inStream_V_user_V \
    reset_level 0 \
    sync_rst true \
    corename {inStream} \
    metadata {  } \
    op interface \
    ports { inStream_TUSER { I 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'inStream_V_user_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 10 \
    name inStream_V_last_V \
    reset_level 0 \
    sync_rst true \
    corename {inStream} \
    metadata {  } \
    op interface \
    ports { inStream_TLAST { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'inStream_V_last_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 11 \
    name inStream_V_id_V \
    reset_level 0 \
    sync_rst true \
    corename {inStream} \
    metadata {  } \
    op interface \
    ports { inStream_TID { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'inStream_V_id_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 12 \
    name inStream_V_dest_V \
    reset_level 0 \
    sync_rst true \
    corename {inStream} \
    metadata {  } \
    op interface \
    ports { inStream_TVALID { I 1 bit } inStream_TREADY { O 1 bit } inStream_TDEST { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'inStream_V_dest_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 13 \
    name outStream_V_data_V \
    reset_level 0 \
    sync_rst true \
    corename {outStream} \
    metadata {  } \
    op interface \
    ports { outStream_TDATA { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outStream_V_data_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 14 \
    name outStream_V_keep_V \
    reset_level 0 \
    sync_rst true \
    corename {outStream} \
    metadata {  } \
    op interface \
    ports { outStream_TKEEP { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outStream_V_keep_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 15 \
    name outStream_V_strb_V \
    reset_level 0 \
    sync_rst true \
    corename {outStream} \
    metadata {  } \
    op interface \
    ports { outStream_TSTRB { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outStream_V_strb_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 16 \
    name outStream_V_user_V \
    reset_level 0 \
    sync_rst true \
    corename {outStream} \
    metadata {  } \
    op interface \
    ports { outStream_TUSER { O 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outStream_V_user_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 17 \
    name outStream_V_last_V \
    reset_level 0 \
    sync_rst true \
    corename {outStream} \
    metadata {  } \
    op interface \
    ports { outStream_TLAST { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outStream_V_last_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 18 \
    name outStream_V_id_V \
    reset_level 0 \
    sync_rst true \
    corename {outStream} \
    metadata {  } \
    op interface \
    ports { outStream_TID { O 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outStream_V_id_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 19 \
    name outStream_V_dest_V \
    reset_level 0 \
    sync_rst true \
    corename {outStream} \
    metadata {  } \
    op interface \
    ports { outStream_TVALID { O 1 bit } outStream_TREADY { I 1 bit } outStream_TDEST { O 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outStream_V_dest_V'"
}
}



# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -1 \
    name ${PortName} \
    reset_level 0 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst_n
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -2 \
    name ${PortName} \
    reset_level 0 \
    sync_rst true \
    corename apif_ap_rst_n \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


