
---------- Begin Simulation Statistics ----------
final_tick                                 9624162500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    300                       # Simulator instruction rate (inst/s)
host_mem_usage                                7893872                       # Number of bytes of host memory used
host_op_rate                                      308                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23849.10                       # Real time elapsed on the host
host_tick_rate                                 161443                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7158870                       # Number of instructions simulated
sim_ops                                       7337369                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003850                       # Number of seconds simulated
sim_ticks                                  3850272500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.343559                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   31931                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                44138                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                428                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3233                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             41285                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4493                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5055                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              562                       # Number of indirect misses.
system.cpu.branchPred.lookups                   73410                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11488                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          653                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      428559                       # Number of instructions committed
system.cpu.committedOps                        458673                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.539650                       # CPI: cycles per instruction
system.cpu.discardedOps                          8910                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             297973                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             74289                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            34429                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          559619                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.393755                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      313                       # number of quiesce instructions executed
system.cpu.numCycles                          1088390                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       313                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  328399     71.60%     71.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                    941      0.21%     71.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::MemRead                  79055     17.24%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 50278     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   458673                       # Class of committed instruction
system.cpu.quiesceCycles                      5072046                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          528771                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          382                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1045                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              132409                       # Transaction distribution
system.membus.trans_dist::ReadResp             132921                       # Transaction distribution
system.membus.trans_dist::WriteReq              43896                       # Transaction distribution
system.membus.trans_dist::WriteResp             43896                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          227                       # Transaction distribution
system.membus.trans_dist::CleanEvict              141                       # Transaction distribution
system.membus.trans_dist::ReadExReq               158                       # Transaction distribution
system.membus.trans_dist::ReadExResp              158                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            236                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           276                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          517                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          517                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7689                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       346112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       346112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 354318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        41152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6886                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        51694                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11142382                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            177043                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000102                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010083                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  177025     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      18      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              177043                       # Request fanout histogram
system.membus.reqLayer6.occupancy           388300750                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6635250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              473390                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1225000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6042285                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy          776703035                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1183000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       266815                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       266815                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       692224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       692224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       697470                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3718                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6886                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11082470                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1223980000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             31.8                       # Network utilization (%)
system.acctest.local_bus.numRequests           742170                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          653                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1002694630                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    512575000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        40960                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        40960                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       346112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       346112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       199838                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       199838    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       199838                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    413055625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    701440000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18874368                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8454144                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17891328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4145152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       264192                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2623488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4221240964                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    680845317                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4902086281                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2451043140                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2195726147                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4646769287                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6672284105                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2876571463                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9548855568                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15104                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16256                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15104                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15104                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          236                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          254                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3922839                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       299200                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        4222039                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3922839                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3922839                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3922839                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       299200                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       4222039                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8454144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8480768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        14528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2635968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       132096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              132512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          227                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41187                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2195726147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6914835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2202640982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3773239                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    680845317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            684618556                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3773239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2876571463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6914835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2887259538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    172804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000283906250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           42                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           42                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              237135                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43946                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      132512                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41187                       # Number of write requests accepted
system.mem_ctrls.readBursts                    132512                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41187                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    258                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2581                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4254697225                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  661270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7726364725                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32170.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58420.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        61                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   123302                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38273                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                132512                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41187                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  116836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    122                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    934.689905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   851.869551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.518903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          301      2.53%      2.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          394      3.32%      5.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          178      1.50%      7.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          143      1.20%      8.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          205      1.73%     10.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          143      1.20%     11.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          222      1.87%     13.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          171      1.44%     14.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10120     85.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11877                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           42                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    3150.023810                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1895.447582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             8     19.05%     19.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      4.76%     23.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           16     38.10%     61.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      2.38%     64.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8     19.05%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            42                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           42                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     980.857143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    846.332418                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    218.173300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              2      4.76%      4.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      4.76%      9.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           38     90.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            42                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8464256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2636544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8480768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2635968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2198.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       684.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2202.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    684.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3850130625                       # Total gap between requests
system.mem_ctrls.avgGap                      22165.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8438016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        16128                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2620416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2191537352.226368427277                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6815102.047971929424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4188794.429485186003                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 680579361.590640664101                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       132096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          416                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          227                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7709880760                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16483965                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   7451975750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  65447350750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58365.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39624.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32828087.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1597835.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         5860902.150000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         4090438.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           240555150                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           57252141                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     36866390.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     64051504.350000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     28094074.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       436770601.500002                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        113.438880                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1443739605                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    208320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2199340895                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 626                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10128301.118211                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1990996.296427                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          313    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5612125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11957250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6454004250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3170158250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       144789                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           144789                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       144789                       # number of overall hits
system.cpu.icache.overall_hits::total          144789                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          236                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            236                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          236                       # number of overall misses
system.cpu.icache.overall_misses::total           236                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10250625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10250625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10250625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10250625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       145025                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       145025                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       145025                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       145025                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001627                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001627                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001627                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001627                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43434.851695                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43434.851695                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43434.851695                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43434.851695                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          236                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          236                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          236                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          236                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9877000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9877000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9877000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9877000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001627                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001627                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001627                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001627                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41851.694915                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41851.694915                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41851.694915                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41851.694915                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       144789                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          144789                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          236                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           236                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10250625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10250625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       145025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       145025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001627                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001627                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43434.851695                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43434.851695                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          236                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          236                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9877000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9877000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001627                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001627                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41851.694915                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41851.694915                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           361.205861                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              197773                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                45                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4394.955556                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   361.205861                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.705480                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.705480                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          366                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          363                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            290286                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           290286                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       126148                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           126148                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       126148                       # number of overall hits
system.cpu.dcache.overall_hits::total          126148                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          586                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            586                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          586                       # number of overall misses
system.cpu.dcache.overall_misses::total           586                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     43661500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     43661500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     43661500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     43661500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       126734                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       126734                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       126734                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       126734                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004624                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004624                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004624                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004624                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74507.679181                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74507.679181                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74507.679181                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74507.679181                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          227                       # number of writebacks
system.cpu.dcache.writebacks::total               227                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          152                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          152                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          434                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          434                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          434                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          434                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3249                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3249                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     30719250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     30719250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     30719250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     30719250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      6801125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      6801125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003424                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003424                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003424                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003424                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70781.682028                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70781.682028                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70781.682028                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70781.682028                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2093.297938                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2093.297938                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    323                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        79474                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           79474                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          276                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           276                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19005000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19005000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        79750                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        79750                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003461                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003461                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68858.695652                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68858.695652                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          276                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          276                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          313                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          313                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18581750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18581750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      6801125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      6801125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003461                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003461                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67325.181159                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67325.181159                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21728.833866                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21728.833866                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        46674                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          46674                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          310                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          310                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     24656500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     24656500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        46984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        46984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006598                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006598                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79537.096774                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79537.096774                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          152                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          152                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          158                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          158                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2936                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2936                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12137500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12137500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003363                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003363                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76819.620253                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76819.620253                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           379.214004                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              155987                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               323                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            482.931889                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   379.214004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.740652                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.740652                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          411                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          316                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            507370                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           507370                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9624162500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 9624247500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    300                       # Simulator instruction rate (inst/s)
host_mem_usage                                7893872                       # Number of bytes of host memory used
host_op_rate                                      308                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23849.18                       # Real time elapsed on the host
host_tick_rate                                 161446                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7158879                       # Number of instructions simulated
sim_ops                                       7337384                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003850                       # Number of seconds simulated
sim_ticks                                  3850357500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.334353                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   31932                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                44145                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                429                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3235                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             41285                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4493                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5055                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              562                       # Number of indirect misses.
system.cpu.branchPred.lookups                   73419                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11490                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          653                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      428568                       # Number of instructions committed
system.cpu.committedOps                        458688                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.539914                       # CPI: cycles per instruction
system.cpu.discardedOps                          8915                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             297994                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             74289                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            34430                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          559708                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.393714                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      313                       # number of quiesce instructions executed
system.cpu.numCycles                          1088526                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       313                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  328407     71.60%     71.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                    941      0.21%     71.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.80% # Class of committed instruction
system.cpu.op_class_0::MemRead                  79061     17.24%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 50278     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   458688                       # Class of committed instruction
system.cpu.quiesceCycles                      5072046                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          528818                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          383                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1047                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              132409                       # Transaction distribution
system.membus.trans_dist::ReadResp             132922                       # Transaction distribution
system.membus.trans_dist::WriteReq              43896                       # Transaction distribution
system.membus.trans_dist::WriteResp             43896                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          227                       # Transaction distribution
system.membus.trans_dist::CleanEvict              142                       # Transaction distribution
system.membus.trans_dist::ReadExReq               158                       # Transaction distribution
system.membus.trans_dist::ReadExResp              158                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            236                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           277                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          517                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          517                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1155                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       346112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       346112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 354321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        41216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6886                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        51758                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11142446                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            177044                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000102                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010083                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  177026     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      18      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              177044                       # Request fanout histogram
system.membus.reqLayer6.occupancy           388303750                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6635250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              473390                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1225000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6048035                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy          776703035                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1183000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       266815                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       266815                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       692224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       692224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       697470                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3718                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6886                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11082470                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1223980000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             31.8                       # Network utilization (%)
system.acctest.local_bus.numRequests           742170                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          653                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1002694630                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    512575000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        40960                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        40960                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       346112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       346112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       199838                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       199838    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       199838                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    413055625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    701440000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18874368                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8454144                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17891328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4145152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       264192                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2623488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4221147777                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    680830287                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4901978063                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2450989032                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2195677674                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4646666706                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6672136808                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2876507961                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9548644769                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15104                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16256                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15104                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15104                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          236                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          254                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3922753                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       299193                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        4221946                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3922753                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3922753                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3922753                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       299193                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       4221946                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8454144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8480832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        14528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2635968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       132096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              132513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          227                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41187                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2195677674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6931304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2202608979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3773156                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    680830287                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            684603443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3773156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2876507961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6931304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2887212421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    172804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       411.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000283906250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           42                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           42                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              237137                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43946                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      132513                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41187                       # Number of write requests accepted
system.mem_ctrls.readBursts                    132513                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41187                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    258                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2581                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4254697225                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  661275000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7726390975                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32170.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58420.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        61                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   123303                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38273                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                132513                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41187                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  116836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    122                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    934.689905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   851.869551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.518903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          301      2.53%      2.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          394      3.32%      5.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          178      1.50%      7.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          143      1.20%      8.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          205      1.73%     10.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          143      1.20%     11.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          222      1.87%     13.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          171      1.44%     14.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10120     85.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11877                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           42                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    3150.023810                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1895.447582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             8     19.05%     19.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      4.76%     23.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           16     38.10%     61.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      2.38%     64.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8     19.05%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            42                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           42                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     980.857143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    846.332418                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    218.173300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              2      4.76%      4.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      4.76%      9.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           38     90.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            42                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8464320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2636544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8480832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2635968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2198.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       684.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2202.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    684.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3850327500                       # Total gap between requests
system.mem_ctrls.avgGap                      22166.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8438016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        16128                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2620416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2191488972.127912521362                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6831573.431817694567                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4188701.958194790874                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 680564337.207648873329                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       132096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          417                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          227                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7709880760                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16510215                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   7451975750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  65447350750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58365.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39592.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32828087.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1597835.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         5860902.150000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         4090438.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        240556968.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           57252141                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     36866390.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     64053801.900000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     28094074.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       436774717.800002                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        113.437445                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1443739605                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    208320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2199425895                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 626                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10128301.118211                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1990996.296427                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          313    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5612125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11957250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6454089250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3170158250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       144801                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           144801                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       144801                       # number of overall hits
system.cpu.icache.overall_hits::total          144801                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          236                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            236                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          236                       # number of overall misses
system.cpu.icache.overall_misses::total           236                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10250625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10250625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10250625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10250625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       145037                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       145037                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       145037                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       145037                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001627                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001627                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001627                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001627                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43434.851695                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43434.851695                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43434.851695                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43434.851695                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          236                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          236                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          236                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          236                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9877000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9877000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9877000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9877000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001627                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001627                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001627                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001627                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41851.694915                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41851.694915                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41851.694915                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41851.694915                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       144801                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          144801                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          236                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           236                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10250625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10250625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       145037                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       145037                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001627                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001627                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43434.851695                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43434.851695                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          236                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          236                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9877000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9877000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001627                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001627                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41851.694915                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41851.694915                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           361.205967                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2223077                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               411                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5408.946472                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   361.205967                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.705480                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.705480                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          366                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          363                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            290310                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           290310                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       126152                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           126152                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       126152                       # number of overall hits
system.cpu.dcache.overall_hits::total          126152                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          587                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            587                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          587                       # number of overall misses
system.cpu.dcache.overall_misses::total           587                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     43721500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     43721500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     43721500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     43721500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       126739                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       126739                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       126739                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       126739                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004632                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004632                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004632                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004632                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74482.964225                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74482.964225                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74482.964225                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74482.964225                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          227                       # number of writebacks
system.cpu.dcache.writebacks::total               227                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          152                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          152                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          435                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          435                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          435                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          435                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3249                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3249                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     30777875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     30777875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     30777875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     30777875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      6801125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      6801125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003432                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003432                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003432                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003432                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70753.735632                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70753.735632                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70753.735632                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70753.735632                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2093.297938                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2093.297938                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    324                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        79478                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           79478                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          277                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           277                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19065000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19065000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        79755                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        79755                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003473                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003473                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68826.714801                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68826.714801                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          277                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          277                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          313                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          313                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18640375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18640375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      6801125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      6801125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003473                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003473                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67293.772563                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67293.772563                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21728.833866                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21728.833866                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        46674                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          46674                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          310                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          310                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     24656500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     24656500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        46984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        46984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006598                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006598                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79537.096774                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79537.096774                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          152                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          152                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          158                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          158                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2936                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2936                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12137500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12137500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003363                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003363                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76819.620253                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76819.620253                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           379.214706                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              276378                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               735                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            376.024490                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   379.214706                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.740654                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.740654                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          411                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          315                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            507391                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           507391                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9624247500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
