

================================================================
== Vitis HLS Report for 'matrixmul_32_opt_Pipeline_loop_input_A25'
================================================================
* Date:           Mon Jun  2 11:51:24 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        matrix_8_opt
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.635 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       34|       34|  0.340 us|  0.340 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_input_A2  |       32|       32|         2|          1|          1|    32|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.63>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%col_5 = alloca i32 1" [matrix.cpp:13]   --->   Operation 5 'alloca' 'col_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%input_A = alloca i32 1" [matrix.cpp:7]   --->   Operation 6 'alloca' 'input_A' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%input_A_1 = alloca i32 1" [matrix.cpp:7]   --->   Operation 7 'alloca' 'input_A_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%input_A_2 = alloca i32 1" [matrix.cpp:7]   --->   Operation 8 'alloca' 'input_A_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input_A_3 = alloca i32 1" [matrix.cpp:7]   --->   Operation 9 'alloca' 'input_A_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_A_4 = alloca i32 1" [matrix.cpp:7]   --->   Operation 10 'alloca' 'input_A_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_A_5 = alloca i32 1" [matrix.cpp:7]   --->   Operation 11 'alloca' 'input_A_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_A_6 = alloca i32 1" [matrix.cpp:7]   --->   Operation 12 'alloca' 'input_A_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_A_7 = alloca i32 1" [matrix.cpp:7]   --->   Operation 13 'alloca' 'input_A_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_A_8 = alloca i32 1" [matrix.cpp:7]   --->   Operation 14 'alloca' 'input_A_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_A_9 = alloca i32 1" [matrix.cpp:7]   --->   Operation 15 'alloca' 'input_A_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_A_10 = alloca i32 1" [matrix.cpp:7]   --->   Operation 16 'alloca' 'input_A_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_A_11 = alloca i32 1" [matrix.cpp:7]   --->   Operation 17 'alloca' 'input_A_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_A_12 = alloca i32 1" [matrix.cpp:7]   --->   Operation 18 'alloca' 'input_A_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_A_13 = alloca i32 1" [matrix.cpp:7]   --->   Operation 19 'alloca' 'input_A_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_A_14 = alloca i32 1" [matrix.cpp:7]   --->   Operation 20 'alloca' 'input_A_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_A_15 = alloca i32 1" [matrix.cpp:7]   --->   Operation 21 'alloca' 'input_A_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_A_16 = alloca i32 1" [matrix.cpp:7]   --->   Operation 22 'alloca' 'input_A_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_A_17 = alloca i32 1" [matrix.cpp:7]   --->   Operation 23 'alloca' 'input_A_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_A_18 = alloca i32 1" [matrix.cpp:7]   --->   Operation 24 'alloca' 'input_A_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input_A_19 = alloca i32 1" [matrix.cpp:7]   --->   Operation 25 'alloca' 'input_A_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%input_A_20 = alloca i32 1" [matrix.cpp:7]   --->   Operation 26 'alloca' 'input_A_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%input_A_21 = alloca i32 1" [matrix.cpp:7]   --->   Operation 27 'alloca' 'input_A_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%input_A_22 = alloca i32 1" [matrix.cpp:7]   --->   Operation 28 'alloca' 'input_A_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%input_A_23 = alloca i32 1" [matrix.cpp:7]   --->   Operation 29 'alloca' 'input_A_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%input_A_24 = alloca i32 1" [matrix.cpp:7]   --->   Operation 30 'alloca' 'input_A_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%input_A_25 = alloca i32 1" [matrix.cpp:7]   --->   Operation 31 'alloca' 'input_A_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%input_A_26 = alloca i32 1" [matrix.cpp:7]   --->   Operation 32 'alloca' 'input_A_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%input_A_27 = alloca i32 1" [matrix.cpp:7]   --->   Operation 33 'alloca' 'input_A_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%input_A_28 = alloca i32 1" [matrix.cpp:7]   --->   Operation 34 'alloca' 'input_A_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%input_A_29 = alloca i32 1" [matrix.cpp:7]   --->   Operation 35 'alloca' 'input_A_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%input_A_30 = alloca i32 1" [matrix.cpp:7]   --->   Operation 36 'alloca' 'input_A_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%input_A_31 = alloca i32 1" [matrix.cpp:7]   --->   Operation 37 'alloca' 'input_A_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_A_V_data_V, i4 %in_A_V_keep_V, i4 %in_A_V_strb_V, i1 0, i1 %in_A_V_last_V, i1 0, i1 0, void @empty_3"   --->   Operation 38 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_A_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %in_A_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %in_A_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_A_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln13 = store i6 0, i6 %col_5" [matrix.cpp:13]   --->   Operation 43 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.5"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%col = load i6 %col_5" [matrix.cpp:19]   --->   Operation 45 'load' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.78ns)   --->   "%icmp_ln19 = icmp_eq  i6 %col, i6 32" [matrix.cpp:19]   --->   Operation 46 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.78ns)   --->   "%add_ln19 = add i6 %col, i6 1" [matrix.cpp:19]   --->   Operation 47 'add' 'add_ln19' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.inc.5.split, void %for.inc.6.preheader.exitStub" [matrix.cpp:19]   --->   Operation 48 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i6 %col" [matrix.cpp:19]   --->   Operation 49 'trunc' 'trunc_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.78ns)   --->   "%switch_ln23 = switch i5 %trunc_ln19, void %arrayidx56.case.31.5, i5 0, void %arrayidx56.case.0.5, i5 1, void %arrayidx56.case.1.5, i5 2, void %arrayidx56.case.2.5, i5 3, void %arrayidx56.case.3.5, i5 4, void %arrayidx56.case.4.5, i5 5, void %arrayidx56.case.5.5, i5 6, void %arrayidx56.case.6.5, i5 7, void %arrayidx56.case.7.5, i5 8, void %arrayidx56.case.8.5, i5 9, void %arrayidx56.case.9.5, i5 10, void %arrayidx56.case.10.5, i5 11, void %arrayidx56.case.11.5, i5 12, void %arrayidx56.case.12.5, i5 13, void %arrayidx56.case.13.5, i5 14, void %arrayidx56.case.14.5, i5 15, void %arrayidx56.case.15.5, i5 16, void %arrayidx56.case.16.5, i5 17, void %arrayidx56.case.17.5, i5 18, void %arrayidx56.case.18.5, i5 19, void %arrayidx56.case.19.5, i5 20, void %arrayidx56.case.20.5, i5 21, void %arrayidx56.case.21.5, i5 22, void %arrayidx56.case.22.5, i5 23, void %arrayidx56.case.23.5, i5 24, void %arrayidx56.case.24.5, i5 25, void %arrayidx56.case.25.5, i5 26, void %arrayidx56.case.26.5, i5 27, void %arrayidx56.case.27.5, i5 28, void %arrayidx56.case.28.5, i5 29, void %arrayidx56.case.29.5, i5 30, void %for.inc.5.split.arrayidx56.exit.5_crit_edge" [matrix.cpp:23]   --->   Operation 50 'switch' 'switch_ln23' <Predicate = (!icmp_ln19)> <Delay = 0.78>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln13 = store i6 %add_ln19, i6 %col_5" [matrix.cpp:13]   --->   Operation 51 'store' 'store_ln13' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc.5" [matrix.cpp:19]   --->   Operation 52 'br' 'br_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%input_A_load = load i32 %input_A"   --->   Operation 131 'load' 'input_A_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%input_A_1_load = load i32 %input_A_1"   --->   Operation 132 'load' 'input_A_1_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%input_A_2_load = load i32 %input_A_2"   --->   Operation 133 'load' 'input_A_2_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%input_A_3_load = load i32 %input_A_3"   --->   Operation 134 'load' 'input_A_3_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%input_A_4_load = load i32 %input_A_4"   --->   Operation 135 'load' 'input_A_4_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%input_A_5_load = load i32 %input_A_5"   --->   Operation 136 'load' 'input_A_5_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%input_A_6_load = load i32 %input_A_6"   --->   Operation 137 'load' 'input_A_6_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%input_A_7_load = load i32 %input_A_7"   --->   Operation 138 'load' 'input_A_7_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%input_A_8_load = load i32 %input_A_8"   --->   Operation 139 'load' 'input_A_8_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%input_A_9_load = load i32 %input_A_9"   --->   Operation 140 'load' 'input_A_9_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%input_A_10_load = load i32 %input_A_10"   --->   Operation 141 'load' 'input_A_10_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%input_A_11_load = load i32 %input_A_11"   --->   Operation 142 'load' 'input_A_11_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%input_A_12_load = load i32 %input_A_12"   --->   Operation 143 'load' 'input_A_12_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%input_A_13_load = load i32 %input_A_13"   --->   Operation 144 'load' 'input_A_13_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%input_A_14_load = load i32 %input_A_14"   --->   Operation 145 'load' 'input_A_14_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%input_A_15_load = load i32 %input_A_15"   --->   Operation 146 'load' 'input_A_15_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%input_A_16_load = load i32 %input_A_16"   --->   Operation 147 'load' 'input_A_16_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%input_A_17_load = load i32 %input_A_17"   --->   Operation 148 'load' 'input_A_17_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%input_A_18_load = load i32 %input_A_18"   --->   Operation 149 'load' 'input_A_18_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%input_A_19_load = load i32 %input_A_19"   --->   Operation 150 'load' 'input_A_19_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%input_A_20_load = load i32 %input_A_20"   --->   Operation 151 'load' 'input_A_20_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%input_A_21_load = load i32 %input_A_21"   --->   Operation 152 'load' 'input_A_21_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%input_A_22_load = load i32 %input_A_22"   --->   Operation 153 'load' 'input_A_22_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%input_A_23_load = load i32 %input_A_23"   --->   Operation 154 'load' 'input_A_23_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%input_A_24_load = load i32 %input_A_24"   --->   Operation 155 'load' 'input_A_24_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%input_A_25_load = load i32 %input_A_25"   --->   Operation 156 'load' 'input_A_25_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%input_A_26_load = load i32 %input_A_26"   --->   Operation 157 'load' 'input_A_26_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%input_A_27_load = load i32 %input_A_27"   --->   Operation 158 'load' 'input_A_27_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%input_A_28_load = load i32 %input_A_28"   --->   Operation 159 'load' 'input_A_28_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%input_A_29_load = load i32 %input_A_29"   --->   Operation 160 'load' 'input_A_29_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%input_A_30_load = load i32 %input_A_30"   --->   Operation 161 'load' 'input_A_30_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%input_A_31_load = load i32 %input_A_31"   --->   Operation 162 'load' 'input_A_31_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_356_out, i32 %input_A_31_load"   --->   Operation 163 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_355_out, i32 %input_A_30_load"   --->   Operation 164 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_354_out, i32 %input_A_29_load"   --->   Operation 165 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_353_out, i32 %input_A_28_load"   --->   Operation 166 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_352_out, i32 %input_A_27_load"   --->   Operation 167 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_351_out, i32 %input_A_26_load"   --->   Operation 168 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_350_out, i32 %input_A_25_load"   --->   Operation 169 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_349_out, i32 %input_A_24_load"   --->   Operation 170 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_348_out, i32 %input_A_23_load"   --->   Operation 171 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_347_out, i32 %input_A_22_load"   --->   Operation 172 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_346_out, i32 %input_A_21_load"   --->   Operation 173 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_345_out, i32 %input_A_20_load"   --->   Operation 174 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_344_out, i32 %input_A_19_load"   --->   Operation 175 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_343_out, i32 %input_A_18_load"   --->   Operation 176 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_342_out, i32 %input_A_17_load"   --->   Operation 177 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_341_out, i32 %input_A_16_load"   --->   Operation 178 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_340_out, i32 %input_A_15_load"   --->   Operation 179 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_339_out, i32 %input_A_14_load"   --->   Operation 180 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_338_out, i32 %input_A_13_load"   --->   Operation 181 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_337_out, i32 %input_A_12_load"   --->   Operation 182 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_336_out, i32 %input_A_11_load"   --->   Operation 183 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_335_out, i32 %input_A_10_load"   --->   Operation 184 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_334_out, i32 %input_A_9_load"   --->   Operation 185 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_333_out, i32 %input_A_8_load"   --->   Operation 186 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_332_out, i32 %input_A_7_load"   --->   Operation 187 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_331_out, i32 %input_A_6_load"   --->   Operation 188 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_330_out, i32 %input_A_5_load"   --->   Operation 189 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_329_out, i32 %input_A_4_load"   --->   Operation 190 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_328_out, i32 %input_A_3_load"   --->   Operation 191 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_327_out, i32 %input_A_2_load"   --->   Operation 192 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_326_out, i32 %input_A_1_load"   --->   Operation 193 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_325_out, i32 %input_A_load"   --->   Operation 194 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 195 'ret' 'ret_ln0' <Predicate = (icmp_ln19)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.07>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [matrix.cpp:7]   --->   Operation 53 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln7 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [matrix.cpp:7]   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [matrix.cpp:19]   --->   Operation 55 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.07ns)   --->   "%empty_465 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %in_A_V_data_V, i4 %in_A_V_keep_V, i4 %in_A_V_strb_V, i1 %in_A_V_last_V" [matrix.cpp:22]   --->   Operation 56 'read' 'empty_465' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%in_A_V_data_V_val = extractvalue i41 %empty_465" [matrix.cpp:22]   --->   Operation 57 'extractvalue' 'in_A_V_data_V_val' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%in_A_V_keep_V_val = extractvalue i41 %empty_465" [matrix.cpp:22]   --->   Operation 58 'extractvalue' 'in_A_V_keep_V_val' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%in_A_V_strb_V_val = extractvalue i41 %empty_465" [matrix.cpp:22]   --->   Operation 59 'extractvalue' 'in_A_V_strb_V_val' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%in_A_V_last_V_val = extractvalue i41 %empty_465" [matrix.cpp:22]   --->   Operation 60 'extractvalue' 'in_A_V_last_V_val' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %in_A_V_data_V_val, i32 %empty_214" [matrix.cpp:22]   --->   Operation 61 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln22 = store i4 %in_A_V_keep_V_val, i4 %empty_215" [matrix.cpp:22]   --->   Operation 62 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln22 = store i4 %in_A_V_strb_V_val, i4 %empty_216" [matrix.cpp:22]   --->   Operation 63 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln22 = store i1 %in_A_V_last_V_val, i1 %empty" [matrix.cpp:22]   --->   Operation 64 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %empty_214" [matrix.cpp:22]   --->   Operation 65 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%local_stream_data = bitcast i32 %tmp" [matrix.cpp:22]   --->   Operation 66 'bitcast' 'local_stream_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_30" [matrix.cpp:7]   --->   Operation 67 'store' 'store_ln7' <Predicate = (trunc_ln19 == 30)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 68 'br' 'br_ln23' <Predicate = (trunc_ln19 == 30)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_29" [matrix.cpp:7]   --->   Operation 69 'store' 'store_ln7' <Predicate = (trunc_ln19 == 29)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 70 'br' 'br_ln23' <Predicate = (trunc_ln19 == 29)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_28" [matrix.cpp:7]   --->   Operation 71 'store' 'store_ln7' <Predicate = (trunc_ln19 == 28)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 72 'br' 'br_ln23' <Predicate = (trunc_ln19 == 28)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_27" [matrix.cpp:7]   --->   Operation 73 'store' 'store_ln7' <Predicate = (trunc_ln19 == 27)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 74 'br' 'br_ln23' <Predicate = (trunc_ln19 == 27)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_26" [matrix.cpp:7]   --->   Operation 75 'store' 'store_ln7' <Predicate = (trunc_ln19 == 26)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 76 'br' 'br_ln23' <Predicate = (trunc_ln19 == 26)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_25" [matrix.cpp:7]   --->   Operation 77 'store' 'store_ln7' <Predicate = (trunc_ln19 == 25)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 78 'br' 'br_ln23' <Predicate = (trunc_ln19 == 25)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_24" [matrix.cpp:7]   --->   Operation 79 'store' 'store_ln7' <Predicate = (trunc_ln19 == 24)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 80 'br' 'br_ln23' <Predicate = (trunc_ln19 == 24)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_23" [matrix.cpp:7]   --->   Operation 81 'store' 'store_ln7' <Predicate = (trunc_ln19 == 23)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 82 'br' 'br_ln23' <Predicate = (trunc_ln19 == 23)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_22" [matrix.cpp:7]   --->   Operation 83 'store' 'store_ln7' <Predicate = (trunc_ln19 == 22)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 84 'br' 'br_ln23' <Predicate = (trunc_ln19 == 22)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_21" [matrix.cpp:7]   --->   Operation 85 'store' 'store_ln7' <Predicate = (trunc_ln19 == 21)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 86 'br' 'br_ln23' <Predicate = (trunc_ln19 == 21)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_20" [matrix.cpp:7]   --->   Operation 87 'store' 'store_ln7' <Predicate = (trunc_ln19 == 20)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 88 'br' 'br_ln23' <Predicate = (trunc_ln19 == 20)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_19" [matrix.cpp:7]   --->   Operation 89 'store' 'store_ln7' <Predicate = (trunc_ln19 == 19)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 90 'br' 'br_ln23' <Predicate = (trunc_ln19 == 19)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_18" [matrix.cpp:7]   --->   Operation 91 'store' 'store_ln7' <Predicate = (trunc_ln19 == 18)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 92 'br' 'br_ln23' <Predicate = (trunc_ln19 == 18)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_17" [matrix.cpp:7]   --->   Operation 93 'store' 'store_ln7' <Predicate = (trunc_ln19 == 17)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 94 'br' 'br_ln23' <Predicate = (trunc_ln19 == 17)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_16" [matrix.cpp:7]   --->   Operation 95 'store' 'store_ln7' <Predicate = (trunc_ln19 == 16)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 96 'br' 'br_ln23' <Predicate = (trunc_ln19 == 16)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_15" [matrix.cpp:7]   --->   Operation 97 'store' 'store_ln7' <Predicate = (trunc_ln19 == 15)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 98 'br' 'br_ln23' <Predicate = (trunc_ln19 == 15)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_14" [matrix.cpp:7]   --->   Operation 99 'store' 'store_ln7' <Predicate = (trunc_ln19 == 14)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 100 'br' 'br_ln23' <Predicate = (trunc_ln19 == 14)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_13" [matrix.cpp:7]   --->   Operation 101 'store' 'store_ln7' <Predicate = (trunc_ln19 == 13)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 102 'br' 'br_ln23' <Predicate = (trunc_ln19 == 13)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_12" [matrix.cpp:7]   --->   Operation 103 'store' 'store_ln7' <Predicate = (trunc_ln19 == 12)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 104 'br' 'br_ln23' <Predicate = (trunc_ln19 == 12)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_11" [matrix.cpp:7]   --->   Operation 105 'store' 'store_ln7' <Predicate = (trunc_ln19 == 11)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 106 'br' 'br_ln23' <Predicate = (trunc_ln19 == 11)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_10" [matrix.cpp:7]   --->   Operation 107 'store' 'store_ln7' <Predicate = (trunc_ln19 == 10)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 108 'br' 'br_ln23' <Predicate = (trunc_ln19 == 10)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_9" [matrix.cpp:7]   --->   Operation 109 'store' 'store_ln7' <Predicate = (trunc_ln19 == 9)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 110 'br' 'br_ln23' <Predicate = (trunc_ln19 == 9)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_8" [matrix.cpp:7]   --->   Operation 111 'store' 'store_ln7' <Predicate = (trunc_ln19 == 8)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 112 'br' 'br_ln23' <Predicate = (trunc_ln19 == 8)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_7" [matrix.cpp:7]   --->   Operation 113 'store' 'store_ln7' <Predicate = (trunc_ln19 == 7)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 114 'br' 'br_ln23' <Predicate = (trunc_ln19 == 7)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_6" [matrix.cpp:7]   --->   Operation 115 'store' 'store_ln7' <Predicate = (trunc_ln19 == 6)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 116 'br' 'br_ln23' <Predicate = (trunc_ln19 == 6)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_5" [matrix.cpp:7]   --->   Operation 117 'store' 'store_ln7' <Predicate = (trunc_ln19 == 5)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 118 'br' 'br_ln23' <Predicate = (trunc_ln19 == 5)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_4" [matrix.cpp:7]   --->   Operation 119 'store' 'store_ln7' <Predicate = (trunc_ln19 == 4)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 120 'br' 'br_ln23' <Predicate = (trunc_ln19 == 4)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_3" [matrix.cpp:7]   --->   Operation 121 'store' 'store_ln7' <Predicate = (trunc_ln19 == 3)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 122 'br' 'br_ln23' <Predicate = (trunc_ln19 == 3)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_2" [matrix.cpp:7]   --->   Operation 123 'store' 'store_ln7' <Predicate = (trunc_ln19 == 2)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 124 'br' 'br_ln23' <Predicate = (trunc_ln19 == 2)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_1" [matrix.cpp:7]   --->   Operation 125 'store' 'store_ln7' <Predicate = (trunc_ln19 == 1)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 126 'br' 'br_ln23' <Predicate = (trunc_ln19 == 1)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A" [matrix.cpp:7]   --->   Operation 127 'store' 'store_ln7' <Predicate = (trunc_ln19 == 0)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 128 'br' 'br_ln23' <Predicate = (trunc_ln19 == 0)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %local_stream_data, i32 %input_A_31" [matrix.cpp:7]   --->   Operation 129 'store' 'store_ln7' <Predicate = (trunc_ln19 == 31)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx56.exit.5" [matrix.cpp:23]   --->   Operation 130 'br' 'br_ln23' <Predicate = (trunc_ln19 == 31)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.635ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln13', matrix.cpp:13) of constant 0 on local variable 'col', matrix.cpp:13 [79]  (0.427 ns)
	'load' operation 6 bit ('col', matrix.cpp:19) on local variable 'col', matrix.cpp:13 [82]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln19', matrix.cpp:19) [83]  (0.781 ns)
	'store' operation 0 bit ('store_ln13', matrix.cpp:13) of variable 'add_ln19', matrix.cpp:19 on local variable 'col', matrix.cpp:13 [200]  (0.427 ns)

 <State 2>: 0.079ns
The critical path consists of the following:
	axis read operation ('empty_465', matrix.cpp:22) on port 'in_A_V_data_V' (matrix.cpp:22) [91]  (0.079 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
