<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="final_cleaned.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="bandwidth_counter.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="bandwidth_counter.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="bandwidth_counter.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="bandwidth_counter.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="bandwidth_counter.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="bandwidth_counter.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="bandwidth_counter.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="bandwidth_counter.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="bandwidth_counter.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="bandwidth_counter.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="bandwidth_counter.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="bandwidth_counter.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="bandwidth_counter.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bandwidth_counter.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="bandwidth_counter.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="bandwidth_counter.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="bandwidth_counter.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="bandwidth_counter.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="bandwidth_counter.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="bandwidth_counter.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="bandwidth_counter.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="bandwidth_counter.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="bandwidth_counter.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bandwidth_counter_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="bandwidth_counter_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="bandwidth_counter_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bandwidth_counter_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="bandwidth_counter_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="bandwidth_counter_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="bandwidth_counter_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="bandwidth_counter_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="bandwidth_counter_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bandwidth_counter_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bandwidth_counter_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="bandwidth_counter_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="bandwidth_counter_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bandwidth_counter_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bandwidth_counter_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="bandwidth_counter_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="bandwidth_counter_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="bandwidth_counter_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bandwidth_counter_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fsm.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="fsm.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="fsm.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fsm.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="fsm.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fsm.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fsm.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fsm.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="fsm.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fsm.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="fsm.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="fsm.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="fsm.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fsm.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="fsm.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fsm.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fsm.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="fsm.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="fsm.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="fsm.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fsm.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="fsm.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fsm.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fsm_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fsm_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="fsm_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fsm_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="fsm_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fsm_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fsm_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fsm_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="fsm_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fsm_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fsm_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="fsm_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="fsm_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fsm_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fsm_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fsm_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="fsm_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="fsm_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fsm_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="loopback.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="myfifo_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/fsm_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/fsm_synthesis.vhd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="shift_reg_sim_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shift_reg_sim_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="usb_adc.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="usb_adc.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="usb_adc.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="usb_adc.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="usb_adc.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="usb_adc.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="usb_adc.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="usb_adc.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="usb_adc.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="usb_adc.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="usb_adc.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="usb_adc.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="usb_adc.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="usb_adc.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="usb_adc.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="usb_adc.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="usb_adc.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="usb_adc.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="usb_adc.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="usb_adc.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="usb_adc.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="usb_adc.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="usb_adc.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="usb_adc_beh.prj"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="usb_adc_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="usb_adc_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="usb_adc_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="usb_adc_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="usb_adc_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="usb_adc_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="usb_adc_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="usb_adc_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="usb_adc_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="usb_adc_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="usb_adc_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="usb_adc_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="usb_adc_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usb_adc_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="usb_adc_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="usb_adc_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="usb_adc_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1429837857" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1429837857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1429838171" xil_pn:in_ck="-4393923912594088920" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1429838171">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fifo_wrapper.vhd"/>
      <outfile xil_pn:name="shift_reg_sim.vhd"/>
      <outfile xil_pn:name="usb_adc.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1429837676" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4740183431628403124" xil_pn:start_ts="1429837676">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1429837676" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6480914773698843086" xil_pn:start_ts="1429837676">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1429838172" xil_pn:in_ck="6876508432729562031" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-9215965226259102703" xil_pn:start_ts="1429838171">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/dcm.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo.vhd"/>
      <outfile xil_pn:name="ipcore_dir/my_shift_reg.ngc"/>
      <outfile xil_pn:name="ipcore_dir/my_shift_reg.vhd"/>
      <outfile xil_pn:name="ipcore_dir/shift_reg.ngc"/>
      <outfile xil_pn:name="ipcore_dir/shift_reg.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1429838172" xil_pn:in_ck="-8804598022097562697" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1429838172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fifo_wrapper.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dcm.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fifo.vhd"/>
      <outfile xil_pn:name="ipcore_dir/my_shift_reg.vhd"/>
      <outfile xil_pn:name="ipcore_dir/shift_reg.vhd"/>
      <outfile xil_pn:name="shift_reg_sim.vhd"/>
      <outfile xil_pn:name="usb_adc.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1429838189" xil_pn:in_ck="-8804598022097562697" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5339309336028524549" xil_pn:start_ts="1429838172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="usb_adc_beh.prj"/>
      <outfile xil_pn:name="usb_adc_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1429905934" xil_pn:in_ck="-2950486544548265853" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8865914736081896" xil_pn:start_ts="1429905933">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="usb_adc_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1429738521" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1429738521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1429838518" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8564527868093045874" xil_pn:start_ts="1429838518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1429895708" xil_pn:in_ck="6876508432729562031" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-9215965226259102703" xil_pn:start_ts="1429895707">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <outfile xil_pn:name="ipcore_dir/dcm.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo.vhd"/>
      <outfile xil_pn:name="ipcore_dir/my_shift_reg.ngc"/>
      <outfile xil_pn:name="ipcore_dir/my_shift_reg.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1429738521" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1429738521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1429838519" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4740183431628403124" xil_pn:start_ts="1429838519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1429838519" xil_pn:in_ck="-2824172011281720277" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5609353908614239355" xil_pn:start_ts="1429838519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1429838519" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7985083321124470811" xil_pn:start_ts="1429838519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1429838543" xil_pn:in_ck="-8804598022097562697" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-3722489275617401814" xil_pn:start_ts="1429838519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="usb_adc.lso"/>
      <outfile xil_pn:name="usb_adc.ngc"/>
      <outfile xil_pn:name="usb_adc.ngr"/>
      <outfile xil_pn:name="usb_adc.prj"/>
      <outfile xil_pn:name="usb_adc.stx"/>
      <outfile xil_pn:name="usb_adc.syr"/>
      <outfile xil_pn:name="usb_adc.xst"/>
      <outfile xil_pn:name="usb_adc_beh.prj"/>
      <outfile xil_pn:name="usb_adc_stx_beh.prj"/>
      <outfile xil_pn:name="usb_adc_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1429838544" xil_pn:in_ck="6989197798229981018" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-9017663250121810071" xil_pn:start_ts="1429838543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1429895720" xil_pn:in_ck="-8775268446138808506" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6637046156517899748" xil_pn:start_ts="1429895708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="usb_adc.bld"/>
      <outfile xil_pn:name="usb_adc.ngd"/>
      <outfile xil_pn:name="usb_adc_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1429895747" xil_pn:in_ck="-666901389409021173" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4348224630097426447" xil_pn:start_ts="1429895720">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="usb_adc.pcf"/>
      <outfile xil_pn:name="usb_adc_map.map"/>
      <outfile xil_pn:name="usb_adc_map.mrp"/>
      <outfile xil_pn:name="usb_adc_map.ncd"/>
      <outfile xil_pn:name="usb_adc_map.ngm"/>
      <outfile xil_pn:name="usb_adc_map.xrpt"/>
      <outfile xil_pn:name="usb_adc_summary.xml"/>
      <outfile xil_pn:name="usb_adc_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1429895791" xil_pn:in_ck="8201641412503317110" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="417176447551133118" xil_pn:start_ts="1429895747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="usb_adc.ncd"/>
      <outfile xil_pn:name="usb_adc.pad"/>
      <outfile xil_pn:name="usb_adc.par"/>
      <outfile xil_pn:name="usb_adc.ptwx"/>
      <outfile xil_pn:name="usb_adc.unroutes"/>
      <outfile xil_pn:name="usb_adc.xpi"/>
      <outfile xil_pn:name="usb_adc_pad.csv"/>
      <outfile xil_pn:name="usb_adc_pad.txt"/>
      <outfile xil_pn:name="usb_adc_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1429838665" xil_pn:in_ck="4702040468558554589" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5882140639462060234" xil_pn:start_ts="1429838638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="usb_adc.bgn"/>
      <outfile xil_pn:name="usb_adc.bit"/>
      <outfile xil_pn:name="usb_adc.drc"/>
      <outfile xil_pn:name="usb_adc.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1429838698" xil_pn:in_ck="669845920948342577" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1429838697">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1429895791" xil_pn:in_ck="-2925773950926015745" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1429895777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="usb_adc.twr"/>
      <outfile xil_pn:name="usb_adc.twx"/>
    </transform>
  </transforms>

</generated_project>
