// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "11/08/2018 15:40:04"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_level (
	CLOCK_50,
	KEY,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	LEDR,
	op,
	ula_op,
	hab_esc_mem,
	hab_le_mem,
	beq,
	sel_mux_ula_mem,
	sel_mux_rt_imm,
	sel_MUX_rt_rd,
	sel_mux_jump,
	hab_esc_reg,
	saidaROM,
	saidaULA,
	saidaRAM,
	saidaTeste1,
	saidaTeste2,
	saidaTeste3,
	saidaTeste4,
	saidaTeste5,
	saidaTeste6,
	saidaTeste7);
input 	CLOCK_50;
input 	[3:0] KEY;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
output 	[3:0] LEDR;
output 	[5:0] op;
output 	[1:0] ula_op;
output 	hab_esc_mem;
output 	hab_le_mem;
output 	beq;
output 	sel_mux_ula_mem;
output 	sel_mux_rt_imm;
output 	sel_MUX_rt_rd;
output 	sel_mux_jump;
output 	hab_esc_reg;
output 	[31:0] saidaROM;
output 	[31:0] saidaULA;
output 	[31:0] saidaRAM;
output 	[31:0] saidaTeste1;
output 	[31:0] saidaTeste2;
output 	[31:0] saidaTeste3;
output 	[31:0] saidaTeste4;
output 	[31:0] saidaTeste5;
output 	[31:0] saidaTeste6;
output 	[31:0] saidaTeste7;

// Design Ports Information
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op[0]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op[1]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op[2]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op[3]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op[4]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op[5]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_op[0]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_op[1]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hab_esc_mem	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hab_le_mem	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// beq	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel_mux_ula_mem	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel_mux_rt_imm	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel_MUX_rt_rd	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel_mux_jump	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hab_esc_reg	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[0]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[1]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[2]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[3]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[5]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[6]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[7]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[8]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[9]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[10]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[11]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[12]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[13]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[14]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[15]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[16]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[17]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[18]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[19]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[20]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[21]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[22]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[23]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[24]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[25]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[26]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[27]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[28]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[29]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[30]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaROM[31]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[0]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[1]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[2]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[3]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[4]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[5]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[6]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[7]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[8]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[9]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[10]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[11]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[12]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[13]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[14]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[15]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[16]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[17]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[18]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[19]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[20]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[21]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[22]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[23]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[24]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[25]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[26]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[27]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[28]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[29]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[30]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[31]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[0]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[1]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[2]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[3]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[4]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[5]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[6]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[7]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[8]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[9]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[10]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[11]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[12]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[13]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[14]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[15]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[16]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[17]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[18]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[19]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[20]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[21]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[22]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[23]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[24]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[25]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[26]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[27]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[28]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[29]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[30]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaRAM[31]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[0]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[1]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[2]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[3]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[4]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[5]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[6]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[7]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[8]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[9]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[10]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[11]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[12]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[13]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[14]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[15]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[16]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[17]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[18]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[19]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[20]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[21]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[22]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[23]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[24]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[25]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[26]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[27]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[28]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[29]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[30]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste1[31]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[0]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[1]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[2]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[3]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[4]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[5]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[6]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[8]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[9]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[10]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[11]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[12]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[13]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[14]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[15]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[16]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[17]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[18]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[19]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[20]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[21]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[22]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[23]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[24]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[25]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[26]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[27]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[28]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[29]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[30]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste2[31]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[0]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[1]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[2]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[3]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[4]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[5]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[6]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[7]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[8]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[10]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[11]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[12]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[13]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[14]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[15]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[16]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[17]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[18]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[19]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[20]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[21]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[22]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[23]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[24]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[25]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[26]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[27]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[28]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[29]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[30]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste3[31]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[0]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[1]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[2]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[3]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[4]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[5]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[6]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[7]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[8]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[9]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[10]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[11]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[12]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[13]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[14]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[15]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[16]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[17]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[18]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[19]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[20]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[21]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[22]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[23]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[24]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[25]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[26]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[27]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[28]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[29]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[30]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste4[31]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[0]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[1]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[2]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[3]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[4]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[5]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[6]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[7]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[8]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[9]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[10]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[12]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[13]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[14]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[15]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[16]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[17]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[18]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[19]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[20]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[21]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[22]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[23]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[24]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[25]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[26]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[27]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[28]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[29]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[30]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste5[31]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[0]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[1]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[2]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[3]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[4]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[5]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[6]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[7]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[8]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[9]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[10]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[11]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[12]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[13]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[14]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[15]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[16]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[17]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[18]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[19]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[20]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[21]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[22]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[23]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[24]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[25]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[26]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[27]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[28]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[29]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[30]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste6[31]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[0]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[1]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[2]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[3]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[4]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[5]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[6]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[7]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[8]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[9]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[10]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[11]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[12]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[13]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[14]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[15]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[16]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[17]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[18]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[19]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[20]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[21]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[22]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[23]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[24]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[25]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[26]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[27]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[28]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[29]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[30]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaTeste7[31]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("MIPS_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \op[0]~output_o ;
wire \op[1]~output_o ;
wire \op[2]~output_o ;
wire \op[3]~output_o ;
wire \op[4]~output_o ;
wire \op[5]~output_o ;
wire \ula_op[0]~output_o ;
wire \ula_op[1]~output_o ;
wire \hab_esc_mem~output_o ;
wire \hab_le_mem~output_o ;
wire \beq~output_o ;
wire \sel_mux_ula_mem~output_o ;
wire \sel_mux_rt_imm~output_o ;
wire \sel_MUX_rt_rd~output_o ;
wire \sel_mux_jump~output_o ;
wire \hab_esc_reg~output_o ;
wire \saidaROM[0]~output_o ;
wire \saidaROM[1]~output_o ;
wire \saidaROM[2]~output_o ;
wire \saidaROM[3]~output_o ;
wire \saidaROM[4]~output_o ;
wire \saidaROM[5]~output_o ;
wire \saidaROM[6]~output_o ;
wire \saidaROM[7]~output_o ;
wire \saidaROM[8]~output_o ;
wire \saidaROM[9]~output_o ;
wire \saidaROM[10]~output_o ;
wire \saidaROM[11]~output_o ;
wire \saidaROM[12]~output_o ;
wire \saidaROM[13]~output_o ;
wire \saidaROM[14]~output_o ;
wire \saidaROM[15]~output_o ;
wire \saidaROM[16]~output_o ;
wire \saidaROM[17]~output_o ;
wire \saidaROM[18]~output_o ;
wire \saidaROM[19]~output_o ;
wire \saidaROM[20]~output_o ;
wire \saidaROM[21]~output_o ;
wire \saidaROM[22]~output_o ;
wire \saidaROM[23]~output_o ;
wire \saidaROM[24]~output_o ;
wire \saidaROM[25]~output_o ;
wire \saidaROM[26]~output_o ;
wire \saidaROM[27]~output_o ;
wire \saidaROM[28]~output_o ;
wire \saidaROM[29]~output_o ;
wire \saidaROM[30]~output_o ;
wire \saidaROM[31]~output_o ;
wire \saidaULA[0]~output_o ;
wire \saidaULA[1]~output_o ;
wire \saidaULA[2]~output_o ;
wire \saidaULA[3]~output_o ;
wire \saidaULA[4]~output_o ;
wire \saidaULA[5]~output_o ;
wire \saidaULA[6]~output_o ;
wire \saidaULA[7]~output_o ;
wire \saidaULA[8]~output_o ;
wire \saidaULA[9]~output_o ;
wire \saidaULA[10]~output_o ;
wire \saidaULA[11]~output_o ;
wire \saidaULA[12]~output_o ;
wire \saidaULA[13]~output_o ;
wire \saidaULA[14]~output_o ;
wire \saidaULA[15]~output_o ;
wire \saidaULA[16]~output_o ;
wire \saidaULA[17]~output_o ;
wire \saidaULA[18]~output_o ;
wire \saidaULA[19]~output_o ;
wire \saidaULA[20]~output_o ;
wire \saidaULA[21]~output_o ;
wire \saidaULA[22]~output_o ;
wire \saidaULA[23]~output_o ;
wire \saidaULA[24]~output_o ;
wire \saidaULA[25]~output_o ;
wire \saidaULA[26]~output_o ;
wire \saidaULA[27]~output_o ;
wire \saidaULA[28]~output_o ;
wire \saidaULA[29]~output_o ;
wire \saidaULA[30]~output_o ;
wire \saidaULA[31]~output_o ;
wire \saidaRAM[0]~output_o ;
wire \saidaRAM[1]~output_o ;
wire \saidaRAM[2]~output_o ;
wire \saidaRAM[3]~output_o ;
wire \saidaRAM[4]~output_o ;
wire \saidaRAM[5]~output_o ;
wire \saidaRAM[6]~output_o ;
wire \saidaRAM[7]~output_o ;
wire \saidaRAM[8]~output_o ;
wire \saidaRAM[9]~output_o ;
wire \saidaRAM[10]~output_o ;
wire \saidaRAM[11]~output_o ;
wire \saidaRAM[12]~output_o ;
wire \saidaRAM[13]~output_o ;
wire \saidaRAM[14]~output_o ;
wire \saidaRAM[15]~output_o ;
wire \saidaRAM[16]~output_o ;
wire \saidaRAM[17]~output_o ;
wire \saidaRAM[18]~output_o ;
wire \saidaRAM[19]~output_o ;
wire \saidaRAM[20]~output_o ;
wire \saidaRAM[21]~output_o ;
wire \saidaRAM[22]~output_o ;
wire \saidaRAM[23]~output_o ;
wire \saidaRAM[24]~output_o ;
wire \saidaRAM[25]~output_o ;
wire \saidaRAM[26]~output_o ;
wire \saidaRAM[27]~output_o ;
wire \saidaRAM[28]~output_o ;
wire \saidaRAM[29]~output_o ;
wire \saidaRAM[30]~output_o ;
wire \saidaRAM[31]~output_o ;
wire \saidaTeste1[0]~output_o ;
wire \saidaTeste1[1]~output_o ;
wire \saidaTeste1[2]~output_o ;
wire \saidaTeste1[3]~output_o ;
wire \saidaTeste1[4]~output_o ;
wire \saidaTeste1[5]~output_o ;
wire \saidaTeste1[6]~output_o ;
wire \saidaTeste1[7]~output_o ;
wire \saidaTeste1[8]~output_o ;
wire \saidaTeste1[9]~output_o ;
wire \saidaTeste1[10]~output_o ;
wire \saidaTeste1[11]~output_o ;
wire \saidaTeste1[12]~output_o ;
wire \saidaTeste1[13]~output_o ;
wire \saidaTeste1[14]~output_o ;
wire \saidaTeste1[15]~output_o ;
wire \saidaTeste1[16]~output_o ;
wire \saidaTeste1[17]~output_o ;
wire \saidaTeste1[18]~output_o ;
wire \saidaTeste1[19]~output_o ;
wire \saidaTeste1[20]~output_o ;
wire \saidaTeste1[21]~output_o ;
wire \saidaTeste1[22]~output_o ;
wire \saidaTeste1[23]~output_o ;
wire \saidaTeste1[24]~output_o ;
wire \saidaTeste1[25]~output_o ;
wire \saidaTeste1[26]~output_o ;
wire \saidaTeste1[27]~output_o ;
wire \saidaTeste1[28]~output_o ;
wire \saidaTeste1[29]~output_o ;
wire \saidaTeste1[30]~output_o ;
wire \saidaTeste1[31]~output_o ;
wire \saidaTeste2[0]~output_o ;
wire \saidaTeste2[1]~output_o ;
wire \saidaTeste2[2]~output_o ;
wire \saidaTeste2[3]~output_o ;
wire \saidaTeste2[4]~output_o ;
wire \saidaTeste2[5]~output_o ;
wire \saidaTeste2[6]~output_o ;
wire \saidaTeste2[7]~output_o ;
wire \saidaTeste2[8]~output_o ;
wire \saidaTeste2[9]~output_o ;
wire \saidaTeste2[10]~output_o ;
wire \saidaTeste2[11]~output_o ;
wire \saidaTeste2[12]~output_o ;
wire \saidaTeste2[13]~output_o ;
wire \saidaTeste2[14]~output_o ;
wire \saidaTeste2[15]~output_o ;
wire \saidaTeste2[16]~output_o ;
wire \saidaTeste2[17]~output_o ;
wire \saidaTeste2[18]~output_o ;
wire \saidaTeste2[19]~output_o ;
wire \saidaTeste2[20]~output_o ;
wire \saidaTeste2[21]~output_o ;
wire \saidaTeste2[22]~output_o ;
wire \saidaTeste2[23]~output_o ;
wire \saidaTeste2[24]~output_o ;
wire \saidaTeste2[25]~output_o ;
wire \saidaTeste2[26]~output_o ;
wire \saidaTeste2[27]~output_o ;
wire \saidaTeste2[28]~output_o ;
wire \saidaTeste2[29]~output_o ;
wire \saidaTeste2[30]~output_o ;
wire \saidaTeste2[31]~output_o ;
wire \saidaTeste3[0]~output_o ;
wire \saidaTeste3[1]~output_o ;
wire \saidaTeste3[2]~output_o ;
wire \saidaTeste3[3]~output_o ;
wire \saidaTeste3[4]~output_o ;
wire \saidaTeste3[5]~output_o ;
wire \saidaTeste3[6]~output_o ;
wire \saidaTeste3[7]~output_o ;
wire \saidaTeste3[8]~output_o ;
wire \saidaTeste3[9]~output_o ;
wire \saidaTeste3[10]~output_o ;
wire \saidaTeste3[11]~output_o ;
wire \saidaTeste3[12]~output_o ;
wire \saidaTeste3[13]~output_o ;
wire \saidaTeste3[14]~output_o ;
wire \saidaTeste3[15]~output_o ;
wire \saidaTeste3[16]~output_o ;
wire \saidaTeste3[17]~output_o ;
wire \saidaTeste3[18]~output_o ;
wire \saidaTeste3[19]~output_o ;
wire \saidaTeste3[20]~output_o ;
wire \saidaTeste3[21]~output_o ;
wire \saidaTeste3[22]~output_o ;
wire \saidaTeste3[23]~output_o ;
wire \saidaTeste3[24]~output_o ;
wire \saidaTeste3[25]~output_o ;
wire \saidaTeste3[26]~output_o ;
wire \saidaTeste3[27]~output_o ;
wire \saidaTeste3[28]~output_o ;
wire \saidaTeste3[29]~output_o ;
wire \saidaTeste3[30]~output_o ;
wire \saidaTeste3[31]~output_o ;
wire \saidaTeste4[0]~output_o ;
wire \saidaTeste4[1]~output_o ;
wire \saidaTeste4[2]~output_o ;
wire \saidaTeste4[3]~output_o ;
wire \saidaTeste4[4]~output_o ;
wire \saidaTeste4[5]~output_o ;
wire \saidaTeste4[6]~output_o ;
wire \saidaTeste4[7]~output_o ;
wire \saidaTeste4[8]~output_o ;
wire \saidaTeste4[9]~output_o ;
wire \saidaTeste4[10]~output_o ;
wire \saidaTeste4[11]~output_o ;
wire \saidaTeste4[12]~output_o ;
wire \saidaTeste4[13]~output_o ;
wire \saidaTeste4[14]~output_o ;
wire \saidaTeste4[15]~output_o ;
wire \saidaTeste4[16]~output_o ;
wire \saidaTeste4[17]~output_o ;
wire \saidaTeste4[18]~output_o ;
wire \saidaTeste4[19]~output_o ;
wire \saidaTeste4[20]~output_o ;
wire \saidaTeste4[21]~output_o ;
wire \saidaTeste4[22]~output_o ;
wire \saidaTeste4[23]~output_o ;
wire \saidaTeste4[24]~output_o ;
wire \saidaTeste4[25]~output_o ;
wire \saidaTeste4[26]~output_o ;
wire \saidaTeste4[27]~output_o ;
wire \saidaTeste4[28]~output_o ;
wire \saidaTeste4[29]~output_o ;
wire \saidaTeste4[30]~output_o ;
wire \saidaTeste4[31]~output_o ;
wire \saidaTeste5[0]~output_o ;
wire \saidaTeste5[1]~output_o ;
wire \saidaTeste5[2]~output_o ;
wire \saidaTeste5[3]~output_o ;
wire \saidaTeste5[4]~output_o ;
wire \saidaTeste5[5]~output_o ;
wire \saidaTeste5[6]~output_o ;
wire \saidaTeste5[7]~output_o ;
wire \saidaTeste5[8]~output_o ;
wire \saidaTeste5[9]~output_o ;
wire \saidaTeste5[10]~output_o ;
wire \saidaTeste5[11]~output_o ;
wire \saidaTeste5[12]~output_o ;
wire \saidaTeste5[13]~output_o ;
wire \saidaTeste5[14]~output_o ;
wire \saidaTeste5[15]~output_o ;
wire \saidaTeste5[16]~output_o ;
wire \saidaTeste5[17]~output_o ;
wire \saidaTeste5[18]~output_o ;
wire \saidaTeste5[19]~output_o ;
wire \saidaTeste5[20]~output_o ;
wire \saidaTeste5[21]~output_o ;
wire \saidaTeste5[22]~output_o ;
wire \saidaTeste5[23]~output_o ;
wire \saidaTeste5[24]~output_o ;
wire \saidaTeste5[25]~output_o ;
wire \saidaTeste5[26]~output_o ;
wire \saidaTeste5[27]~output_o ;
wire \saidaTeste5[28]~output_o ;
wire \saidaTeste5[29]~output_o ;
wire \saidaTeste5[30]~output_o ;
wire \saidaTeste5[31]~output_o ;
wire \saidaTeste6[0]~output_o ;
wire \saidaTeste6[1]~output_o ;
wire \saidaTeste6[2]~output_o ;
wire \saidaTeste6[3]~output_o ;
wire \saidaTeste6[4]~output_o ;
wire \saidaTeste6[5]~output_o ;
wire \saidaTeste6[6]~output_o ;
wire \saidaTeste6[7]~output_o ;
wire \saidaTeste6[8]~output_o ;
wire \saidaTeste6[9]~output_o ;
wire \saidaTeste6[10]~output_o ;
wire \saidaTeste6[11]~output_o ;
wire \saidaTeste6[12]~output_o ;
wire \saidaTeste6[13]~output_o ;
wire \saidaTeste6[14]~output_o ;
wire \saidaTeste6[15]~output_o ;
wire \saidaTeste6[16]~output_o ;
wire \saidaTeste6[17]~output_o ;
wire \saidaTeste6[18]~output_o ;
wire \saidaTeste6[19]~output_o ;
wire \saidaTeste6[20]~output_o ;
wire \saidaTeste6[21]~output_o ;
wire \saidaTeste6[22]~output_o ;
wire \saidaTeste6[23]~output_o ;
wire \saidaTeste6[24]~output_o ;
wire \saidaTeste6[25]~output_o ;
wire \saidaTeste6[26]~output_o ;
wire \saidaTeste6[27]~output_o ;
wire \saidaTeste6[28]~output_o ;
wire \saidaTeste6[29]~output_o ;
wire \saidaTeste6[30]~output_o ;
wire \saidaTeste6[31]~output_o ;
wire \saidaTeste7[0]~output_o ;
wire \saidaTeste7[1]~output_o ;
wire \saidaTeste7[2]~output_o ;
wire \saidaTeste7[3]~output_o ;
wire \saidaTeste7[4]~output_o ;
wire \saidaTeste7[5]~output_o ;
wire \saidaTeste7[6]~output_o ;
wire \saidaTeste7[7]~output_o ;
wire \saidaTeste7[8]~output_o ;
wire \saidaTeste7[9]~output_o ;
wire \saidaTeste7[10]~output_o ;
wire \saidaTeste7[11]~output_o ;
wire \saidaTeste7[12]~output_o ;
wire \saidaTeste7[13]~output_o ;
wire \saidaTeste7[14]~output_o ;
wire \saidaTeste7[15]~output_o ;
wire \saidaTeste7[16]~output_o ;
wire \saidaTeste7[17]~output_o ;
wire \saidaTeste7[18]~output_o ;
wire \saidaTeste7[19]~output_o ;
wire \saidaTeste7[20]~output_o ;
wire \saidaTeste7[21]~output_o ;
wire \saidaTeste7[22]~output_o ;
wire \saidaTeste7[23]~output_o ;
wire \saidaTeste7[24]~output_o ;
wire \saidaTeste7[25]~output_o ;
wire \saidaTeste7[26]~output_o ;
wire \saidaTeste7[27]~output_o ;
wire \saidaTeste7[28]~output_o ;
wire \saidaTeste7[29]~output_o ;
wire \saidaTeste7[30]~output_o ;
wire \saidaTeste7[31]~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \divisor1|Add0~0_combout ;
wire \divisor1|contador~1_combout ;
wire \divisor1|Add0~1 ;
wire \divisor1|Add0~2_combout ;
wire \divisor1|Add0~3 ;
wire \divisor1|Add0~4_combout ;
wire \divisor1|Add0~5 ;
wire \divisor1|Add0~6_combout ;
wire \divisor1|Add0~7 ;
wire \divisor1|Add0~8_combout ;
wire \divisor1|Add0~9 ;
wire \divisor1|Add0~10_combout ;
wire \divisor1|Add0~11 ;
wire \divisor1|Add0~12_combout ;
wire \divisor1|contador~0_combout ;
wire \divisor1|Add0~13 ;
wire \divisor1|Add0~14_combout ;
wire \divisor1|Add0~15 ;
wire \divisor1|Add0~16_combout ;
wire \divisor1|Add0~17 ;
wire \divisor1|Add0~18_combout ;
wire \divisor1|Add0~19 ;
wire \divisor1|Add0~20_combout ;
wire \divisor1|Add0~21 ;
wire \divisor1|Add0~22_combout ;
wire \divisor1|contador~2_combout ;
wire \divisor1|Add0~23 ;
wire \divisor1|Add0~24_combout ;
wire \divisor1|contador~3_combout ;
wire \divisor1|Add0~25 ;
wire \divisor1|Add0~26_combout ;
wire \divisor1|contador~4_combout ;
wire \divisor1|Add0~27 ;
wire \divisor1|Add0~28_combout ;
wire \divisor1|contador~5_combout ;
wire \divisor1|Add0~29 ;
wire \divisor1|Add0~30_combout ;
wire \divisor1|Add0~31 ;
wire \divisor1|Add0~32_combout ;
wire \divisor1|contador~6_combout ;
wire \divisor1|Add0~33 ;
wire \divisor1|Add0~34_combout ;
wire \divisor1|Add0~35 ;
wire \divisor1|Add0~36_combout ;
wire \divisor1|contador~7_combout ;
wire \divisor1|Add0~37 ;
wire \divisor1|Add0~38_combout ;
wire \divisor1|contador~8_combout ;
wire \divisor1|Add0~39 ;
wire \divisor1|Add0~40_combout ;
wire \divisor1|contador~10_combout ;
wire \divisor1|Add0~41 ;
wire \divisor1|Add0~42_combout ;
wire \divisor1|contador~11_combout ;
wire \divisor1|Add0~43 ;
wire \divisor1|Add0~44_combout ;
wire \divisor1|contador~12_combout ;
wire \divisor1|Add0~45 ;
wire \divisor1|Add0~46_combout ;
wire \divisor1|Add0~47 ;
wire \divisor1|Add0~48_combout ;
wire \divisor1|contador~9_combout ;
wire \divisor1|Equal0~5_combout ;
wire \divisor1|Equal0~6_combout ;
wire \divisor1|Equal0~1_combout ;
wire \divisor1|Equal0~3_combout ;
wire \divisor1|Equal0~0_combout ;
wire \divisor1|Equal0~2_combout ;
wire \divisor1|Equal0~4_combout ;
wire \divisor1|Equal0~7_combout ;
wire \divisor1|tick~0_combout ;
wire \divisor1|tick~feeder_combout ;
wire \divisor1|tick~q ;
wire \divisor1|tick~clkctrl_outclk ;
wire \display4|rascSaida7seg[1]~7_combout ;
wire \FD|MEM_INST|content~13_combout ;
wire \FD|MEM_INST|content~2_combout ;
wire \FD|MEM_INST|content~10_combout ;
wire \FD|MEM_INST|content~14_combout ;
wire \FD|SOMA_PC_IMM|SOMAOUT[3]~0_combout ;
wire \FD|MEM_INST|content~6_combout ;
wire \FD|MEM_INST|content~7_combout ;
wire \FD|MEM_INST|content~3_combout ;
wire \FD|MEM_INST|content~4_combout ;
wire \FD|MEM_INST|content~5_combout ;
wire \FD|UC_ULA|q[0]~2_combout ;
wire \FD|MEM_INST|content~15_combout ;
wire \FD|MEM_INST|content~16_combout ;
wire \FD|UC_ULA|q[1]~0_combout ;
wire \FD|MEM_INST|content~29_combout ;
wire \FD|MEM_INST|content~30_combout ;
wire \FD|MEM_INST|content~31_combout ;
wire \FD|MEM_INST|content~32_combout ;
wire \FD|BANCO_REG|Equal0~0_combout ;
wire \FD|MEM_INST|content~0_combout ;
wire \FD|MEM_INST|content~1_combout ;
wire \UCFD|HAB_ESC_REG~combout ;
wire \FD|MEM_INST|content~23_combout ;
wire \FD|MEM_INST|content~24_combout ;
wire \FD|MUX_RT_RD|q[2]~2_combout ;
wire \FD|MEM_INST|content~25_combout ;
wire \FD|MEM_INST|content~26_combout ;
wire \FD|MEM_INST|content~21_combout ;
wire \FD|MEM_INST|content~22_combout ;
wire \FD|MUX_RT_RD|q[0]~0_combout ;
wire \FD|MEM_INST|content~27_combout ;
wire \FD|MEM_INST|content~28_combout ;
wire \FD|MUX_RT_RD|q[1]~1_combout ;
wire \FD|BANCO_REG|Mux31~0_combout ;
wire \FD|BANCO_REG|Mux31~1_combout ;
wire \~GND~combout ;
wire \FD|UC_ULA|q[2]~1_combout ;
wire \FD|BANCO_REG|Mux63~3_combout ;
wire \FD|BANCO_REG|Mux63~2_combout ;
wire \FD|BANCO_REG|Equal1~0_combout ;
wire \FD|BANCO_REG|saidaB[0]~0_combout ;
wire \UCFD|MUX3~0_combout ;
wire \FD|BANCO_REG|Mux63~4_combout ;
wire \FD|MUX_RT_IMM|q[30]~15_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a29 ;
wire \FD|BANCO_REG|saidaA[3]~30_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a30 ;
wire \FD|BANCO_REG|saidaA[2]~31_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a30 ;
wire \FD|BANCO_REG|saidaB[2]~8_combout ;
wire \FD|MUX_RT_IMM|q[2]~46_combout ;
wire \FD|ULA|SOMA|CarryOut[2]~2_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a29 ;
wire \FD|BANCO_REG|saidaB[3]~7_combout ;
wire \FD|MUX_RT_IMM|q[3]~45_combout ;
wire \FD|ULA|MUX|Mux28~0_combout ;
wire \FD|ULA|MUX|Mux28~1_combout ;
wire \FD|RAM|ram_block~1865feeder_combout ;
wire \FD|RAM|ram_block~3433_combout ;
wire \FD|DECODER|LessThan0~8_combout ;
wire \FD|DECODER|LessThan0~9_combout ;
wire \FD|DECODER|LessThan0~10_combout ;
wire \FD|comb~3_combout ;
wire \FD|RAM|ram_block~3499_combout ;
wire \FD|RAM|ram_block~1865_q ;
wire \FD|RAM|ram_block~3455_combout ;
wire \FD|RAM|ram_block~3502_combout ;
wire \FD|RAM|ram_block~1993_q ;
wire \FD|RAM|ram_block~1737feeder_combout ;
wire \FD|RAM|ram_block~3439_combout ;
wire \FD|RAM|ram_block~3500_combout ;
wire \FD|RAM|ram_block~1737_q ;
wire \FD|RAM|ram_block~3449_combout ;
wire \FD|RAM|ram_block~3501_combout ;
wire \FD|RAM|ram_block~1609_q ;
wire \FD|RAM|ram_block~2204_combout ;
wire \FD|RAM|ram_block~2205_combout ;
wire \FD|RAM|ram_block~3451_combout ;
wire \FD|RAM|ram_block~3505_combout ;
wire \FD|RAM|ram_block~1577_q ;
wire \FD|RAM|ram_block~1833feeder_combout ;
wire \FD|RAM|ram_block~3435_combout ;
wire \FD|RAM|ram_block~3504_combout ;
wire \FD|RAM|ram_block~1833_q ;
wire \FD|RAM|ram_block~2206_combout ;
wire \FD|RAM|ram_block~1705feeder_combout ;
wire \FD|RAM|ram_block~3443_combout ;
wire \FD|RAM|ram_block~3503_combout ;
wire \FD|RAM|ram_block~1705_q ;
wire \FD|RAM|ram_block~3459_combout ;
wire \FD|RAM|ram_block~3506_combout ;
wire \FD|RAM|ram_block~1961_q ;
wire \FD|RAM|ram_block~2207_combout ;
wire \FD|RAM|ram_block~2208_combout ;
wire \FD|RAM|ram_block~1929feeder_combout ;
wire \FD|RAM|ram_block~3437_combout ;
wire \FD|RAM|ram_block~3507_combout ;
wire \FD|RAM|ram_block~1929_q ;
wire \FD|RAM|ram_block~1801feeder_combout ;
wire \FD|RAM|ram_block~3445_combout ;
wire \FD|RAM|ram_block~3508_combout ;
wire \FD|RAM|ram_block~1801_q ;
wire \FD|RAM|ram_block~3453_combout ;
wire \FD|RAM|ram_block~3509_combout ;
wire \FD|RAM|ram_block~1673_q ;
wire \FD|RAM|ram_block~2209_combout ;
wire \FD|RAM|ram_block~3461_combout ;
wire \FD|RAM|ram_block~3510_combout ;
wire \FD|RAM|ram_block~2057_q ;
wire \FD|RAM|ram_block~2210_combout ;
wire \FD|RAM|ram_block~2025feeder_combout ;
wire \FD|RAM|ram_block~3457_combout ;
wire \FD|RAM|ram_block~3498_combout ;
wire \FD|RAM|ram_block~2025_q ;
wire \FD|RAM|ram_block~3441_combout ;
wire \FD|RAM|ram_block~3495_combout ;
wire \FD|RAM|ram_block~1769_q ;
wire \FD|RAM|ram_block~1897feeder_combout ;
wire \FD|RAM|ram_block~3431_combout ;
wire \FD|RAM|ram_block~3496_combout ;
wire \FD|RAM|ram_block~1897_q ;
wire \FD|RAM|ram_block~3447_combout ;
wire \FD|RAM|ram_block~3497_combout ;
wire \FD|RAM|ram_block~1641_q ;
wire \FD|RAM|ram_block~2202_combout ;
wire \FD|RAM|ram_block~2203_combout ;
wire \FD|RAM|ram_block~2211_combout ;
wire \FD|RAM|ram_block~1545feeder_combout ;
wire \FD|RAM|ram_block~3462_combout ;
wire \FD|RAM|ram_block~1545_q ;
wire \FD|RAM|ram_block~3456_combout ;
wire \FD|RAM|ram_block~1481_q ;
wire \FD|RAM|ram_block~1513feeder_combout ;
wire \FD|RAM|ram_block~3458_combout ;
wire \FD|RAM|ram_block~1513_q ;
wire \FD|RAM|ram_block~3460_combout ;
wire \FD|RAM|ram_block~1449_q ;
wire \FD|RAM|ram_block~2178_combout ;
wire \FD|RAM|ram_block~2179_combout ;
wire \FD|RAM|ram_block~1417feeder_combout ;
wire \FD|RAM|ram_block~3438_combout ;
wire \FD|RAM|ram_block~1417_q ;
wire \FD|RAM|ram_block~3432_combout ;
wire \FD|RAM|ram_block~1385_q ;
wire \FD|RAM|ram_block~1353feeder_combout ;
wire \FD|RAM|ram_block~3434_combout ;
wire \FD|RAM|ram_block~1353_q ;
wire \FD|RAM|ram_block~3436_combout ;
wire \FD|RAM|ram_block~1321_q ;
wire \FD|RAM|ram_block~2171_combout ;
wire \FD|RAM|ram_block~2172_combout ;
wire \FD|RAM|ram_block~1225feeder_combout ;
wire \FD|RAM|ram_block~3440_combout ;
wire \FD|RAM|ram_block~1225_q ;
wire \FD|RAM|ram_block~3446_combout ;
wire \FD|RAM|ram_block~1289_q ;
wire \FD|RAM|ram_block~1257feeder_combout ;
wire \FD|RAM|ram_block~3442_combout ;
wire \FD|RAM|ram_block~1257_q ;
wire \FD|RAM|ram_block~3444_combout ;
wire \FD|RAM|ram_block~1193_q ;
wire \FD|RAM|ram_block~2173_combout ;
wire \FD|RAM|ram_block~2174_combout ;
wire \FD|RAM|ram_block~1129feeder_combout ;
wire \FD|RAM|ram_block~3448_combout ;
wire \FD|RAM|ram_block~1129_q ;
wire \FD|RAM|ram_block~3454_combout ;
wire \FD|RAM|ram_block~1161_q ;
wire \FD|RAM|ram_block~1097feeder_combout ;
wire \FD|RAM|ram_block~3450_combout ;
wire \FD|RAM|ram_block~1097_q ;
wire \FD|RAM|ram_block~3452_combout ;
wire \FD|RAM|ram_block~1065_q ;
wire \FD|RAM|ram_block~2175_combout ;
wire \FD|RAM|ram_block~2176_combout ;
wire \FD|RAM|ram_block~2177_combout ;
wire \FD|RAM|ram_block~2180_combout ;
wire \FD|RAM|ram_block~3475_combout ;
wire \FD|RAM|ram_block~777_q ;
wire \FD|RAM|ram_block~3478_combout ;
wire \FD|RAM|ram_block~1033_q ;
wire \FD|RAM|ram_block~905feeder_combout ;
wire \FD|RAM|ram_block~3476_combout ;
wire \FD|RAM|ram_block~905_q ;
wire \FD|RAM|ram_block~3477_combout ;
wire \FD|RAM|ram_block~649_q ;
wire \FD|RAM|ram_block~2188_combout ;
wire \FD|RAM|ram_block~2189_combout ;
wire \FD|RAM|ram_block~841feeder_combout ;
wire \FD|RAM|ram_block~3464_combout ;
wire \FD|RAM|ram_block~841_q ;
wire \FD|RAM|ram_block~3465_combout ;
wire \FD|RAM|ram_block~585_q ;
wire \FD|RAM|ram_block~2181_combout ;
wire \FD|RAM|ram_block~3466_combout ;
wire \FD|RAM|ram_block~969_q ;
wire \FD|RAM|ram_block~713feeder_combout ;
wire \FD|RAM|ram_block~3463_combout ;
wire \FD|RAM|ram_block~713_q ;
wire \FD|RAM|ram_block~2182_combout ;
wire \FD|RAM|ram_block~809feeder_combout ;
wire \FD|RAM|ram_block~3471_combout ;
wire \FD|RAM|ram_block~809_q ;
wire \FD|RAM|ram_block~3474_combout ;
wire \FD|RAM|ram_block~937_q ;
wire \FD|RAM|ram_block~681feeder_combout ;
wire \FD|RAM|ram_block~3472_combout ;
wire \FD|RAM|ram_block~681_q ;
wire \FD|RAM|ram_block~3473_combout ;
wire \FD|RAM|ram_block~553_q ;
wire \FD|RAM|ram_block~2185_combout ;
wire \FD|RAM|ram_block~2186_combout ;
wire \FD|RAM|ram_block~745feeder_combout ;
wire \FD|RAM|ram_block~3468_combout ;
wire \FD|RAM|ram_block~745_q ;
wire \FD|RAM|ram_block~3469_combout ;
wire \FD|RAM|ram_block~617_q ;
wire \FD|RAM|ram_block~2183_combout ;
wire \FD|RAM|ram_block~3470_combout ;
wire \FD|RAM|ram_block~1001_q ;
wire \FD|RAM|ram_block~873feeder_combout ;
wire \FD|RAM|ram_block~3467_combout ;
wire \FD|RAM|ram_block~873_q ;
wire \FD|RAM|ram_block~2184_combout ;
wire \FD|RAM|ram_block~2187_combout ;
wire \FD|RAM|ram_block~2190_combout ;
wire \FD|RAM|ram_block~3517_combout ;
wire \FD|RAM|ram_block~3479_combout ;
wire \FD|RAM|ram_block~233_q ;
wire \FD|RAM|ram_block~3482_combout ;
wire \FD|RAM|ram_block~265_q ;
wire \FD|RAM|ram_block~3518_combout ;
wire \FD|RAM|ram_block~3480_combout ;
wire \FD|RAM|ram_block~201_q ;
wire \FD|RAM|ram_block~3519_combout ;
wire \FD|RAM|ram_block~3481_combout ;
wire \FD|RAM|ram_block~169_q ;
wire \FD|RAM|ram_block~2191_combout ;
wire \FD|RAM|ram_block~2192_combout ;
wire \FD|RAM|ram_block~329feeder_combout ;
wire \FD|RAM|ram_block~3483_combout ;
wire \FD|RAM|ram_block~329_q ;
wire \FD|RAM|ram_block~3486_combout ;
wire \FD|RAM|ram_block~393_q ;
wire \FD|RAM|ram_block~361feeder_combout ;
wire \FD|RAM|ram_block~3484_combout ;
wire \FD|RAM|ram_block~361_q ;
wire \FD|RAM|ram_block~3485_combout ;
wire \FD|RAM|ram_block~297_q ;
wire \FD|RAM|ram_block~2193_combout ;
wire \FD|RAM|ram_block~2194_combout ;
wire \FD|RAM|ram_block~73feeder_combout ;
wire \FD|RAM|ram_block~3487_combout ;
wire \FD|RAM|ram_block~73_q ;
wire \FD|RAM|ram_block~3490_combout ;
wire \FD|RAM|ram_block~137_q ;
wire \FD|RAM|ram_block~105feeder_combout ;
wire \FD|RAM|ram_block~3488_combout ;
wire \FD|RAM|ram_block~105_q ;
wire \FD|RAM|ram_block~3489_combout ;
wire \FD|RAM|ram_block~41_q ;
wire \FD|RAM|ram_block~2195_combout ;
wire \FD|RAM|ram_block~2196_combout ;
wire \FD|RAM|ram_block~2197_combout ;
wire \FD|RAM|ram_block~489feeder_combout ;
wire \FD|RAM|ram_block~3491_combout ;
wire \FD|RAM|ram_block~489_q ;
wire \FD|RAM|ram_block~3494_combout ;
wire \FD|RAM|ram_block~521_q ;
wire \FD|RAM|ram_block~457feeder_combout ;
wire \FD|RAM|ram_block~3492_combout ;
wire \FD|RAM|ram_block~457_q ;
wire \FD|RAM|ram_block~3493_combout ;
wire \FD|RAM|ram_block~425_q ;
wire \FD|RAM|ram_block~2198_combout ;
wire \FD|RAM|ram_block~2199_combout ;
wire \FD|RAM|ram_block~2200_combout ;
wire \FD|RAM|ram_block~2201_combout ;
wire \FD|RAM|ram_block~2212_combout ;
wire \FD|MUX_ULA_MEM|q[2]~0_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a28 ;
wire \FD|BANCO_REG|saidaA[4]~29_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a28 ;
wire \FD|MUX_RT_IMM|q[4]~38_combout ;
wire \FD|ULA|SOMA|CarryOut[3]~3_combout ;
wire \FD|ULA|MUX|Mux27~0_combout ;
wire \FD|ULA|MUX|Mux27~1_combout ;
wire \FD|BANCO_REG|saidaB[4]~13_combout ;
wire \FD|RAM|ram_block~1803feeder_combout ;
wire \FD|RAM|ram_block~1803_q ;
wire \FD|RAM|ram_block~1675_q ;
wire \FD|RAM|ram_block~2293_combout ;
wire \FD|RAM|ram_block~2059feeder_combout ;
wire \FD|RAM|ram_block~2059_q ;
wire \FD|RAM|ram_block~1931_q ;
wire \FD|RAM|ram_block~2294_combout ;
wire \FD|RAM|ram_block~1899feeder_combout ;
wire \FD|RAM|ram_block~1899_q ;
wire \FD|RAM|ram_block~1643_q ;
wire \FD|RAM|ram_block~2286_combout ;
wire \FD|RAM|ram_block~1771_q ;
wire \FD|RAM|ram_block~2027feeder_combout ;
wire \FD|RAM|ram_block~2027_q ;
wire \FD|RAM|ram_block~2287_combout ;
wire \FD|RAM|ram_block~1707feeder_combout ;
wire \FD|RAM|ram_block~1707_q ;
wire \FD|RAM|ram_block~1963_q ;
wire \FD|RAM|ram_block~1835feeder_combout ;
wire \FD|RAM|ram_block~1835_q ;
wire \FD|RAM|ram_block~1579_q ;
wire \FD|RAM|ram_block~2290_combout ;
wire \FD|RAM|ram_block~2291_combout ;
wire \FD|RAM|ram_block~1867feeder_combout ;
wire \FD|RAM|ram_block~1867_q ;
wire \FD|RAM|ram_block~1995_q ;
wire \FD|RAM|ram_block~1739feeder_combout ;
wire \FD|RAM|ram_block~1739_q ;
wire \FD|RAM|ram_block~1611_q ;
wire \FD|RAM|ram_block~2288_combout ;
wire \FD|RAM|ram_block~2289_combout ;
wire \FD|RAM|ram_block~2292_combout ;
wire \FD|RAM|ram_block~2295_combout ;
wire \FD|RAM|ram_block~715feeder_combout ;
wire \FD|RAM|ram_block~715_q ;
wire \FD|RAM|ram_block~971_q ;
wire \FD|RAM|ram_block~843feeder_combout ;
wire \FD|RAM|ram_block~843_q ;
wire \FD|RAM|ram_block~587_q ;
wire \FD|RAM|ram_block~2265_combout ;
wire \FD|RAM|ram_block~2266_combout ;
wire \FD|RAM|ram_block~779feeder_combout ;
wire \FD|RAM|ram_block~779_q ;
wire \FD|RAM|ram_block~1035_q ;
wire \FD|RAM|ram_block~907feeder_combout ;
wire \FD|RAM|ram_block~907_q ;
wire \FD|RAM|ram_block~651_q ;
wire \FD|RAM|ram_block~2272_combout ;
wire \FD|RAM|ram_block~2273_combout ;
wire \FD|RAM|ram_block~811feeder_combout ;
wire \FD|RAM|ram_block~811_q ;
wire \FD|RAM|ram_block~939_q ;
wire \FD|RAM|ram_block~555_q ;
wire \FD|RAM|ram_block~683feeder_combout ;
wire \FD|RAM|ram_block~683_q ;
wire \FD|RAM|ram_block~2269_combout ;
wire \FD|RAM|ram_block~2270_combout ;
wire \FD|RAM|ram_block~875feeder_combout ;
wire \FD|RAM|ram_block~875_q ;
wire \FD|RAM|ram_block~1003_q ;
wire \FD|RAM|ram_block~747feeder_combout ;
wire \FD|RAM|ram_block~747_q ;
wire \FD|RAM|ram_block~619_q ;
wire \FD|RAM|ram_block~2267_combout ;
wire \FD|RAM|ram_block~2268_combout ;
wire \FD|RAM|ram_block~2271_combout ;
wire \FD|RAM|ram_block~2274_combout ;
wire \FD|RAM|ram_block~235feeder_combout ;
wire \FD|RAM|ram_block~235_q ;
wire \FD|RAM|ram_block~267_q ;
wire \FD|RAM|ram_block~203feeder_combout ;
wire \FD|RAM|ram_block~203_q ;
wire \FD|RAM|ram_block~171_q ;
wire \FD|RAM|ram_block~2275_combout ;
wire \FD|RAM|ram_block~2276_combout ;
wire \FD|RAM|ram_block~491feeder_combout ;
wire \FD|RAM|ram_block~491_q ;
wire \FD|RAM|ram_block~523_q ;
wire \FD|RAM|ram_block~459feeder_combout ;
wire \FD|RAM|ram_block~459_q ;
wire \FD|RAM|ram_block~427_q ;
wire \FD|RAM|ram_block~2282_combout ;
wire \FD|RAM|ram_block~2283_combout ;
wire \FD|RAM|ram_block~331feeder_combout ;
wire \FD|RAM|ram_block~331_q ;
wire \FD|RAM|ram_block~395_q ;
wire \FD|RAM|ram_block~299feeder_combout ;
wire \FD|RAM|ram_block~299_q ;
wire \FD|RAM|ram_block~363feeder_combout ;
wire \FD|RAM|ram_block~363_q ;
wire \FD|RAM|ram_block~2277_combout ;
wire \FD|RAM|ram_block~2278_combout ;
wire \FD|RAM|ram_block~75feeder_combout ;
wire \FD|RAM|ram_block~75_q ;
wire \FD|RAM|ram_block~139_q ;
wire \FD|RAM|ram_block~107feeder_combout ;
wire \FD|RAM|ram_block~107_q ;
wire \FD|RAM|ram_block~43_q ;
wire \FD|RAM|ram_block~2279_combout ;
wire \FD|RAM|ram_block~2280_combout ;
wire \FD|RAM|ram_block~2281_combout ;
wire \FD|RAM|ram_block~2284_combout ;
wire \FD|RAM|ram_block~2285_combout ;
wire \FD|RAM|ram_block~1547feeder_combout ;
wire \FD|RAM|ram_block~1547_q ;
wire \FD|RAM|ram_block~1483_q ;
wire \FD|RAM|ram_block~1515feeder_combout ;
wire \FD|RAM|ram_block~1515_q ;
wire \FD|RAM|ram_block~1451_q ;
wire \FD|RAM|ram_block~2262_combout ;
wire \FD|RAM|ram_block~2263_combout ;
wire \FD|RAM|ram_block~1419feeder_combout ;
wire \FD|RAM|ram_block~1419_q ;
wire \FD|RAM|ram_block~1387_q ;
wire \FD|RAM|ram_block~1355feeder_combout ;
wire \FD|RAM|ram_block~1355_q ;
wire \FD|RAM|ram_block~1323_q ;
wire \FD|RAM|ram_block~2255_combout ;
wire \FD|RAM|ram_block~2256_combout ;
wire \FD|RAM|ram_block~1131feeder_combout ;
wire \FD|RAM|ram_block~1131_q ;
wire \FD|RAM|ram_block~1163_q ;
wire \FD|RAM|ram_block~1099feeder_combout ;
wire \FD|RAM|ram_block~1099_q ;
wire \FD|RAM|ram_block~1067_q ;
wire \FD|RAM|ram_block~2259_combout ;
wire \FD|RAM|ram_block~2260_combout ;
wire \FD|RAM|ram_block~1227feeder_combout ;
wire \FD|RAM|ram_block~1227_q ;
wire \FD|RAM|ram_block~1291_q ;
wire \FD|RAM|ram_block~1259feeder_combout ;
wire \FD|RAM|ram_block~1259_q ;
wire \FD|RAM|ram_block~1195_q ;
wire \FD|RAM|ram_block~2257_combout ;
wire \FD|RAM|ram_block~2258_combout ;
wire \FD|RAM|ram_block~2261_combout ;
wire \FD|RAM|ram_block~2264_combout ;
wire \FD|RAM|ram_block~2296_combout ;
wire \FD|MUX_ULA_MEM|q[4]~31_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a27 ;
wire \FD|BANCO_REG|saidaA[5]~28_combout ;
wire \FD|MEM_INST|content~19_combout ;
wire \FD|MEM_INST|content~20_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a27 ;
wire \FD|BANCO_REG|saidaB[5]~6_combout ;
wire \FD|MUX_RT_IMM|q[5]~44_combout ;
wire \FD|ULA|SOMA|CarryOut[4]~4_combout ;
wire \FD|ULA|MUX|Mux26~0_combout ;
wire \FD|ULA|MUX|Mux26~1_combout ;
wire \FD|RAM|ram_block~2028feeder_combout ;
wire \FD|RAM|ram_block~2028_q ;
wire \FD|RAM|ram_block~1772_q ;
wire \FD|RAM|ram_block~1900feeder_combout ;
wire \FD|RAM|ram_block~1900_q ;
wire \FD|RAM|ram_block~1644_q ;
wire \FD|RAM|ram_block~2328_combout ;
wire \FD|RAM|ram_block~2329_combout ;
wire \FD|RAM|ram_block~1804feeder_combout ;
wire \FD|RAM|ram_block~1804_q ;
wire \FD|RAM|ram_block~1676_q ;
wire \FD|RAM|ram_block~2335_combout ;
wire \FD|RAM|ram_block~2060_q ;
wire \FD|RAM|ram_block~1932feeder_combout ;
wire \FD|RAM|ram_block~1932_q ;
wire \FD|RAM|ram_block~2336_combout ;
wire \FD|RAM|ram_block~1836feeder_combout ;
wire \FD|RAM|ram_block~1836_q ;
wire \FD|RAM|ram_block~1580_q ;
wire \FD|RAM|ram_block~2332_combout ;
wire \FD|RAM|ram_block~1708feeder_combout ;
wire \FD|RAM|ram_block~1708_q ;
wire \FD|RAM|ram_block~1964_q ;
wire \FD|RAM|ram_block~2333_combout ;
wire \FD|RAM|ram_block~1868feeder_combout ;
wire \FD|RAM|ram_block~1868_q ;
wire \FD|RAM|ram_block~1996_q ;
wire \FD|RAM|ram_block~1740feeder_combout ;
wire \FD|RAM|ram_block~1740_q ;
wire \FD|RAM|ram_block~1612_q ;
wire \FD|RAM|ram_block~2330_combout ;
wire \FD|RAM|ram_block~2331_combout ;
wire \FD|RAM|ram_block~2334_combout ;
wire \FD|RAM|ram_block~2337_combout ;
wire \FD|RAM|ram_block~972feeder_combout ;
wire \FD|RAM|ram_block~972_q ;
wire \FD|RAM|ram_block~716_q ;
wire \FD|RAM|ram_block~844feeder_combout ;
wire \FD|RAM|ram_block~844_q ;
wire \FD|RAM|ram_block~588_q ;
wire \FD|RAM|ram_block~2297_combout ;
wire \FD|RAM|ram_block~2298_combout ;
wire \FD|RAM|ram_block~1036feeder_combout ;
wire \FD|RAM|ram_block~1036_q ;
wire \FD|RAM|ram_block~780_q ;
wire \FD|RAM|ram_block~908feeder_combout ;
wire \FD|RAM|ram_block~908_q ;
wire \FD|RAM|ram_block~652_q ;
wire \FD|RAM|ram_block~2304_combout ;
wire \FD|RAM|ram_block~2305_combout ;
wire \FD|RAM|ram_block~812feeder_combout ;
wire \FD|RAM|ram_block~812_q ;
wire \FD|RAM|ram_block~684feeder_combout ;
wire \FD|RAM|ram_block~684_q ;
wire \FD|RAM|ram_block~556_q ;
wire \FD|RAM|ram_block~2301_combout ;
wire \FD|RAM|ram_block~940_q ;
wire \FD|RAM|ram_block~2302_combout ;
wire \FD|RAM|ram_block~876feeder_combout ;
wire \FD|RAM|ram_block~876_q ;
wire \FD|RAM|ram_block~1004_q ;
wire \FD|RAM|ram_block~748feeder_combout ;
wire \FD|RAM|ram_block~748_q ;
wire \FD|RAM|ram_block~620_q ;
wire \FD|RAM|ram_block~2299_combout ;
wire \FD|RAM|ram_block~2300_combout ;
wire \FD|RAM|ram_block~2303_combout ;
wire \FD|RAM|ram_block~2306_combout ;
wire \FD|RAM|ram_block~492feeder_combout ;
wire \FD|RAM|ram_block~492_q ;
wire \FD|RAM|ram_block~524_q ;
wire \FD|RAM|ram_block~460feeder_combout ;
wire \FD|RAM|ram_block~460_q ;
wire \FD|RAM|ram_block~428_q ;
wire \FD|RAM|ram_block~2324_combout ;
wire \FD|RAM|ram_block~2325_combout ;
wire \FD|RAM|ram_block~332feeder_combout ;
wire \FD|RAM|ram_block~332_q ;
wire \FD|RAM|ram_block~396_q ;
wire \FD|RAM|ram_block~364feeder_combout ;
wire \FD|RAM|ram_block~364_q ;
wire \FD|RAM|ram_block~300_q ;
wire \FD|RAM|ram_block~2319_combout ;
wire \FD|RAM|ram_block~2320_combout ;
wire \FD|RAM|ram_block~76feeder_combout ;
wire \FD|RAM|ram_block~76_q ;
wire \FD|RAM|ram_block~140_q ;
wire \FD|RAM|ram_block~108feeder_combout ;
wire \FD|RAM|ram_block~108_q ;
wire \FD|RAM|ram_block~44_q ;
wire \FD|RAM|ram_block~2321_combout ;
wire \FD|RAM|ram_block~2322_combout ;
wire \FD|RAM|ram_block~2323_combout ;
wire \FD|RAM|ram_block~236feeder_combout ;
wire \FD|RAM|ram_block~236_q ;
wire \FD|RAM|ram_block~268_q ;
wire \FD|RAM|ram_block~204feeder_combout ;
wire \FD|RAM|ram_block~204_q ;
wire \FD|RAM|ram_block~172_q ;
wire \FD|RAM|ram_block~2317_combout ;
wire \FD|RAM|ram_block~2318_combout ;
wire \FD|RAM|ram_block~2326_combout ;
wire \FD|RAM|ram_block~1484feeder_combout ;
wire \FD|RAM|ram_block~1484_q ;
wire \FD|RAM|ram_block~1548_q ;
wire \FD|RAM|ram_block~1516feeder_combout ;
wire \FD|RAM|ram_block~1516_q ;
wire \FD|RAM|ram_block~1452_q ;
wire \FD|RAM|ram_block~2314_combout ;
wire \FD|RAM|ram_block~2315_combout ;
wire \FD|RAM|ram_block~1388feeder_combout ;
wire \FD|RAM|ram_block~1388_q ;
wire \FD|RAM|ram_block~1420feeder_combout ;
wire \FD|RAM|ram_block~1420_q ;
wire \FD|RAM|ram_block~1356feeder_combout ;
wire \FD|RAM|ram_block~1356_q ;
wire \FD|RAM|ram_block~1324_q ;
wire \FD|RAM|ram_block~2307_combout ;
wire \FD|RAM|ram_block~2308_combout ;
wire \FD|RAM|ram_block~1228feeder_combout ;
wire \FD|RAM|ram_block~1228_q ;
wire \FD|RAM|ram_block~1292_q ;
wire \FD|RAM|ram_block~1260feeder_combout ;
wire \FD|RAM|ram_block~1260_q ;
wire \FD|RAM|ram_block~1196_q ;
wire \FD|RAM|ram_block~2309_combout ;
wire \FD|RAM|ram_block~2310_combout ;
wire \FD|RAM|ram_block~1132feeder_combout ;
wire \FD|RAM|ram_block~1132_q ;
wire \FD|RAM|ram_block~1164_q ;
wire \FD|RAM|ram_block~1100feeder_combout ;
wire \FD|RAM|ram_block~1100_q ;
wire \FD|RAM|ram_block~1068_q ;
wire \FD|RAM|ram_block~2311_combout ;
wire \FD|RAM|ram_block~2312_combout ;
wire \FD|RAM|ram_block~2313_combout ;
wire \FD|RAM|ram_block~2316_combout ;
wire \FD|RAM|ram_block~2327_combout ;
wire \FD|RAM|ram_block~2338_combout ;
wire \FD|MUX_ULA_MEM|q[5]~30_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a26 ;
wire \FD|BANCO_REG|saidaA[6]~27_combout ;
wire \FD|ULA|SOMA|CarryOut[5]~5_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a26 ;
wire \FD|MUX_RT_IMM|q[6]~37_combout ;
wire \FD|ULA|MUX|Mux25~0_combout ;
wire \FD|ULA|MUX|Mux25~1_combout ;
wire \FD|BANCO_REG|saidaB[6]~14_combout ;
wire \FD|RAM|ram_block~2029feeder_combout ;
wire \FD|RAM|ram_block~2029_q ;
wire \FD|RAM|ram_block~1773_q ;
wire \FD|RAM|ram_block~1901feeder_combout ;
wire \FD|RAM|ram_block~1901_q ;
wire \FD|RAM|ram_block~1645_q ;
wire \FD|RAM|ram_block~2370_combout ;
wire \FD|RAM|ram_block~2371_combout ;
wire \FD|RAM|ram_block~1709feeder_combout ;
wire \FD|RAM|ram_block~1709_q ;
wire \FD|RAM|ram_block~1965_q ;
wire \FD|RAM|ram_block~1837feeder_combout ;
wire \FD|RAM|ram_block~1837_q ;
wire \FD|RAM|ram_block~1581_q ;
wire \FD|RAM|ram_block~2374_combout ;
wire \FD|RAM|ram_block~2375_combout ;
wire \FD|RAM|ram_block~1869feeder_combout ;
wire \FD|RAM|ram_block~1869_q ;
wire \FD|RAM|ram_block~1997_q ;
wire \FD|RAM|ram_block~1741feeder_combout ;
wire \FD|RAM|ram_block~1741_q ;
wire \FD|RAM|ram_block~1613_q ;
wire \FD|RAM|ram_block~2372_combout ;
wire \FD|RAM|ram_block~2373_combout ;
wire \FD|RAM|ram_block~2376_combout ;
wire \FD|RAM|ram_block~1805feeder_combout ;
wire \FD|RAM|ram_block~1805_q ;
wire \FD|RAM|ram_block~1677_q ;
wire \FD|RAM|ram_block~2377_combout ;
wire \FD|RAM|ram_block~2061feeder_combout ;
wire \FD|RAM|ram_block~2061_q ;
wire \FD|RAM|ram_block~1933_q ;
wire \FD|RAM|ram_block~2378_combout ;
wire \FD|RAM|ram_block~2379_combout ;
wire \FD|RAM|ram_block~1549feeder_combout ;
wire \FD|RAM|ram_block~1549_q ;
wire \FD|RAM|ram_block~1485_q ;
wire \FD|RAM|ram_block~1517feeder_combout ;
wire \FD|RAM|ram_block~1517_q ;
wire \FD|RAM|ram_block~1453_q ;
wire \FD|RAM|ram_block~2346_combout ;
wire \FD|RAM|ram_block~2347_combout ;
wire \FD|RAM|ram_block~1421feeder_combout ;
wire \FD|RAM|ram_block~1421_q ;
wire \FD|RAM|ram_block~1389_q ;
wire \FD|RAM|ram_block~1357feeder_combout ;
wire \FD|RAM|ram_block~1357_q ;
wire \FD|RAM|ram_block~1325_q ;
wire \FD|RAM|ram_block~2339_combout ;
wire \FD|RAM|ram_block~2340_combout ;
wire \FD|RAM|ram_block~1133feeder_combout ;
wire \FD|RAM|ram_block~1133_q ;
wire \FD|RAM|ram_block~1101feeder_combout ;
wire \FD|RAM|ram_block~1101_q ;
wire \FD|RAM|ram_block~1069_q ;
wire \FD|RAM|ram_block~2343_combout ;
wire \FD|RAM|ram_block~1165_q ;
wire \FD|RAM|ram_block~2344_combout ;
wire \FD|RAM|ram_block~1229feeder_combout ;
wire \FD|RAM|ram_block~1229_q ;
wire \FD|RAM|ram_block~1293_q ;
wire \FD|RAM|ram_block~1261feeder_combout ;
wire \FD|RAM|ram_block~1261_q ;
wire \FD|RAM|ram_block~1197_q ;
wire \FD|RAM|ram_block~2341_combout ;
wire \FD|RAM|ram_block~2342_combout ;
wire \FD|RAM|ram_block~2345_combout ;
wire \FD|RAM|ram_block~2348_combout ;
wire \FD|RAM|ram_block~813feeder_combout ;
wire \FD|RAM|ram_block~813_q ;
wire \FD|RAM|ram_block~941_q ;
wire \FD|RAM|ram_block~557_q ;
wire \FD|RAM|ram_block~685feeder_combout ;
wire \FD|RAM|ram_block~685_q ;
wire \FD|RAM|ram_block~2353_combout ;
wire \FD|RAM|ram_block~2354_combout ;
wire \FD|RAM|ram_block~877feeder_combout ;
wire \FD|RAM|ram_block~877_q ;
wire \FD|RAM|ram_block~749feeder_combout ;
wire \FD|RAM|ram_block~749_q ;
wire \FD|RAM|ram_block~621_q ;
wire \FD|RAM|ram_block~2351_combout ;
wire \FD|RAM|ram_block~1005_q ;
wire \FD|RAM|ram_block~2352_combout ;
wire \FD|RAM|ram_block~2355_combout ;
wire \FD|RAM|ram_block~781feeder_combout ;
wire \FD|RAM|ram_block~781_q ;
wire \FD|RAM|ram_block~1037_q ;
wire \FD|RAM|ram_block~909feeder_combout ;
wire \FD|RAM|ram_block~909_q ;
wire \FD|RAM|ram_block~653_q ;
wire \FD|RAM|ram_block~2356_combout ;
wire \FD|RAM|ram_block~2357_combout ;
wire \FD|RAM|ram_block~845feeder_combout ;
wire \FD|RAM|ram_block~845_q ;
wire \FD|RAM|ram_block~589_q ;
wire \FD|RAM|ram_block~2349_combout ;
wire \FD|RAM|ram_block~717feeder_combout ;
wire \FD|RAM|ram_block~717_q ;
wire \FD|RAM|ram_block~973_q ;
wire \FD|RAM|ram_block~2350_combout ;
wire \FD|RAM|ram_block~2358_combout ;
wire \FD|RAM|ram_block~493feeder_combout ;
wire \FD|RAM|ram_block~493_q ;
wire \FD|RAM|ram_block~525_q ;
wire \FD|RAM|ram_block~461feeder_combout ;
wire \FD|RAM|ram_block~461_q ;
wire \FD|RAM|ram_block~429_q ;
wire \FD|RAM|ram_block~2366_combout ;
wire \FD|RAM|ram_block~2367_combout ;
wire \FD|RAM|ram_block~237feeder_combout ;
wire \FD|RAM|ram_block~237_q ;
wire \FD|RAM|ram_block~269_q ;
wire \FD|RAM|ram_block~205feeder_combout ;
wire \FD|RAM|ram_block~205_q ;
wire \FD|RAM|ram_block~173_q ;
wire \FD|RAM|ram_block~2359_combout ;
wire \FD|RAM|ram_block~2360_combout ;
wire \FD|RAM|ram_block~333feeder_combout ;
wire \FD|RAM|ram_block~333_q ;
wire \FD|RAM|ram_block~397_q ;
wire \FD|RAM|ram_block~365feeder_combout ;
wire \FD|RAM|ram_block~365_q ;
wire \FD|RAM|ram_block~301_q ;
wire \FD|RAM|ram_block~2361_combout ;
wire \FD|RAM|ram_block~2362_combout ;
wire \FD|RAM|ram_block~77feeder_combout ;
wire \FD|RAM|ram_block~77_q ;
wire \FD|RAM|ram_block~141_q ;
wire \FD|RAM|ram_block~109feeder_combout ;
wire \FD|RAM|ram_block~109_q ;
wire \FD|RAM|ram_block~45_q ;
wire \FD|RAM|ram_block~2363_combout ;
wire \FD|RAM|ram_block~2364_combout ;
wire \FD|RAM|ram_block~2365_combout ;
wire \FD|RAM|ram_block~2368_combout ;
wire \FD|RAM|ram_block~2369_combout ;
wire \FD|RAM|ram_block~2380_combout ;
wire \FD|MUX_ULA_MEM|q[6]~29_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a25 ;
wire \FD|MUX_RT_IMM|q[7]~36_combout ;
wire \FD|ULA|SOMA|CarryOut[6]~6_combout ;
wire \FD|ULA|MUX|Mux24~0_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a25 ;
wire \FD|BANCO_REG|saidaA[7]~26_combout ;
wire \FD|ULA|MUX|Mux24~1_combout ;
wire \FD|BANCO_REG|saidaB[7]~15_combout ;
wire \FD|RAM|ram_block~2030feeder_combout ;
wire \FD|RAM|ram_block~2030_q ;
wire \FD|RAM|ram_block~1902feeder_combout ;
wire \FD|RAM|ram_block~1902_q ;
wire \FD|RAM|ram_block~1646_q ;
wire \FD|RAM|ram_block~2412_combout ;
wire \FD|RAM|ram_block~1774_q ;
wire \FD|RAM|ram_block~2413_combout ;
wire \FD|RAM|ram_block~1806feeder_combout ;
wire \FD|RAM|ram_block~1806_q ;
wire \FD|RAM|ram_block~1678_q ;
wire \FD|RAM|ram_block~2419_combout ;
wire \FD|RAM|ram_block~2062_q ;
wire \FD|RAM|ram_block~1934_q ;
wire \FD|RAM|ram_block~2420_combout ;
wire \FD|RAM|ram_block~1838feeder_combout ;
wire \FD|RAM|ram_block~1838_q ;
wire \FD|RAM|ram_block~1582_q ;
wire \FD|RAM|ram_block~2416_combout ;
wire \FD|RAM|ram_block~1966_q ;
wire \FD|RAM|ram_block~1710feeder_combout ;
wire \FD|RAM|ram_block~1710_q ;
wire \FD|RAM|ram_block~2417_combout ;
wire \FD|RAM|ram_block~1870feeder_combout ;
wire \FD|RAM|ram_block~1870_q ;
wire \FD|RAM|ram_block~1998_q ;
wire \FD|RAM|ram_block~1742feeder_combout ;
wire \FD|RAM|ram_block~1742_q ;
wire \FD|RAM|ram_block~1614_q ;
wire \FD|RAM|ram_block~2414_combout ;
wire \FD|RAM|ram_block~2415_combout ;
wire \FD|RAM|ram_block~2418_combout ;
wire \FD|RAM|ram_block~2421_combout ;
wire \FD|RAM|ram_block~974feeder_combout ;
wire \FD|RAM|ram_block~974_q ;
wire \FD|RAM|ram_block~718_q ;
wire \FD|RAM|ram_block~846feeder_combout ;
wire \FD|RAM|ram_block~846_q ;
wire \FD|RAM|ram_block~590_q ;
wire \FD|RAM|ram_block~2381_combout ;
wire \FD|RAM|ram_block~2382_combout ;
wire \FD|RAM|ram_block~1038feeder_combout ;
wire \FD|RAM|ram_block~1038_q ;
wire \FD|RAM|ram_block~782_q ;
wire \FD|RAM|ram_block~910feeder_combout ;
wire \FD|RAM|ram_block~910_q ;
wire \FD|RAM|ram_block~654_q ;
wire \FD|RAM|ram_block~2388_combout ;
wire \FD|RAM|ram_block~2389_combout ;
wire \FD|RAM|ram_block~878feeder_combout ;
wire \FD|RAM|ram_block~878_q ;
wire \FD|RAM|ram_block~1006_q ;
wire \FD|RAM|ram_block~750feeder_combout ;
wire \FD|RAM|ram_block~750_q ;
wire \FD|RAM|ram_block~622_q ;
wire \FD|RAM|ram_block~2383_combout ;
wire \FD|RAM|ram_block~2384_combout ;
wire \FD|RAM|ram_block~686feeder_combout ;
wire \FD|RAM|ram_block~686_q ;
wire \FD|RAM|ram_block~558_q ;
wire \FD|RAM|ram_block~2385_combout ;
wire \FD|RAM|ram_block~814feeder_combout ;
wire \FD|RAM|ram_block~814_q ;
wire \FD|RAM|ram_block~942_q ;
wire \FD|RAM|ram_block~2386_combout ;
wire \FD|RAM|ram_block~2387_combout ;
wire \FD|RAM|ram_block~2390_combout ;
wire \FD|RAM|ram_block~494feeder_combout ;
wire \FD|RAM|ram_block~494_q ;
wire \FD|RAM|ram_block~526_q ;
wire \FD|RAM|ram_block~462feeder_combout ;
wire \FD|RAM|ram_block~462_q ;
wire \FD|RAM|ram_block~430_q ;
wire \FD|RAM|ram_block~2408_combout ;
wire \FD|RAM|ram_block~2409_combout ;
wire \FD|RAM|ram_block~238feeder_combout ;
wire \FD|RAM|ram_block~238_q ;
wire \FD|RAM|ram_block~270_q ;
wire \FD|RAM|ram_block~206feeder_combout ;
wire \FD|RAM|ram_block~206_q ;
wire \FD|RAM|ram_block~174_q ;
wire \FD|RAM|ram_block~2401_combout ;
wire \FD|RAM|ram_block~2402_combout ;
wire \FD|RAM|ram_block~78feeder_combout ;
wire \FD|RAM|ram_block~78_q ;
wire \FD|RAM|ram_block~142_q ;
wire \FD|RAM|ram_block~110feeder_combout ;
wire \FD|RAM|ram_block~110_q ;
wire \FD|RAM|ram_block~46_q ;
wire \FD|RAM|ram_block~2405_combout ;
wire \FD|RAM|ram_block~2406_combout ;
wire \FD|RAM|ram_block~334feeder_combout ;
wire \FD|RAM|ram_block~334_q ;
wire \FD|RAM|ram_block~398_q ;
wire \FD|RAM|ram_block~366feeder_combout ;
wire \FD|RAM|ram_block~366_q ;
wire \FD|RAM|ram_block~302_q ;
wire \FD|RAM|ram_block~2403_combout ;
wire \FD|RAM|ram_block~2404_combout ;
wire \FD|RAM|ram_block~2407_combout ;
wire \FD|RAM|ram_block~2410_combout ;
wire \FD|RAM|ram_block~1486feeder_combout ;
wire \FD|RAM|ram_block~1486_q ;
wire \FD|RAM|ram_block~1550_q ;
wire \FD|RAM|ram_block~1518feeder_combout ;
wire \FD|RAM|ram_block~1518_q ;
wire \FD|RAM|ram_block~1454_q ;
wire \FD|RAM|ram_block~2398_combout ;
wire \FD|RAM|ram_block~2399_combout ;
wire \FD|RAM|ram_block~1390feeder_combout ;
wire \FD|RAM|ram_block~1390_q ;
wire \FD|RAM|ram_block~1422_q ;
wire \FD|RAM|ram_block~1358feeder_combout ;
wire \FD|RAM|ram_block~1358_q ;
wire \FD|RAM|ram_block~1326_q ;
wire \FD|RAM|ram_block~2391_combout ;
wire \FD|RAM|ram_block~2392_combout ;
wire \FD|RAM|ram_block~1134_q ;
wire \FD|RAM|ram_block~1166_q ;
wire \FD|RAM|ram_block~1102feeder_combout ;
wire \FD|RAM|ram_block~1102_q ;
wire \FD|RAM|ram_block~1070_q ;
wire \FD|RAM|ram_block~2395_combout ;
wire \FD|RAM|ram_block~2396_combout ;
wire \FD|RAM|ram_block~1230feeder_combout ;
wire \FD|RAM|ram_block~1230_q ;
wire \FD|RAM|ram_block~1294_q ;
wire \FD|RAM|ram_block~1262feeder_combout ;
wire \FD|RAM|ram_block~1262_q ;
wire \FD|RAM|ram_block~1198_q ;
wire \FD|RAM|ram_block~2393_combout ;
wire \FD|RAM|ram_block~2394_combout ;
wire \FD|RAM|ram_block~2397_combout ;
wire \FD|RAM|ram_block~2400_combout ;
wire \FD|RAM|ram_block~2411_combout ;
wire \FD|RAM|ram_block~2422_combout ;
wire \FD|MUX_ULA_MEM|q[7]~28_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a24 ;
wire \FD|BANCO_REG|saidaA[8]~25_combout ;
wire \FD|ULA|SOMA|CarryOut[7]~7_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a24 ;
wire \FD|MUX_RT_IMM|q[8]~35_combout ;
wire \FD|ULA|MUX|Mux23~0_combout ;
wire \FD|ULA|MUX|Mux23~1_combout ;
wire \FD|BANCO_REG|saidaB[8]~16_combout ;
wire \FD|RAM|ram_block~2031feeder_combout ;
wire \FD|RAM|ram_block~2031_q ;
wire \FD|RAM|ram_block~1903feeder_combout ;
wire \FD|RAM|ram_block~1903_q ;
wire \FD|RAM|ram_block~1647_q ;
wire \FD|RAM|ram_block~2454_combout ;
wire \FD|RAM|ram_block~1775_q ;
wire \FD|RAM|ram_block~2455_combout ;
wire \FD|RAM|ram_block~2063feeder_combout ;
wire \FD|RAM|ram_block~2063_q ;
wire \FD|RAM|ram_block~1935_q ;
wire \FD|RAM|ram_block~1807feeder_combout ;
wire \FD|RAM|ram_block~1807_q ;
wire \FD|RAM|ram_block~1679_q ;
wire \FD|RAM|ram_block~2461_combout ;
wire \FD|RAM|ram_block~2462_combout ;
wire \FD|RAM|ram_block~1871feeder_combout ;
wire \FD|RAM|ram_block~1871_q ;
wire \FD|RAM|ram_block~1999_q ;
wire \FD|RAM|ram_block~1743feeder_combout ;
wire \FD|RAM|ram_block~1743_q ;
wire \FD|RAM|ram_block~1615_q ;
wire \FD|RAM|ram_block~2456_combout ;
wire \FD|RAM|ram_block~2457_combout ;
wire \FD|RAM|ram_block~1711feeder_combout ;
wire \FD|RAM|ram_block~1711_q ;
wire \FD|RAM|ram_block~1967_q ;
wire \FD|RAM|ram_block~1839feeder_combout ;
wire \FD|RAM|ram_block~1839_q ;
wire \FD|RAM|ram_block~1583_q ;
wire \FD|RAM|ram_block~2458_combout ;
wire \FD|RAM|ram_block~2459_combout ;
wire \FD|RAM|ram_block~2460_combout ;
wire \FD|RAM|ram_block~2463_combout ;
wire \FD|RAM|ram_block~719feeder_combout ;
wire \FD|RAM|ram_block~719_q ;
wire \FD|RAM|ram_block~975_q ;
wire \FD|RAM|ram_block~847feeder_combout ;
wire \FD|RAM|ram_block~847_q ;
wire \FD|RAM|ram_block~591_q ;
wire \FD|RAM|ram_block~2433_combout ;
wire \FD|RAM|ram_block~2434_combout ;
wire \FD|RAM|ram_block~783feeder_combout ;
wire \FD|RAM|ram_block~783_q ;
wire \FD|RAM|ram_block~1039_q ;
wire \FD|RAM|ram_block~911feeder_combout ;
wire \FD|RAM|ram_block~911_q ;
wire \FD|RAM|ram_block~655_q ;
wire \FD|RAM|ram_block~2440_combout ;
wire \FD|RAM|ram_block~2441_combout ;
wire \FD|RAM|ram_block~687feeder_combout ;
wire \FD|RAM|ram_block~687_q ;
wire \FD|RAM|ram_block~559_q ;
wire \FD|RAM|ram_block~2437_combout ;
wire \FD|RAM|ram_block~815feeder_combout ;
wire \FD|RAM|ram_block~815_q ;
wire \FD|RAM|ram_block~943_q ;
wire \FD|RAM|ram_block~2438_combout ;
wire \FD|RAM|ram_block~751feeder_combout ;
wire \FD|RAM|ram_block~751_q ;
wire \FD|RAM|ram_block~623_q ;
wire \FD|RAM|ram_block~2435_combout ;
wire \FD|RAM|ram_block~879feeder_combout ;
wire \FD|RAM|ram_block~879_q ;
wire \FD|RAM|ram_block~1007_q ;
wire \FD|RAM|ram_block~2436_combout ;
wire \FD|RAM|ram_block~2439_combout ;
wire \FD|RAM|ram_block~2442_combout ;
wire \FD|RAM|ram_block~495feeder_combout ;
wire \FD|RAM|ram_block~495_q ;
wire \FD|RAM|ram_block~527_q ;
wire \FD|RAM|ram_block~463feeder_combout ;
wire \FD|RAM|ram_block~463_q ;
wire \FD|RAM|ram_block~431_q ;
wire \FD|RAM|ram_block~2450_combout ;
wire \FD|RAM|ram_block~2451_combout ;
wire \FD|RAM|ram_block~239feeder_combout ;
wire \FD|RAM|ram_block~239_q ;
wire \FD|RAM|ram_block~271_q ;
wire \FD|RAM|ram_block~207feeder_combout ;
wire \FD|RAM|ram_block~207_q ;
wire \FD|RAM|ram_block~175_q ;
wire \FD|RAM|ram_block~2443_combout ;
wire \FD|RAM|ram_block~2444_combout ;
wire \FD|RAM|ram_block~79feeder_combout ;
wire \FD|RAM|ram_block~79_q ;
wire \FD|RAM|ram_block~143_q ;
wire \FD|RAM|ram_block~111feeder_combout ;
wire \FD|RAM|ram_block~111_q ;
wire \FD|RAM|ram_block~47_q ;
wire \FD|RAM|ram_block~2447_combout ;
wire \FD|RAM|ram_block~2448_combout ;
wire \FD|RAM|ram_block~335feeder_combout ;
wire \FD|RAM|ram_block~335_q ;
wire \FD|RAM|ram_block~399_q ;
wire \FD|RAM|ram_block~367feeder_combout ;
wire \FD|RAM|ram_block~367_q ;
wire \FD|RAM|ram_block~303_q ;
wire \FD|RAM|ram_block~2445_combout ;
wire \FD|RAM|ram_block~2446_combout ;
wire \FD|RAM|ram_block~2449_combout ;
wire \FD|RAM|ram_block~2452_combout ;
wire \FD|RAM|ram_block~2453_combout ;
wire \FD|RAM|ram_block~1551feeder_combout ;
wire \FD|RAM|ram_block~1551_q ;
wire \FD|RAM|ram_block~1487_q ;
wire \FD|RAM|ram_block~1519feeder_combout ;
wire \FD|RAM|ram_block~1519_q ;
wire \FD|RAM|ram_block~1455_q ;
wire \FD|RAM|ram_block~2430_combout ;
wire \FD|RAM|ram_block~2431_combout ;
wire \FD|RAM|ram_block~1231feeder_combout ;
wire \FD|RAM|ram_block~1231_q ;
wire \FD|RAM|ram_block~1263feeder_combout ;
wire \FD|RAM|ram_block~1263_q ;
wire \FD|RAM|ram_block~1199_q ;
wire \FD|RAM|ram_block~2425_combout ;
wire \FD|RAM|ram_block~1295feeder_combout ;
wire \FD|RAM|ram_block~1295_q ;
wire \FD|RAM|ram_block~2426_combout ;
wire \FD|RAM|ram_block~1135_q ;
wire \FD|RAM|ram_block~1167_q ;
wire \FD|RAM|ram_block~1103feeder_combout ;
wire \FD|RAM|ram_block~1103_q ;
wire \FD|RAM|ram_block~1071_q ;
wire \FD|RAM|ram_block~2427_combout ;
wire \FD|RAM|ram_block~2428_combout ;
wire \FD|RAM|ram_block~2429_combout ;
wire \FD|RAM|ram_block~1423feeder_combout ;
wire \FD|RAM|ram_block~1423_q ;
wire \FD|RAM|ram_block~1391_q ;
wire \FD|RAM|ram_block~1359feeder_combout ;
wire \FD|RAM|ram_block~1359_q ;
wire \FD|RAM|ram_block~1327_q ;
wire \FD|RAM|ram_block~2423_combout ;
wire \FD|RAM|ram_block~2424_combout ;
wire \FD|RAM|ram_block~2432_combout ;
wire \FD|RAM|ram_block~2464_combout ;
wire \FD|MUX_ULA_MEM|q[8]~27_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a22 ;
wire \FD|BANCO_REG|saidaA[10]~23_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a22 ;
wire \FD|MUX_RT_IMM|q[10]~34_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a23 ;
wire \FD|BANCO_REG|saidaB[9]~5_combout ;
wire \FD|MUX_RT_IMM|q[9]~43_combout ;
wire \FD|ULA|SOMA|CarryOut[8]~8_combout ;
wire \FD|ULA|SOMA|CarryOut[9]~9_combout ;
wire \FD|ULA|MUX|Mux21~0_combout ;
wire \FD|ULA|MUX|Mux21~1_combout ;
wire \FD|BANCO_REG|saidaB[10]~17_combout ;
wire \FD|RAM|ram_block~2065feeder_combout ;
wire \FD|RAM|ram_block~2065_q ;
wire \FD|RAM|ram_block~1681_q ;
wire \FD|RAM|ram_block~1809feeder_combout ;
wire \FD|RAM|ram_block~1809_q ;
wire \FD|RAM|ram_block~2545_combout ;
wire \FD|RAM|ram_block~1937_q ;
wire \FD|RAM|ram_block~2546_combout ;
wire \FD|RAM|ram_block~2033feeder_combout ;
wire \FD|RAM|ram_block~2033_q ;
wire \FD|RAM|ram_block~1777_q ;
wire \FD|RAM|ram_block~1905feeder_combout ;
wire \FD|RAM|ram_block~1905_q ;
wire \FD|RAM|ram_block~1649_q ;
wire \FD|RAM|ram_block~2538_combout ;
wire \FD|RAM|ram_block~2539_combout ;
wire \FD|RAM|ram_block~1713feeder_combout ;
wire \FD|RAM|ram_block~1713_q ;
wire \FD|RAM|ram_block~1969_q ;
wire \FD|RAM|ram_block~1841feeder_combout ;
wire \FD|RAM|ram_block~1841_q ;
wire \FD|RAM|ram_block~1585_q ;
wire \FD|RAM|ram_block~2542_combout ;
wire \FD|RAM|ram_block~2543_combout ;
wire \FD|RAM|ram_block~1873feeder_combout ;
wire \FD|RAM|ram_block~1873_q ;
wire \FD|RAM|ram_block~2001_q ;
wire \FD|RAM|ram_block~1745feeder_combout ;
wire \FD|RAM|ram_block~1745_q ;
wire \FD|RAM|ram_block~1617_q ;
wire \FD|RAM|ram_block~2540_combout ;
wire \FD|RAM|ram_block~2541_combout ;
wire \FD|RAM|ram_block~2544_combout ;
wire \FD|RAM|ram_block~2547_combout ;
wire \FD|RAM|ram_block~1553feeder_combout ;
wire \FD|RAM|ram_block~1553_q ;
wire \FD|RAM|ram_block~1489_q ;
wire \FD|RAM|ram_block~1521feeder_combout ;
wire \FD|RAM|ram_block~1521_q ;
wire \FD|RAM|ram_block~1457_q ;
wire \FD|RAM|ram_block~2514_combout ;
wire \FD|RAM|ram_block~2515_combout ;
wire \FD|RAM|ram_block~1425feeder_combout ;
wire \FD|RAM|ram_block~1425_q ;
wire \FD|RAM|ram_block~1393_q ;
wire \FD|RAM|ram_block~1361feeder_combout ;
wire \FD|RAM|ram_block~1361_q ;
wire \FD|RAM|ram_block~1329_q ;
wire \FD|RAM|ram_block~2507_combout ;
wire \FD|RAM|ram_block~2508_combout ;
wire \FD|RAM|ram_block~1137feeder_combout ;
wire \FD|RAM|ram_block~1137_q ;
wire \FD|RAM|ram_block~1169_q ;
wire \FD|RAM|ram_block~1105feeder_combout ;
wire \FD|RAM|ram_block~1105_q ;
wire \FD|RAM|ram_block~1073_q ;
wire \FD|RAM|ram_block~2511_combout ;
wire \FD|RAM|ram_block~2512_combout ;
wire \FD|RAM|ram_block~1233feeder_combout ;
wire \FD|RAM|ram_block~1233_q ;
wire \FD|RAM|ram_block~1297_q ;
wire \FD|RAM|ram_block~1265feeder_combout ;
wire \FD|RAM|ram_block~1265_q ;
wire \FD|RAM|ram_block~1201_q ;
wire \FD|RAM|ram_block~2509_combout ;
wire \FD|RAM|ram_block~2510_combout ;
wire \FD|RAM|ram_block~2513_combout ;
wire \FD|RAM|ram_block~2516_combout ;
wire \FD|RAM|ram_block~721feeder_combout ;
wire \FD|RAM|ram_block~721_q ;
wire \FD|RAM|ram_block~977_q ;
wire \FD|RAM|ram_block~849feeder_combout ;
wire \FD|RAM|ram_block~849_q ;
wire \FD|RAM|ram_block~593_q ;
wire \FD|RAM|ram_block~2517_combout ;
wire \FD|RAM|ram_block~2518_combout ;
wire \FD|RAM|ram_block~913feeder_combout ;
wire \FD|RAM|ram_block~913_q ;
wire \FD|RAM|ram_block~657_q ;
wire \FD|RAM|ram_block~2524_combout ;
wire \FD|RAM|ram_block~785feeder_combout ;
wire \FD|RAM|ram_block~785_q ;
wire \FD|RAM|ram_block~1041_q ;
wire \FD|RAM|ram_block~2525_combout ;
wire \FD|RAM|ram_block~817feeder_combout ;
wire \FD|RAM|ram_block~817_q ;
wire \FD|RAM|ram_block~945_q ;
wire \FD|RAM|ram_block~689feeder_combout ;
wire \FD|RAM|ram_block~689_q ;
wire \FD|RAM|ram_block~561_q ;
wire \FD|RAM|ram_block~2521_combout ;
wire \FD|RAM|ram_block~2522_combout ;
wire \FD|RAM|ram_block~881feeder_combout ;
wire \FD|RAM|ram_block~881_q ;
wire \FD|RAM|ram_block~1009_q ;
wire \FD|RAM|ram_block~753feeder_combout ;
wire \FD|RAM|ram_block~753_q ;
wire \FD|RAM|ram_block~625_q ;
wire \FD|RAM|ram_block~2519_combout ;
wire \FD|RAM|ram_block~2520_combout ;
wire \FD|RAM|ram_block~2523_combout ;
wire \FD|RAM|ram_block~2526_combout ;
wire \FD|RAM|ram_block~241feeder_combout ;
wire \FD|RAM|ram_block~241_q ;
wire \FD|RAM|ram_block~273_q ;
wire \FD|RAM|ram_block~209feeder_combout ;
wire \FD|RAM|ram_block~209_q ;
wire \FD|RAM|ram_block~177_q ;
wire \FD|RAM|ram_block~2527_combout ;
wire \FD|RAM|ram_block~2528_combout ;
wire \FD|RAM|ram_block~497feeder_combout ;
wire \FD|RAM|ram_block~497_q ;
wire \FD|RAM|ram_block~529_q ;
wire \FD|RAM|ram_block~465feeder_combout ;
wire \FD|RAM|ram_block~465_q ;
wire \FD|RAM|ram_block~433_q ;
wire \FD|RAM|ram_block~2534_combout ;
wire \FD|RAM|ram_block~2535_combout ;
wire \FD|RAM|ram_block~337feeder_combout ;
wire \FD|RAM|ram_block~337_q ;
wire \FD|RAM|ram_block~401_q ;
wire \FD|RAM|ram_block~369feeder_combout ;
wire \FD|RAM|ram_block~369_q ;
wire \FD|RAM|ram_block~305_q ;
wire \FD|RAM|ram_block~2529_combout ;
wire \FD|RAM|ram_block~2530_combout ;
wire \FD|RAM|ram_block~81feeder_combout ;
wire \FD|RAM|ram_block~81_q ;
wire \FD|RAM|ram_block~145_q ;
wire \FD|RAM|ram_block~113feeder_combout ;
wire \FD|RAM|ram_block~113_q ;
wire \FD|RAM|ram_block~49_q ;
wire \FD|RAM|ram_block~2531_combout ;
wire \FD|RAM|ram_block~2532_combout ;
wire \FD|RAM|ram_block~2533_combout ;
wire \FD|RAM|ram_block~2536_combout ;
wire \FD|RAM|ram_block~2537_combout ;
wire \FD|RAM|ram_block~2548_combout ;
wire \FD|MUX_ULA_MEM|q[10]~25_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a21 ;
wire \FD|BANCO_REG|saidaA[11]~22_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a21 ;
wire \FD|BANCO_REG|saidaB[11]~4_combout ;
wire \FD|MUX_RT_IMM|q[11]~42_combout ;
wire \FD|ULA|SOMA|CarryOut[10]~10_combout ;
wire \FD|ULA|MUX|Mux20~0_combout ;
wire \FD|ULA|MUX|Mux20~1_combout ;
wire \FD|RAM|ram_block~1906feeder_combout ;
wire \FD|RAM|ram_block~1906_q ;
wire \FD|RAM|ram_block~1650_q ;
wire \FD|RAM|ram_block~2580_combout ;
wire \FD|RAM|ram_block~2034feeder_combout ;
wire \FD|RAM|ram_block~2034_q ;
wire \FD|RAM|ram_block~1778_q ;
wire \FD|RAM|ram_block~2581_combout ;
wire \FD|RAM|ram_block~1714feeder_combout ;
wire \FD|RAM|ram_block~1714_q ;
wire \FD|RAM|ram_block~1970_q ;
wire \FD|RAM|ram_block~1842feeder_combout ;
wire \FD|RAM|ram_block~1842_q ;
wire \FD|RAM|ram_block~1586_q ;
wire \FD|RAM|ram_block~2584_combout ;
wire \FD|RAM|ram_block~2585_combout ;
wire \FD|RAM|ram_block~1874feeder_combout ;
wire \FD|RAM|ram_block~1874_q ;
wire \FD|RAM|ram_block~2002_q ;
wire \FD|RAM|ram_block~1746feeder_combout ;
wire \FD|RAM|ram_block~1746_q ;
wire \FD|RAM|ram_block~1618_q ;
wire \FD|RAM|ram_block~2582_combout ;
wire \FD|RAM|ram_block~2583_combout ;
wire \FD|RAM|ram_block~2586_combout ;
wire \FD|RAM|ram_block~1938feeder_combout ;
wire \FD|RAM|ram_block~1938_q ;
wire \FD|RAM|ram_block~2066_q ;
wire \FD|RAM|ram_block~1810feeder_combout ;
wire \FD|RAM|ram_block~1810_q ;
wire \FD|RAM|ram_block~1682_q ;
wire \FD|RAM|ram_block~2587_combout ;
wire \FD|RAM|ram_block~2588_combout ;
wire \FD|RAM|ram_block~2589_combout ;
wire \FD|RAM|ram_block~914feeder_combout ;
wire \FD|RAM|ram_block~914_q ;
wire \FD|RAM|ram_block~658_q ;
wire \FD|RAM|ram_block~2556_combout ;
wire \FD|RAM|ram_block~786_q ;
wire \FD|RAM|ram_block~1042feeder_combout ;
wire \FD|RAM|ram_block~1042_q ;
wire \FD|RAM|ram_block~2557_combout ;
wire \FD|RAM|ram_block~978feeder_combout ;
wire \FD|RAM|ram_block~978_q ;
wire \FD|RAM|ram_block~722_q ;
wire \FD|RAM|ram_block~850feeder_combout ;
wire \FD|RAM|ram_block~850_q ;
wire \FD|RAM|ram_block~594_q ;
wire \FD|RAM|ram_block~2549_combout ;
wire \FD|RAM|ram_block~2550_combout ;
wire \FD|RAM|ram_block~818feeder_combout ;
wire \FD|RAM|ram_block~818_q ;
wire \FD|RAM|ram_block~946_q ;
wire \FD|RAM|ram_block~690feeder_combout ;
wire \FD|RAM|ram_block~690_q ;
wire \FD|RAM|ram_block~562_q ;
wire \FD|RAM|ram_block~2553_combout ;
wire \FD|RAM|ram_block~2554_combout ;
wire \FD|RAM|ram_block~754feeder_combout ;
wire \FD|RAM|ram_block~754_q ;
wire \FD|RAM|ram_block~626_q ;
wire \FD|RAM|ram_block~2551_combout ;
wire \FD|RAM|ram_block~882feeder_combout ;
wire \FD|RAM|ram_block~882_q ;
wire \FD|RAM|ram_block~1010_q ;
wire \FD|RAM|ram_block~2552_combout ;
wire \FD|RAM|ram_block~2555_combout ;
wire \FD|RAM|ram_block~2558_combout ;
wire \FD|RAM|ram_block~1490feeder_combout ;
wire \FD|RAM|ram_block~1490_q ;
wire \FD|RAM|ram_block~1522feeder_combout ;
wire \FD|RAM|ram_block~1522_q ;
wire \FD|RAM|ram_block~1458_q ;
wire \FD|RAM|ram_block~2566_combout ;
wire \FD|RAM|ram_block~1554_q ;
wire \FD|RAM|ram_block~2567_combout ;
wire \FD|RAM|ram_block~1394feeder_combout ;
wire \FD|RAM|ram_block~1394_q ;
wire \FD|RAM|ram_block~1426_q ;
wire \FD|RAM|ram_block~1362feeder_combout ;
wire \FD|RAM|ram_block~1362_q ;
wire \FD|RAM|ram_block~1330_q ;
wire \FD|RAM|ram_block~2559_combout ;
wire \FD|RAM|ram_block~2560_combout ;
wire \FD|RAM|ram_block~1138feeder_combout ;
wire \FD|RAM|ram_block~1138_q ;
wire \FD|RAM|ram_block~1170_q ;
wire \FD|RAM|ram_block~1106feeder_combout ;
wire \FD|RAM|ram_block~1106_q ;
wire \FD|RAM|ram_block~1074_q ;
wire \FD|RAM|ram_block~2563_combout ;
wire \FD|RAM|ram_block~2564_combout ;
wire \FD|RAM|ram_block~1234feeder_combout ;
wire \FD|RAM|ram_block~1234_q ;
wire \FD|RAM|ram_block~1298_q ;
wire \FD|RAM|ram_block~1266_q ;
wire \FD|RAM|ram_block~1202_q ;
wire \FD|RAM|ram_block~2561_combout ;
wire \FD|RAM|ram_block~2562_combout ;
wire \FD|RAM|ram_block~2565_combout ;
wire \FD|RAM|ram_block~2568_combout ;
wire \FD|RAM|ram_block~498feeder_combout ;
wire \FD|RAM|ram_block~498_q ;
wire \FD|RAM|ram_block~530feeder_combout ;
wire \FD|RAM|ram_block~530_q ;
wire \FD|RAM|ram_block~466feeder_combout ;
wire \FD|RAM|ram_block~466_q ;
wire \FD|RAM|ram_block~434feeder_combout ;
wire \FD|RAM|ram_block~434_q ;
wire \FD|RAM|ram_block~2576_combout ;
wire \FD|RAM|ram_block~2577_combout ;
wire \FD|RAM|ram_block~242feeder_combout ;
wire \FD|RAM|ram_block~242_q ;
wire \FD|RAM|ram_block~274_q ;
wire \FD|RAM|ram_block~210feeder_combout ;
wire \FD|RAM|ram_block~210_q ;
wire \FD|RAM|ram_block~178_q ;
wire \FD|RAM|ram_block~2569_combout ;
wire \FD|RAM|ram_block~2570_combout ;
wire \FD|RAM|ram_block~82feeder_combout ;
wire \FD|RAM|ram_block~82_q ;
wire \FD|RAM|ram_block~146_q ;
wire \FD|RAM|ram_block~114feeder_combout ;
wire \FD|RAM|ram_block~114_q ;
wire \FD|RAM|ram_block~50_q ;
wire \FD|RAM|ram_block~2573_combout ;
wire \FD|RAM|ram_block~2574_combout ;
wire \FD|RAM|ram_block~338feeder_combout ;
wire \FD|RAM|ram_block~338_q ;
wire \FD|RAM|ram_block~402_q ;
wire \FD|RAM|ram_block~370feeder_combout ;
wire \FD|RAM|ram_block~370_q ;
wire \FD|RAM|ram_block~306_q ;
wire \FD|RAM|ram_block~2571_combout ;
wire \FD|RAM|ram_block~2572_combout ;
wire \FD|RAM|ram_block~2575_combout ;
wire \FD|RAM|ram_block~2578_combout ;
wire \FD|RAM|ram_block~2579_combout ;
wire \FD|RAM|ram_block~2590_combout ;
wire \FD|MUX_ULA_MEM|q[11]~24_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a20 ;
wire \FD|BANCO_REG|saidaA[12]~21_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a20 ;
wire \FD|BANCO_REG|saidaB[12]~3_combout ;
wire \FD|MUX_RT_IMM|q[12]~41_combout ;
wire \FD|ULA|SOMA|CarryOut[11]~11_combout ;
wire \FD|ULA|MUX|Mux19~0_combout ;
wire \FD|ULA|MUX|Mux19~1_combout ;
wire \FD|RAM|ram_block~1939feeder_combout ;
wire \FD|RAM|ram_block~1939_q ;
wire \FD|RAM|ram_block~1811feeder_combout ;
wire \FD|RAM|ram_block~1811_q ;
wire \FD|RAM|ram_block~1683_q ;
wire \FD|RAM|ram_block~2629_combout ;
wire \FD|RAM|ram_block~2067_q ;
wire \FD|RAM|ram_block~2630_combout ;
wire \FD|RAM|ram_block~2035feeder_combout ;
wire \FD|RAM|ram_block~2035_q ;
wire \FD|RAM|ram_block~1779_q ;
wire \FD|RAM|ram_block~1651_q ;
wire \FD|RAM|ram_block~1907feeder_combout ;
wire \FD|RAM|ram_block~1907_q ;
wire \FD|RAM|ram_block~2622_combout ;
wire \FD|RAM|ram_block~2623_combout ;
wire \FD|RAM|ram_block~1715feeder_combout ;
wire \FD|RAM|ram_block~1715_q ;
wire \FD|RAM|ram_block~1971_q ;
wire \FD|RAM|ram_block~1843feeder_combout ;
wire \FD|RAM|ram_block~1843_q ;
wire \FD|RAM|ram_block~1587_q ;
wire \FD|RAM|ram_block~2626_combout ;
wire \FD|RAM|ram_block~2627_combout ;
wire \FD|RAM|ram_block~1875feeder_combout ;
wire \FD|RAM|ram_block~1875_q ;
wire \FD|RAM|ram_block~2003_q ;
wire \FD|RAM|ram_block~1747feeder_combout ;
wire \FD|RAM|ram_block~1747_q ;
wire \FD|RAM|ram_block~1619_q ;
wire \FD|RAM|ram_block~2624_combout ;
wire \FD|RAM|ram_block~2625_combout ;
wire \FD|RAM|ram_block~2628_combout ;
wire \FD|RAM|ram_block~2631_combout ;
wire \FD|RAM|ram_block~1427feeder_combout ;
wire \FD|RAM|ram_block~1427_q ;
wire \FD|RAM|ram_block~1395_q ;
wire \FD|RAM|ram_block~1363feeder_combout ;
wire \FD|RAM|ram_block~1363_q ;
wire \FD|RAM|ram_block~1331_q ;
wire \FD|RAM|ram_block~2591_combout ;
wire \FD|RAM|ram_block~2592_combout ;
wire \FD|RAM|ram_block~1555feeder_combout ;
wire \FD|RAM|ram_block~1555_q ;
wire \FD|RAM|ram_block~1491_q ;
wire \FD|RAM|ram_block~1523feeder_combout ;
wire \FD|RAM|ram_block~1523_q ;
wire \FD|RAM|ram_block~1459_q ;
wire \FD|RAM|ram_block~2598_combout ;
wire \FD|RAM|ram_block~2599_combout ;
wire \FD|RAM|ram_block~1235feeder_combout ;
wire \FD|RAM|ram_block~1235_q ;
wire \FD|RAM|ram_block~1299feeder_combout ;
wire \FD|RAM|ram_block~1299_q ;
wire \FD|RAM|ram_block~1267feeder_combout ;
wire \FD|RAM|ram_block~1267_q ;
wire \FD|RAM|ram_block~1203feeder_combout ;
wire \FD|RAM|ram_block~1203_q ;
wire \FD|RAM|ram_block~2593_combout ;
wire \FD|RAM|ram_block~2594_combout ;
wire \FD|RAM|ram_block~1139feeder_combout ;
wire \FD|RAM|ram_block~1139_q ;
wire \FD|RAM|ram_block~1171_q ;
wire \FD|RAM|ram_block~1107feeder_combout ;
wire \FD|RAM|ram_block~1107_q ;
wire \FD|RAM|ram_block~1075_q ;
wire \FD|RAM|ram_block~2595_combout ;
wire \FD|RAM|ram_block~2596_combout ;
wire \FD|RAM|ram_block~2597_combout ;
wire \FD|RAM|ram_block~2600_combout ;
wire \FD|RAM|ram_block~787feeder_combout ;
wire \FD|RAM|ram_block~787_q ;
wire \FD|RAM|ram_block~1043_q ;
wire \FD|RAM|ram_block~915feeder_combout ;
wire \FD|RAM|ram_block~915_q ;
wire \FD|RAM|ram_block~659_q ;
wire \FD|RAM|ram_block~2608_combout ;
wire \FD|RAM|ram_block~2609_combout ;
wire \FD|RAM|ram_block~723feeder_combout ;
wire \FD|RAM|ram_block~723_q ;
wire \FD|RAM|ram_block~979_q ;
wire \FD|RAM|ram_block~851feeder_combout ;
wire \FD|RAM|ram_block~851_q ;
wire \FD|RAM|ram_block~595_q ;
wire \FD|RAM|ram_block~2601_combout ;
wire \FD|RAM|ram_block~2602_combout ;
wire \FD|RAM|ram_block~755feeder_combout ;
wire \FD|RAM|ram_block~755_q ;
wire \FD|RAM|ram_block~627_q ;
wire \FD|RAM|ram_block~2603_combout ;
wire \FD|RAM|ram_block~883feeder_combout ;
wire \FD|RAM|ram_block~883_q ;
wire \FD|RAM|ram_block~1011_q ;
wire \FD|RAM|ram_block~2604_combout ;
wire \FD|RAM|ram_block~819feeder_combout ;
wire \FD|RAM|ram_block~819_q ;
wire \FD|RAM|ram_block~947_q ;
wire \FD|RAM|ram_block~691feeder_combout ;
wire \FD|RAM|ram_block~691_q ;
wire \FD|RAM|ram_block~563_q ;
wire \FD|RAM|ram_block~2605_combout ;
wire \FD|RAM|ram_block~2606_combout ;
wire \FD|RAM|ram_block~2607_combout ;
wire \FD|RAM|ram_block~2610_combout ;
wire \FD|RAM|ram_block~243feeder_combout ;
wire \FD|RAM|ram_block~243_q ;
wire \FD|RAM|ram_block~275_q ;
wire \FD|RAM|ram_block~211feeder_combout ;
wire \FD|RAM|ram_block~211_q ;
wire \FD|RAM|ram_block~179_q ;
wire \FD|RAM|ram_block~2611_combout ;
wire \FD|RAM|ram_block~2612_combout ;
wire \FD|RAM|ram_block~499feeder_combout ;
wire \FD|RAM|ram_block~499_q ;
wire \FD|RAM|ram_block~531_q ;
wire \FD|RAM|ram_block~467feeder_combout ;
wire \FD|RAM|ram_block~467_q ;
wire \FD|RAM|ram_block~435_q ;
wire \FD|RAM|ram_block~2618_combout ;
wire \FD|RAM|ram_block~2619_combout ;
wire \FD|RAM|ram_block~83feeder_combout ;
wire \FD|RAM|ram_block~83_q ;
wire \FD|RAM|ram_block~147_q ;
wire \FD|RAM|ram_block~115feeder_combout ;
wire \FD|RAM|ram_block~115_q ;
wire \FD|RAM|ram_block~51_q ;
wire \FD|RAM|ram_block~2615_combout ;
wire \FD|RAM|ram_block~2616_combout ;
wire \FD|RAM|ram_block~339feeder_combout ;
wire \FD|RAM|ram_block~339_q ;
wire \FD|RAM|ram_block~403_q ;
wire \FD|RAM|ram_block~371feeder_combout ;
wire \FD|RAM|ram_block~371_q ;
wire \FD|RAM|ram_block~307_q ;
wire \FD|RAM|ram_block~2613_combout ;
wire \FD|RAM|ram_block~2614_combout ;
wire \FD|RAM|ram_block~2617_combout ;
wire \FD|RAM|ram_block~2620_combout ;
wire \FD|RAM|ram_block~2621_combout ;
wire \FD|RAM|ram_block~2632_combout ;
wire \FD|MUX_ULA_MEM|q[12]~23_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a19 ;
wire \FD|BANCO_REG|saidaA[13]~20_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a19 ;
wire \FD|BANCO_REG|saidaB[13]~2_combout ;
wire \FD|MUX_RT_IMM|q[13]~40_combout ;
wire \FD|ULA|SOMA|CarryOut[12]~12_combout ;
wire \FD|ULA|MUX|Mux18~0_combout ;
wire \FD|ULA|MUX|Mux18~1_combout ;
wire \FD|RAM|ram_block~2036feeder_combout ;
wire \FD|RAM|ram_block~2036_q ;
wire \FD|RAM|ram_block~1780_q ;
wire \FD|RAM|ram_block~1652_q ;
wire \FD|RAM|ram_block~1908feeder_combout ;
wire \FD|RAM|ram_block~1908_q ;
wire \FD|RAM|ram_block~2664_combout ;
wire \FD|RAM|ram_block~2665_combout ;
wire \FD|RAM|ram_block~1812feeder_combout ;
wire \FD|RAM|ram_block~1812_q ;
wire \FD|RAM|ram_block~1684_q ;
wire \FD|RAM|ram_block~2671_combout ;
wire \FD|RAM|ram_block~2068_q ;
wire \FD|RAM|ram_block~1940feeder_combout ;
wire \FD|RAM|ram_block~1940_q ;
wire \FD|RAM|ram_block~2672_combout ;
wire \FD|RAM|ram_block~1876feeder_combout ;
wire \FD|RAM|ram_block~1876_q ;
wire \FD|RAM|ram_block~2004_q ;
wire \FD|RAM|ram_block~1748feeder_combout ;
wire \FD|RAM|ram_block~1748_q ;
wire \FD|RAM|ram_block~1620_q ;
wire \FD|RAM|ram_block~2666_combout ;
wire \FD|RAM|ram_block~2667_combout ;
wire \FD|RAM|ram_block~1844feeder_combout ;
wire \FD|RAM|ram_block~1844_q ;
wire \FD|RAM|ram_block~1588_q ;
wire \FD|RAM|ram_block~2668_combout ;
wire \FD|RAM|ram_block~1972_q ;
wire \FD|RAM|ram_block~1716feeder_combout ;
wire \FD|RAM|ram_block~1716_q ;
wire \FD|RAM|ram_block~2669_combout ;
wire \FD|RAM|ram_block~2670_combout ;
wire \FD|RAM|ram_block~2673_combout ;
wire \FD|RAM|ram_block~852feeder_combout ;
wire \FD|RAM|ram_block~852_q ;
wire \FD|RAM|ram_block~596_q ;
wire \FD|RAM|ram_block~2633_combout ;
wire \FD|RAM|ram_block~724_q ;
wire \FD|RAM|ram_block~980feeder_combout ;
wire \FD|RAM|ram_block~980_q ;
wire \FD|RAM|ram_block~2634_combout ;
wire \FD|RAM|ram_block~916feeder_combout ;
wire \FD|RAM|ram_block~916_q ;
wire \FD|RAM|ram_block~660_q ;
wire \FD|RAM|ram_block~2640_combout ;
wire \FD|RAM|ram_block~1044feeder_combout ;
wire \FD|RAM|ram_block~1044_q ;
wire \FD|RAM|ram_block~788_q ;
wire \FD|RAM|ram_block~2641_combout ;
wire \FD|RAM|ram_block~820feeder_combout ;
wire \FD|RAM|ram_block~820_q ;
wire \FD|RAM|ram_block~948_q ;
wire \FD|RAM|ram_block~692feeder_combout ;
wire \FD|RAM|ram_block~692_q ;
wire \FD|RAM|ram_block~564_q ;
wire \FD|RAM|ram_block~2637_combout ;
wire \FD|RAM|ram_block~2638_combout ;
wire \FD|RAM|ram_block~756feeder_combout ;
wire \FD|RAM|ram_block~756_q ;
wire \FD|RAM|ram_block~628_q ;
wire \FD|RAM|ram_block~2635_combout ;
wire \FD|RAM|ram_block~884feeder_combout ;
wire \FD|RAM|ram_block~884_q ;
wire \FD|RAM|ram_block~1012_q ;
wire \FD|RAM|ram_block~2636_combout ;
wire \FD|RAM|ram_block~2639_combout ;
wire \FD|RAM|ram_block~2642_combout ;
wire \FD|RAM|ram_block~1396feeder_combout ;
wire \FD|RAM|ram_block~1396_q ;
wire \FD|RAM|ram_block~1428_q ;
wire \FD|RAM|ram_block~1364feeder_combout ;
wire \FD|RAM|ram_block~1364_q ;
wire \FD|RAM|ram_block~1332_q ;
wire \FD|RAM|ram_block~2643_combout ;
wire \FD|RAM|ram_block~2644_combout ;
wire \FD|RAM|ram_block~1492feeder_combout ;
wire \FD|RAM|ram_block~1492_q ;
wire \FD|RAM|ram_block~1556_q ;
wire \FD|RAM|ram_block~1524feeder_combout ;
wire \FD|RAM|ram_block~1524_q ;
wire \FD|RAM|ram_block~1460_q ;
wire \FD|RAM|ram_block~2650_combout ;
wire \FD|RAM|ram_block~2651_combout ;
wire \FD|RAM|ram_block~1236feeder_combout ;
wire \FD|RAM|ram_block~1236_q ;
wire \FD|RAM|ram_block~1300_q ;
wire \FD|RAM|ram_block~1268_q ;
wire \FD|RAM|ram_block~1204_q ;
wire \FD|RAM|ram_block~2645_combout ;
wire \FD|RAM|ram_block~2646_combout ;
wire \FD|RAM|ram_block~1140feeder_combout ;
wire \FD|RAM|ram_block~1140_q ;
wire \FD|RAM|ram_block~1172_q ;
wire \FD|RAM|ram_block~1108feeder_combout ;
wire \FD|RAM|ram_block~1108_q ;
wire \FD|RAM|ram_block~1076_q ;
wire \FD|RAM|ram_block~2647_combout ;
wire \FD|RAM|ram_block~2648_combout ;
wire \FD|RAM|ram_block~2649_combout ;
wire \FD|RAM|ram_block~2652_combout ;
wire \FD|RAM|ram_block~532feeder_combout ;
wire \FD|RAM|ram_block~532_q ;
wire \FD|RAM|ram_block~500feeder_combout ;
wire \FD|RAM|ram_block~500_q ;
wire \FD|RAM|ram_block~468feeder_combout ;
wire \FD|RAM|ram_block~468_q ;
wire \FD|RAM|ram_block~436feeder_combout ;
wire \FD|RAM|ram_block~436_q ;
wire \FD|RAM|ram_block~2660_combout ;
wire \FD|RAM|ram_block~2661_combout ;
wire \FD|RAM|ram_block~244feeder_combout ;
wire \FD|RAM|ram_block~244_q ;
wire \FD|RAM|ram_block~276_q ;
wire \FD|RAM|ram_block~212feeder_combout ;
wire \FD|RAM|ram_block~212_q ;
wire \FD|RAM|ram_block~180_q ;
wire \FD|RAM|ram_block~2653_combout ;
wire \FD|RAM|ram_block~2654_combout ;
wire \FD|RAM|ram_block~340feeder_combout ;
wire \FD|RAM|ram_block~340_q ;
wire \FD|RAM|ram_block~404_q ;
wire \FD|RAM|ram_block~372feeder_combout ;
wire \FD|RAM|ram_block~372_q ;
wire \FD|RAM|ram_block~308_q ;
wire \FD|RAM|ram_block~2655_combout ;
wire \FD|RAM|ram_block~2656_combout ;
wire \FD|RAM|ram_block~84feeder_combout ;
wire \FD|RAM|ram_block~84_q ;
wire \FD|RAM|ram_block~148_q ;
wire \FD|RAM|ram_block~116feeder_combout ;
wire \FD|RAM|ram_block~116_q ;
wire \FD|RAM|ram_block~52_q ;
wire \FD|RAM|ram_block~2657_combout ;
wire \FD|RAM|ram_block~2658_combout ;
wire \FD|RAM|ram_block~2659_combout ;
wire \FD|RAM|ram_block~2662_combout ;
wire \FD|RAM|ram_block~2663_combout ;
wire \FD|RAM|ram_block~2674_combout ;
wire \FD|MUX_ULA_MEM|q[13]~22_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a18 ;
wire \FD|MUX_RT_IMM|q[14]~33_combout ;
wire \FD|ULA|SOMA|CarryOut[13]~13_combout ;
wire \FD|ULA|MUX|Mux17~0_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a18 ;
wire \FD|BANCO_REG|saidaA[14]~19_combout ;
wire \FD|ULA|MUX|Mux17~1_combout ;
wire \FD|BANCO_REG|saidaB[14]~18_combout ;
wire \FD|RAM|ram_block~1141feeder_combout ;
wire \FD|RAM|ram_block~1141_q ;
wire \FD|RAM|ram_block~1173_q ;
wire \FD|RAM|ram_block~1109feeder_combout ;
wire \FD|RAM|ram_block~1109_q ;
wire \FD|RAM|ram_block~1077_q ;
wire \FD|RAM|ram_block~2679_combout ;
wire \FD|RAM|ram_block~2680_combout ;
wire \FD|RAM|ram_block~1237feeder_combout ;
wire \FD|RAM|ram_block~1237_q ;
wire \FD|RAM|ram_block~1301_q ;
wire \FD|RAM|ram_block~1269feeder_combout ;
wire \FD|RAM|ram_block~1269_q ;
wire \FD|RAM|ram_block~1205_q ;
wire \FD|RAM|ram_block~2677_combout ;
wire \FD|RAM|ram_block~2678_combout ;
wire \FD|RAM|ram_block~2681_combout ;
wire \FD|RAM|ram_block~1557feeder_combout ;
wire \FD|RAM|ram_block~1557_q ;
wire \FD|RAM|ram_block~1493_q ;
wire \FD|RAM|ram_block~1525feeder_combout ;
wire \FD|RAM|ram_block~1525_q ;
wire \FD|RAM|ram_block~1461_q ;
wire \FD|RAM|ram_block~2682_combout ;
wire \FD|RAM|ram_block~2683_combout ;
wire \FD|RAM|ram_block~1429feeder_combout ;
wire \FD|RAM|ram_block~1429_q ;
wire \FD|RAM|ram_block~1397_q ;
wire \FD|RAM|ram_block~1365feeder_combout ;
wire \FD|RAM|ram_block~1365_q ;
wire \FD|RAM|ram_block~1333_q ;
wire \FD|RAM|ram_block~2675_combout ;
wire \FD|RAM|ram_block~2676_combout ;
wire \FD|RAM|ram_block~2684_combout ;
wire \FD|RAM|ram_block~2069feeder_combout ;
wire \FD|RAM|ram_block~2069_q ;
wire \FD|RAM|ram_block~1941_q ;
wire \FD|RAM|ram_block~1813feeder_combout ;
wire \FD|RAM|ram_block~1813_q ;
wire \FD|RAM|ram_block~1685_q ;
wire \FD|RAM|ram_block~2713_combout ;
wire \FD|RAM|ram_block~2714_combout ;
wire \FD|RAM|ram_block~2037feeder_combout ;
wire \FD|RAM|ram_block~2037_q ;
wire \FD|RAM|ram_block~1781_q ;
wire \FD|RAM|ram_block~1909feeder_combout ;
wire \FD|RAM|ram_block~1909_q ;
wire \FD|RAM|ram_block~1653_q ;
wire \FD|RAM|ram_block~2706_combout ;
wire \FD|RAM|ram_block~2707_combout ;
wire \FD|RAM|ram_block~1877feeder_combout ;
wire \FD|RAM|ram_block~1877_q ;
wire \FD|RAM|ram_block~2005_q ;
wire \FD|RAM|ram_block~1749feeder_combout ;
wire \FD|RAM|ram_block~1749_q ;
wire \FD|RAM|ram_block~1621_q ;
wire \FD|RAM|ram_block~2708_combout ;
wire \FD|RAM|ram_block~2709_combout ;
wire \FD|RAM|ram_block~1717feeder_combout ;
wire \FD|RAM|ram_block~1717_q ;
wire \FD|RAM|ram_block~1973_q ;
wire \FD|RAM|ram_block~1845feeder_combout ;
wire \FD|RAM|ram_block~1845_q ;
wire \FD|RAM|ram_block~1589_q ;
wire \FD|RAM|ram_block~2710_combout ;
wire \FD|RAM|ram_block~2711_combout ;
wire \FD|RAM|ram_block~2712_combout ;
wire \FD|RAM|ram_block~2715_combout ;
wire \FD|RAM|ram_block~917feeder_combout ;
wire \FD|RAM|ram_block~917_q ;
wire \FD|RAM|ram_block~661_q ;
wire \FD|RAM|ram_block~2692_combout ;
wire \FD|RAM|ram_block~1045_q ;
wire \FD|RAM|ram_block~789feeder_combout ;
wire \FD|RAM|ram_block~789_q ;
wire \FD|RAM|ram_block~2693_combout ;
wire \FD|RAM|ram_block~725feeder_combout ;
wire \FD|RAM|ram_block~725_q ;
wire \FD|RAM|ram_block~981_q ;
wire \FD|RAM|ram_block~853feeder_combout ;
wire \FD|RAM|ram_block~853_q ;
wire \FD|RAM|ram_block~597_q ;
wire \FD|RAM|ram_block~2685_combout ;
wire \FD|RAM|ram_block~2686_combout ;
wire \FD|RAM|ram_block~693feeder_combout ;
wire \FD|RAM|ram_block~693_q ;
wire \FD|RAM|ram_block~565_q ;
wire \FD|RAM|ram_block~2689_combout ;
wire \FD|RAM|ram_block~821feeder_combout ;
wire \FD|RAM|ram_block~821_q ;
wire \FD|RAM|ram_block~949_q ;
wire \FD|RAM|ram_block~2690_combout ;
wire \FD|RAM|ram_block~885feeder_combout ;
wire \FD|RAM|ram_block~885_q ;
wire \FD|RAM|ram_block~1013_q ;
wire \FD|RAM|ram_block~757feeder_combout ;
wire \FD|RAM|ram_block~757_q ;
wire \FD|RAM|ram_block~629_q ;
wire \FD|RAM|ram_block~2687_combout ;
wire \FD|RAM|ram_block~2688_combout ;
wire \FD|RAM|ram_block~2691_combout ;
wire \FD|RAM|ram_block~2694_combout ;
wire \FD|RAM|ram_block~245feeder_combout ;
wire \FD|RAM|ram_block~245_q ;
wire \FD|RAM|ram_block~277_q ;
wire \FD|RAM|ram_block~213feeder_combout ;
wire \FD|RAM|ram_block~213_q ;
wire \FD|RAM|ram_block~181_q ;
wire \FD|RAM|ram_block~2695_combout ;
wire \FD|RAM|ram_block~2696_combout ;
wire \FD|RAM|ram_block~501feeder_combout ;
wire \FD|RAM|ram_block~501_q ;
wire \FD|RAM|ram_block~533_q ;
wire \FD|RAM|ram_block~469feeder_combout ;
wire \FD|RAM|ram_block~469_q ;
wire \FD|RAM|ram_block~437_q ;
wire \FD|RAM|ram_block~2702_combout ;
wire \FD|RAM|ram_block~2703_combout ;
wire \FD|RAM|ram_block~85feeder_combout ;
wire \FD|RAM|ram_block~85_q ;
wire \FD|RAM|ram_block~149_q ;
wire \FD|RAM|ram_block~117feeder_combout ;
wire \FD|RAM|ram_block~117_q ;
wire \FD|RAM|ram_block~53_q ;
wire \FD|RAM|ram_block~2699_combout ;
wire \FD|RAM|ram_block~2700_combout ;
wire \FD|RAM|ram_block~341feeder_combout ;
wire \FD|RAM|ram_block~341_q ;
wire \FD|RAM|ram_block~405_q ;
wire \FD|RAM|ram_block~373feeder_combout ;
wire \FD|RAM|ram_block~373_q ;
wire \FD|RAM|ram_block~309_q ;
wire \FD|RAM|ram_block~2697_combout ;
wire \FD|RAM|ram_block~2698_combout ;
wire \FD|RAM|ram_block~2701_combout ;
wire \FD|RAM|ram_block~2704_combout ;
wire \FD|RAM|ram_block~2705_combout ;
wire \FD|RAM|ram_block~2716_combout ;
wire \FD|MUX_ULA_MEM|q[14]~21_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a17 ;
wire \FD|BANCO_REG|saidaA[15]~18_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a17 ;
wire \FD|MUX_RT_IMM|q[15]~32_combout ;
wire \FD|ULA|SOMA|CarryOut[14]~14_combout ;
wire \FD|ULA|MUX|Mux16~0_combout ;
wire \FD|ULA|MUX|Mux16~1_combout ;
wire \FD|BANCO_REG|saidaB[15]~19_combout ;
wire \FD|RAM|ram_block~1814feeder_combout ;
wire \FD|RAM|ram_block~1814_q ;
wire \FD|RAM|ram_block~1686_q ;
wire \FD|RAM|ram_block~2755_combout ;
wire \FD|RAM|ram_block~2070feeder_combout ;
wire \FD|RAM|ram_block~2070_q ;
wire \FD|RAM|ram_block~1942_q ;
wire \FD|RAM|ram_block~2756_combout ;
wire \FD|RAM|ram_block~2038feeder_combout ;
wire \FD|RAM|ram_block~2038_q ;
wire \FD|RAM|ram_block~1782_q ;
wire \FD|RAM|ram_block~1910feeder_combout ;
wire \FD|RAM|ram_block~1910_q ;
wire \FD|RAM|ram_block~1654_q ;
wire \FD|RAM|ram_block~2748_combout ;
wire \FD|RAM|ram_block~2749_combout ;
wire \FD|RAM|ram_block~1846feeder_combout ;
wire \FD|RAM|ram_block~1846_q ;
wire \FD|RAM|ram_block~1590_q ;
wire \FD|RAM|ram_block~2752_combout ;
wire \FD|RAM|ram_block~1974_q ;
wire \FD|RAM|ram_block~1718feeder_combout ;
wire \FD|RAM|ram_block~1718_q ;
wire \FD|RAM|ram_block~2753_combout ;
wire \FD|RAM|ram_block~1878feeder_combout ;
wire \FD|RAM|ram_block~1878_q ;
wire \FD|RAM|ram_block~2006_q ;
wire \FD|RAM|ram_block~1750feeder_combout ;
wire \FD|RAM|ram_block~1750_q ;
wire \FD|RAM|ram_block~1622_q ;
wire \FD|RAM|ram_block~2750_combout ;
wire \FD|RAM|ram_block~2751_combout ;
wire \FD|RAM|ram_block~2754_combout ;
wire \FD|RAM|ram_block~2757_combout ;
wire \FD|RAM|ram_block~918feeder_combout ;
wire \FD|RAM|ram_block~918_q ;
wire \FD|RAM|ram_block~662_q ;
wire \FD|RAM|ram_block~2724_combout ;
wire \FD|RAM|ram_block~1046feeder_combout ;
wire \FD|RAM|ram_block~1046_q ;
wire \FD|RAM|ram_block~790_q ;
wire \FD|RAM|ram_block~2725_combout ;
wire \FD|RAM|ram_block~758feeder_combout ;
wire \FD|RAM|ram_block~758_q ;
wire \FD|RAM|ram_block~630_q ;
wire \FD|RAM|ram_block~2719_combout ;
wire \FD|RAM|ram_block~886feeder_combout ;
wire \FD|RAM|ram_block~886_q ;
wire \FD|RAM|ram_block~1014_q ;
wire \FD|RAM|ram_block~2720_combout ;
wire \FD|RAM|ram_block~822feeder_combout ;
wire \FD|RAM|ram_block~822_q ;
wire \FD|RAM|ram_block~950_q ;
wire \FD|RAM|ram_block~566_q ;
wire \FD|RAM|ram_block~694feeder_combout ;
wire \FD|RAM|ram_block~694_q ;
wire \FD|RAM|ram_block~2721_combout ;
wire \FD|RAM|ram_block~2722_combout ;
wire \FD|RAM|ram_block~2723_combout ;
wire \FD|RAM|ram_block~982feeder_combout ;
wire \FD|RAM|ram_block~982_q ;
wire \FD|RAM|ram_block~726_q ;
wire \FD|RAM|ram_block~854feeder_combout ;
wire \FD|RAM|ram_block~854_q ;
wire \FD|RAM|ram_block~598_q ;
wire \FD|RAM|ram_block~2717_combout ;
wire \FD|RAM|ram_block~2718_combout ;
wire \FD|RAM|ram_block~2726_combout ;
wire \FD|RAM|ram_block~406feeder_combout ;
wire \FD|RAM|ram_block~406_q ;
wire \FD|RAM|ram_block~342feeder_combout ;
wire \FD|RAM|ram_block~342_q ;
wire \FD|RAM|ram_block~374feeder_combout ;
wire \FD|RAM|ram_block~374_q ;
wire \FD|RAM|ram_block~310feeder_combout ;
wire \FD|RAM|ram_block~310_q ;
wire \FD|RAM|ram_block~2739_combout ;
wire \FD|RAM|ram_block~2740_combout ;
wire \FD|RAM|ram_block~86feeder_combout ;
wire \FD|RAM|ram_block~86_q ;
wire \FD|RAM|ram_block~150_q ;
wire \FD|RAM|ram_block~118feeder_combout ;
wire \FD|RAM|ram_block~118_q ;
wire \FD|RAM|ram_block~54_q ;
wire \FD|RAM|ram_block~2741_combout ;
wire \FD|RAM|ram_block~2742_combout ;
wire \FD|RAM|ram_block~2743_combout ;
wire \FD|RAM|ram_block~502feeder_combout ;
wire \FD|RAM|ram_block~502_q ;
wire \FD|RAM|ram_block~534_q ;
wire \FD|RAM|ram_block~470feeder_combout ;
wire \FD|RAM|ram_block~470_q ;
wire \FD|RAM|ram_block~438_q ;
wire \FD|RAM|ram_block~2744_combout ;
wire \FD|RAM|ram_block~2745_combout ;
wire \FD|RAM|ram_block~246feeder_combout ;
wire \FD|RAM|ram_block~246_q ;
wire \FD|RAM|ram_block~278_q ;
wire \FD|RAM|ram_block~214feeder_combout ;
wire \FD|RAM|ram_block~214_q ;
wire \FD|RAM|ram_block~182_q ;
wire \FD|RAM|ram_block~2737_combout ;
wire \FD|RAM|ram_block~2738_combout ;
wire \FD|RAM|ram_block~2746_combout ;
wire \FD|RAM|ram_block~1494feeder_combout ;
wire \FD|RAM|ram_block~1494_q ;
wire \FD|RAM|ram_block~1558_q ;
wire \FD|RAM|ram_block~1526feeder_combout ;
wire \FD|RAM|ram_block~1526_q ;
wire \FD|RAM|ram_block~1462_q ;
wire \FD|RAM|ram_block~2734_combout ;
wire \FD|RAM|ram_block~2735_combout ;
wire \FD|RAM|ram_block~1398feeder_combout ;
wire \FD|RAM|ram_block~1398_q ;
wire \FD|RAM|ram_block~1430_q ;
wire \FD|RAM|ram_block~1366feeder_combout ;
wire \FD|RAM|ram_block~1366_q ;
wire \FD|RAM|ram_block~1334_q ;
wire \FD|RAM|ram_block~2727_combout ;
wire \FD|RAM|ram_block~2728_combout ;
wire \FD|RAM|ram_block~1238feeder_combout ;
wire \FD|RAM|ram_block~1238_q ;
wire \FD|RAM|ram_block~1302_q ;
wire \FD|RAM|ram_block~1270feeder_combout ;
wire \FD|RAM|ram_block~1270_q ;
wire \FD|RAM|ram_block~1206_q ;
wire \FD|RAM|ram_block~2729_combout ;
wire \FD|RAM|ram_block~2730_combout ;
wire \FD|RAM|ram_block~1142feeder_combout ;
wire \FD|RAM|ram_block~1142_q ;
wire \FD|RAM|ram_block~1174_q ;
wire \FD|RAM|ram_block~1110feeder_combout ;
wire \FD|RAM|ram_block~1110_q ;
wire \FD|RAM|ram_block~1078_q ;
wire \FD|RAM|ram_block~2731_combout ;
wire \FD|RAM|ram_block~2732_combout ;
wire \FD|RAM|ram_block~2733_combout ;
wire \FD|RAM|ram_block~2736_combout ;
wire \FD|RAM|ram_block~2747_combout ;
wire \FD|RAM|ram_block~2758_combout ;
wire \FD|MUX_ULA_MEM|q[15]~20_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a16 ;
wire \FD|BANCO_REG|saidaA[16]~17_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a16 ;
wire \FD|MUX_RT_IMM|q[16]~31_combout ;
wire \FD|ULA|SOMA|CarryOut[15]~15_combout ;
wire \FD|ULA|MUX|Mux15~0_combout ;
wire \FD|ULA|MUX|Mux15~1_combout ;
wire \FD|BANCO_REG|saidaB[16]~20_combout ;
wire \FD|RAM|ram_block~2039feeder_combout ;
wire \FD|RAM|ram_block~2039_q ;
wire \FD|RAM|ram_block~1783_q ;
wire \FD|RAM|ram_block~1655_q ;
wire \FD|RAM|ram_block~1911feeder_combout ;
wire \FD|RAM|ram_block~1911_q ;
wire \FD|RAM|ram_block~2790_combout ;
wire \FD|RAM|ram_block~2791_combout ;
wire \FD|RAM|ram_block~2071feeder_combout ;
wire \FD|RAM|ram_block~2071_q ;
wire \FD|RAM|ram_block~1815feeder_combout ;
wire \FD|RAM|ram_block~1815_q ;
wire \FD|RAM|ram_block~1687_q ;
wire \FD|RAM|ram_block~2797_combout ;
wire \FD|RAM|ram_block~1943_q ;
wire \FD|RAM|ram_block~2798_combout ;
wire \FD|RAM|ram_block~1879feeder_combout ;
wire \FD|RAM|ram_block~1879_q ;
wire \FD|RAM|ram_block~1751feeder_combout ;
wire \FD|RAM|ram_block~1751_q ;
wire \FD|RAM|ram_block~1623_q ;
wire \FD|RAM|ram_block~2792_combout ;
wire \FD|RAM|ram_block~2007_q ;
wire \FD|RAM|ram_block~2793_combout ;
wire \FD|RAM|ram_block~1719feeder_combout ;
wire \FD|RAM|ram_block~1719_q ;
wire \FD|RAM|ram_block~1975_q ;
wire \FD|RAM|ram_block~1847feeder_combout ;
wire \FD|RAM|ram_block~1847_q ;
wire \FD|RAM|ram_block~1591_q ;
wire \FD|RAM|ram_block~2794_combout ;
wire \FD|RAM|ram_block~2795_combout ;
wire \FD|RAM|ram_block~2796_combout ;
wire \FD|RAM|ram_block~2799_combout ;
wire \FD|RAM|ram_block~1399feeder_combout ;
wire \FD|RAM|ram_block~1399_q ;
wire \FD|RAM|ram_block~1431_q ;
wire \FD|RAM|ram_block~1367feeder_combout ;
wire \FD|RAM|ram_block~1367_q ;
wire \FD|RAM|ram_block~1335_q ;
wire \FD|RAM|ram_block~2759_combout ;
wire \FD|RAM|ram_block~2760_combout ;
wire \FD|RAM|ram_block~1559feeder_combout ;
wire \FD|RAM|ram_block~1559_q ;
wire \FD|RAM|ram_block~1495_q ;
wire \FD|RAM|ram_block~1527feeder_combout ;
wire \FD|RAM|ram_block~1527_q ;
wire \FD|RAM|ram_block~1463_q ;
wire \FD|RAM|ram_block~2766_combout ;
wire \FD|RAM|ram_block~2767_combout ;
wire \FD|RAM|ram_block~1143feeder_combout ;
wire \FD|RAM|ram_block~1143_q ;
wire \FD|RAM|ram_block~1175_q ;
wire \FD|RAM|ram_block~1111feeder_combout ;
wire \FD|RAM|ram_block~1111_q ;
wire \FD|RAM|ram_block~1079_q ;
wire \FD|RAM|ram_block~2763_combout ;
wire \FD|RAM|ram_block~2764_combout ;
wire \FD|RAM|ram_block~1239feeder_combout ;
wire \FD|RAM|ram_block~1239_q ;
wire \FD|RAM|ram_block~1271feeder_combout ;
wire \FD|RAM|ram_block~1271_q ;
wire \FD|RAM|ram_block~1207_q ;
wire \FD|RAM|ram_block~2761_combout ;
wire \FD|RAM|ram_block~1303_q ;
wire \FD|RAM|ram_block~2762_combout ;
wire \FD|RAM|ram_block~2765_combout ;
wire \FD|RAM|ram_block~2768_combout ;
wire \FD|RAM|ram_block~855feeder_combout ;
wire \FD|RAM|ram_block~855_q ;
wire \FD|RAM|ram_block~599_q ;
wire \FD|RAM|ram_block~2769_combout ;
wire \FD|RAM|ram_block~727feeder_combout ;
wire \FD|RAM|ram_block~727_q ;
wire \FD|RAM|ram_block~983_q ;
wire \FD|RAM|ram_block~2770_combout ;
wire \FD|RAM|ram_block~919feeder_combout ;
wire \FD|RAM|ram_block~919_q ;
wire \FD|RAM|ram_block~663_q ;
wire \FD|RAM|ram_block~2776_combout ;
wire \FD|RAM|ram_block~1047_q ;
wire \FD|RAM|ram_block~791feeder_combout ;
wire \FD|RAM|ram_block~791_q ;
wire \FD|RAM|ram_block~2777_combout ;
wire \FD|RAM|ram_block~759feeder_combout ;
wire \FD|RAM|ram_block~759_q ;
wire \FD|RAM|ram_block~631_q ;
wire \FD|RAM|ram_block~2771_combout ;
wire \FD|RAM|ram_block~887feeder_combout ;
wire \FD|RAM|ram_block~887_q ;
wire \FD|RAM|ram_block~1015_q ;
wire \FD|RAM|ram_block~2772_combout ;
wire \FD|RAM|ram_block~823feeder_combout ;
wire \FD|RAM|ram_block~823_q ;
wire \FD|RAM|ram_block~951_q ;
wire \FD|RAM|ram_block~695feeder_combout ;
wire \FD|RAM|ram_block~695_q ;
wire \FD|RAM|ram_block~567_q ;
wire \FD|RAM|ram_block~2773_combout ;
wire \FD|RAM|ram_block~2774_combout ;
wire \FD|RAM|ram_block~2775_combout ;
wire \FD|RAM|ram_block~2778_combout ;
wire \FD|RAM|ram_block~247feeder_combout ;
wire \FD|RAM|ram_block~247_q ;
wire \FD|RAM|ram_block~279_q ;
wire \FD|RAM|ram_block~215feeder_combout ;
wire \FD|RAM|ram_block~215_q ;
wire \FD|RAM|ram_block~183_q ;
wire \FD|RAM|ram_block~2779_combout ;
wire \FD|RAM|ram_block~2780_combout ;
wire \FD|RAM|ram_block~503feeder_combout ;
wire \FD|RAM|ram_block~503_q ;
wire \FD|RAM|ram_block~535feeder_combout ;
wire \FD|RAM|ram_block~535_q ;
wire \FD|RAM|ram_block~471feeder_combout ;
wire \FD|RAM|ram_block~471_q ;
wire \FD|RAM|ram_block~439feeder_combout ;
wire \FD|RAM|ram_block~439_q ;
wire \FD|RAM|ram_block~2786_combout ;
wire \FD|RAM|ram_block~2787_combout ;
wire \FD|RAM|ram_block~87feeder_combout ;
wire \FD|RAM|ram_block~87_q ;
wire \FD|RAM|ram_block~151_q ;
wire \FD|RAM|ram_block~119feeder_combout ;
wire \FD|RAM|ram_block~119_q ;
wire \FD|RAM|ram_block~55_q ;
wire \FD|RAM|ram_block~2783_combout ;
wire \FD|RAM|ram_block~2784_combout ;
wire \FD|RAM|ram_block~343feeder_combout ;
wire \FD|RAM|ram_block~343_q ;
wire \FD|RAM|ram_block~407_q ;
wire \FD|RAM|ram_block~375feeder_combout ;
wire \FD|RAM|ram_block~375_q ;
wire \FD|RAM|ram_block~311_q ;
wire \FD|RAM|ram_block~2781_combout ;
wire \FD|RAM|ram_block~2782_combout ;
wire \FD|RAM|ram_block~2785_combout ;
wire \FD|RAM|ram_block~2788_combout ;
wire \FD|RAM|ram_block~2789_combout ;
wire \FD|RAM|ram_block~2800_combout ;
wire \FD|MUX_ULA_MEM|q[16]~19_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a15 ;
wire \FD|BANCO_REG|saidaA[17]~16_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a15 ;
wire \FD|MUX_RT_IMM|q[17]~30_combout ;
wire \FD|ULA|SOMA|CarryOut[16]~16_combout ;
wire \FD|ULA|MUX|Mux14~0_combout ;
wire \FD|ULA|MUX|Mux14~1_combout ;
wire \FD|BANCO_REG|saidaB[17]~21_combout ;
wire \FD|RAM|ram_block~1784feeder_combout ;
wire \FD|RAM|ram_block~1784_q ;
wire \FD|RAM|ram_block~760_q ;
wire \FD|RAM|ram_block~1272feeder_combout ;
wire \FD|RAM|ram_block~1272_q ;
wire \FD|RAM|ram_block~248_q ;
wire \FD|RAM|ram_block~2801_combout ;
wire \FD|RAM|ram_block~2802_combout ;
wire \FD|RAM|ram_block~2040feeder_combout ;
wire \FD|RAM|ram_block~2040_q ;
wire \FD|RAM|ram_block~1016_q ;
wire \FD|RAM|ram_block~1528feeder_combout ;
wire \FD|RAM|ram_block~1528_q ;
wire \FD|RAM|ram_block~504_q ;
wire \FD|RAM|ram_block~2808_combout ;
wire \FD|RAM|ram_block~2809_combout ;
wire \FD|RAM|ram_block~1400feeder_combout ;
wire \FD|RAM|ram_block~1400_q ;
wire \FD|RAM|ram_block~1912_q ;
wire \FD|RAM|ram_block~376_q ;
wire \FD|RAM|ram_block~888feeder_combout ;
wire \FD|RAM|ram_block~888_q ;
wire \FD|RAM|ram_block~2803_combout ;
wire \FD|RAM|ram_block~2804_combout ;
wire \FD|RAM|ram_block~1144feeder_combout ;
wire \FD|RAM|ram_block~1144_q ;
wire \FD|RAM|ram_block~1656_q ;
wire \FD|RAM|ram_block~632feeder_combout ;
wire \FD|RAM|ram_block~632_q ;
wire \FD|RAM|ram_block~120_q ;
wire \FD|RAM|ram_block~2805_combout ;
wire \FD|RAM|ram_block~2806_combout ;
wire \FD|RAM|ram_block~2807_combout ;
wire \FD|RAM|ram_block~2810_combout ;
wire \FD|RAM|ram_block~1944feeder_combout ;
wire \FD|RAM|ram_block~1944_q ;
wire \FD|RAM|ram_block~1432_q ;
wire \FD|RAM|ram_block~920feeder_combout ;
wire \FD|RAM|ram_block~920_q ;
wire \FD|RAM|ram_block~408_q ;
wire \FD|RAM|ram_block~2832_combout ;
wire \FD|RAM|ram_block~2833_combout ;
wire \FD|RAM|ram_block~2072feeder_combout ;
wire \FD|RAM|ram_block~2072_q ;
wire \FD|RAM|ram_block~1560feeder_combout ;
wire \FD|RAM|ram_block~1560_q ;
wire \FD|RAM|ram_block~536_q ;
wire \FD|RAM|ram_block~2839_combout ;
wire \FD|RAM|ram_block~1048_q ;
wire \FD|RAM|ram_block~2840_combout ;
wire \FD|RAM|ram_block~792feeder_combout ;
wire \FD|RAM|ram_block~792_q ;
wire \FD|RAM|ram_block~1816_q ;
wire \FD|RAM|ram_block~1304feeder_combout ;
wire \FD|RAM|ram_block~1304_q ;
wire \FD|RAM|ram_block~280_q ;
wire \FD|RAM|ram_block~2834_combout ;
wire \FD|RAM|ram_block~2835_combout ;
wire \FD|RAM|ram_block~1176feeder_combout ;
wire \FD|RAM|ram_block~1176_q ;
wire \FD|RAM|ram_block~1688_q ;
wire \FD|RAM|ram_block~664feeder_combout ;
wire \FD|RAM|ram_block~664_q ;
wire \FD|RAM|ram_block~152_q ;
wire \FD|RAM|ram_block~2836_combout ;
wire \FD|RAM|ram_block~2837_combout ;
wire \FD|RAM|ram_block~2838_combout ;
wire \FD|RAM|ram_block~2841_combout ;
wire \FD|RAM|ram_block~1208feeder_combout ;
wire \FD|RAM|ram_block~1208_q ;
wire \FD|RAM|ram_block~184_q ;
wire \FD|RAM|ram_block~2821_combout ;
wire \FD|RAM|ram_block~1720_q ;
wire \FD|RAM|ram_block~696feeder_combout ;
wire \FD|RAM|ram_block~696_q ;
wire \FD|RAM|ram_block~2822_combout ;
wire \FD|RAM|ram_block~952feeder_combout ;
wire \FD|RAM|ram_block~952_q ;
wire \FD|RAM|ram_block~1976_q ;
wire \FD|RAM|ram_block~1464feeder_combout ;
wire \FD|RAM|ram_block~1464_q ;
wire \FD|RAM|ram_block~440_q ;
wire \FD|RAM|ram_block~2828_combout ;
wire \FD|RAM|ram_block~2829_combout ;
wire \FD|RAM|ram_block~568feeder_combout ;
wire \FD|RAM|ram_block~568_q ;
wire \FD|RAM|ram_block~56_q ;
wire \FD|RAM|ram_block~2825_combout ;
wire \FD|RAM|ram_block~1592_q ;
wire \FD|RAM|ram_block~1080feeder_combout ;
wire \FD|RAM|ram_block~1080_q ;
wire \FD|RAM|ram_block~2826_combout ;
wire \FD|RAM|ram_block~1336feeder_combout ;
wire \FD|RAM|ram_block~1336_q ;
wire \FD|RAM|ram_block~312_q ;
wire \FD|RAM|ram_block~824feeder_combout ;
wire \FD|RAM|ram_block~824_q ;
wire \FD|RAM|ram_block~2823_combout ;
wire \FD|RAM|ram_block~1848_q ;
wire \FD|RAM|ram_block~2824_combout ;
wire \FD|RAM|ram_block~2827_combout ;
wire \FD|RAM|ram_block~2830_combout ;
wire \FD|RAM|ram_block~984feeder_combout ;
wire \FD|RAM|ram_block~984_q ;
wire \FD|RAM|ram_block~2008_q ;
wire \FD|RAM|ram_block~1496feeder_combout ;
wire \FD|RAM|ram_block~1496_q ;
wire \FD|RAM|ram_block~472_q ;
wire \FD|RAM|ram_block~2818_combout ;
wire \FD|RAM|ram_block~2819_combout ;
wire \FD|RAM|ram_block~1368feeder_combout ;
wire \FD|RAM|ram_block~1368_q ;
wire \FD|RAM|ram_block~1880_q ;
wire \FD|RAM|ram_block~856feeder_combout ;
wire \FD|RAM|ram_block~856_q ;
wire \FD|RAM|ram_block~344_q ;
wire \FD|RAM|ram_block~2811_combout ;
wire \FD|RAM|ram_block~2812_combout ;
wire \FD|RAM|ram_block~1112feeder_combout ;
wire \FD|RAM|ram_block~1112_q ;
wire \FD|RAM|ram_block~600feeder_combout ;
wire \FD|RAM|ram_block~600_q ;
wire \FD|RAM|ram_block~88_q ;
wire \FD|RAM|ram_block~2815_combout ;
wire \FD|RAM|ram_block~1624_q ;
wire \FD|RAM|ram_block~2816_combout ;
wire \FD|RAM|ram_block~728feeder_combout ;
wire \FD|RAM|ram_block~728_q ;
wire \FD|RAM|ram_block~1752_q ;
wire \FD|RAM|ram_block~1240feeder_combout ;
wire \FD|RAM|ram_block~1240_q ;
wire \FD|RAM|ram_block~216_q ;
wire \FD|RAM|ram_block~2813_combout ;
wire \FD|RAM|ram_block~2814_combout ;
wire \FD|RAM|ram_block~2817_combout ;
wire \FD|RAM|ram_block~2820_combout ;
wire \FD|RAM|ram_block~2831_combout ;
wire \FD|RAM|ram_block~2842_combout ;
wire \FD|MUX_ULA_MEM|q[17]~18_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a14 ;
wire \FD|BANCO_REG|saidaA[18]~15_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a14 ;
wire \FD|MUX_RT_IMM|q[18]~29_combout ;
wire \FD|ULA|SOMA|CarryOut[17]~17_combout ;
wire \FD|ULA|MUX|Mux13~0_combout ;
wire \FD|ULA|MUX|Mux13~1_combout ;
wire \FD|BANCO_REG|saidaB[18]~22_combout ;
wire \FD|RAM|ram_block~601feeder_combout ;
wire \FD|RAM|ram_block~601_q ;
wire \FD|RAM|ram_block~1625_q ;
wire \FD|RAM|ram_block~1113feeder_combout ;
wire \FD|RAM|ram_block~1113_q ;
wire \FD|RAM|ram_block~89_q ;
wire \FD|RAM|ram_block~2863_combout ;
wire \FD|RAM|ram_block~2864_combout ;
wire \FD|RAM|ram_block~1177feeder_combout ;
wire \FD|RAM|ram_block~1177_q ;
wire \FD|RAM|ram_block~153_q ;
wire \FD|RAM|ram_block~2870_combout ;
wire \FD|RAM|ram_block~1689_q ;
wire \FD|RAM|ram_block~665feeder_combout ;
wire \FD|RAM|ram_block~665_q ;
wire \FD|RAM|ram_block~2871_combout ;
wire \FD|RAM|ram_block~1145feeder_combout ;
wire \FD|RAM|ram_block~1145_q ;
wire \FD|RAM|ram_block~1657_q ;
wire \FD|RAM|ram_block~633feeder_combout ;
wire \FD|RAM|ram_block~633_q ;
wire \FD|RAM|ram_block~121_q ;
wire \FD|RAM|ram_block~2865_combout ;
wire \FD|RAM|ram_block~2866_combout ;
wire \FD|RAM|ram_block~569feeder_combout ;
wire \FD|RAM|ram_block~569_q ;
wire \FD|RAM|ram_block~57_q ;
wire \FD|RAM|ram_block~2867_combout ;
wire \FD|RAM|ram_block~1593_q ;
wire \FD|RAM|ram_block~1081feeder_combout ;
wire \FD|RAM|ram_block~1081_q ;
wire \FD|RAM|ram_block~2868_combout ;
wire \FD|RAM|ram_block~2869_combout ;
wire \FD|RAM|ram_block~2872_combout ;
wire \FD|RAM|ram_block~1305feeder_combout ;
wire \FD|RAM|ram_block~1305_q ;
wire \FD|RAM|ram_block~281_q ;
wire \FD|RAM|ram_block~2860_combout ;
wire \FD|RAM|ram_block~1817_q ;
wire \FD|RAM|ram_block~793feeder_combout ;
wire \FD|RAM|ram_block~793_q ;
wire \FD|RAM|ram_block~2861_combout ;
wire \FD|RAM|ram_block~1273feeder_combout ;
wire \FD|RAM|ram_block~1273_q ;
wire \FD|RAM|ram_block~1785_q ;
wire \FD|RAM|ram_block~761feeder_combout ;
wire \FD|RAM|ram_block~761_q ;
wire \FD|RAM|ram_block~249_q ;
wire \FD|RAM|ram_block~2853_combout ;
wire \FD|RAM|ram_block~2854_combout ;
wire \FD|RAM|ram_block~729feeder_combout ;
wire \FD|RAM|ram_block~729_q ;
wire \FD|RAM|ram_block~1753_q ;
wire \FD|RAM|ram_block~217_q ;
wire \FD|RAM|ram_block~1241feeder_combout ;
wire \FD|RAM|ram_block~1241_q ;
wire \FD|RAM|ram_block~2855_combout ;
wire \FD|RAM|ram_block~2856_combout ;
wire \FD|RAM|ram_block~1209feeder_combout ;
wire \FD|RAM|ram_block~1209_q ;
wire \FD|RAM|ram_block~1721_q ;
wire \FD|RAM|ram_block~185_q ;
wire \FD|RAM|ram_block~697feeder_combout ;
wire \FD|RAM|ram_block~697_q ;
wire \FD|RAM|ram_block~2857_combout ;
wire \FD|RAM|ram_block~2858_combout ;
wire \FD|RAM|ram_block~2859_combout ;
wire \FD|RAM|ram_block~2862_combout ;
wire \FD|RAM|ram_block~2873_combout ;
wire \FD|RAM|ram_block~1881feeder_combout ;
wire \FD|RAM|ram_block~1881_q ;
wire \FD|RAM|ram_block~857_q ;
wire \FD|RAM|ram_block~1369feeder_combout ;
wire \FD|RAM|ram_block~1369_q ;
wire \FD|RAM|ram_block~345_q ;
wire \FD|RAM|ram_block~2843_combout ;
wire \FD|RAM|ram_block~2844_combout ;
wire \FD|RAM|ram_block~1945feeder_combout ;
wire \FD|RAM|ram_block~1945_q ;
wire \FD|RAM|ram_block~921_q ;
wire \FD|RAM|ram_block~1433feeder_combout ;
wire \FD|RAM|ram_block~1433_q ;
wire \FD|RAM|ram_block~409_q ;
wire \FD|RAM|ram_block~2850_combout ;
wire \FD|RAM|ram_block~2851_combout ;
wire \FD|RAM|ram_block~1401feeder_combout ;
wire \FD|RAM|ram_block~1401_q ;
wire \FD|RAM|ram_block~1913_q ;
wire \FD|RAM|ram_block~377_q ;
wire \FD|RAM|ram_block~889feeder_combout ;
wire \FD|RAM|ram_block~889_q ;
wire \FD|RAM|ram_block~2845_combout ;
wire \FD|RAM|ram_block~2846_combout ;
wire \FD|RAM|ram_block~825feeder_combout ;
wire \FD|RAM|ram_block~825_q ;
wire \FD|RAM|ram_block~313_q ;
wire \FD|RAM|ram_block~2847_combout ;
wire \FD|RAM|ram_block~1337feeder_combout ;
wire \FD|RAM|ram_block~1337_q ;
wire \FD|RAM|ram_block~1849_q ;
wire \FD|RAM|ram_block~2848_combout ;
wire \FD|RAM|ram_block~2849_combout ;
wire \FD|RAM|ram_block~2852_combout ;
wire \FD|RAM|ram_block~2073feeder_combout ;
wire \FD|RAM|ram_block~2073_q ;
wire \FD|RAM|ram_block~1049_q ;
wire \FD|RAM|ram_block~1561feeder_combout ;
wire \FD|RAM|ram_block~1561_q ;
wire \FD|RAM|ram_block~537_q ;
wire \FD|RAM|ram_block~2881_combout ;
wire \FD|RAM|ram_block~2882_combout ;
wire \FD|RAM|ram_block~2041feeder_combout ;
wire \FD|RAM|ram_block~2041_q ;
wire \FD|RAM|ram_block~1529_q ;
wire \FD|RAM|ram_block~1017feeder_combout ;
wire \FD|RAM|ram_block~1017_q ;
wire \FD|RAM|ram_block~505_q ;
wire \FD|RAM|ram_block~2874_combout ;
wire \FD|RAM|ram_block~2875_combout ;
wire \FD|RAM|ram_block~1465feeder_combout ;
wire \FD|RAM|ram_block~1465_q ;
wire \FD|RAM|ram_block~953feeder_combout ;
wire \FD|RAM|ram_block~953_q ;
wire \FD|RAM|ram_block~441_q ;
wire \FD|RAM|ram_block~2878_combout ;
wire \FD|RAM|ram_block~1977_q ;
wire \FD|RAM|ram_block~2879_combout ;
wire \FD|RAM|ram_block~985feeder_combout ;
wire \FD|RAM|ram_block~985_q ;
wire \FD|RAM|ram_block~2009_q ;
wire \FD|RAM|ram_block~1497feeder_combout ;
wire \FD|RAM|ram_block~1497_q ;
wire \FD|RAM|ram_block~473_q ;
wire \FD|RAM|ram_block~2876_combout ;
wire \FD|RAM|ram_block~2877_combout ;
wire \FD|RAM|ram_block~2880_combout ;
wire \FD|RAM|ram_block~2883_combout ;
wire \FD|RAM|ram_block~2884_combout ;
wire \FD|MUX_ULA_MEM|q[18]~17_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a13 ;
wire \FD|BANCO_REG|saidaA[19]~14_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a13 ;
wire \FD|MUX_RT_IMM|q[19]~28_combout ;
wire \FD|ULA|SOMA|CarryOut[18]~18_combout ;
wire \FD|ULA|MUX|Mux12~0_combout ;
wire \FD|ULA|MUX|Mux12~1_combout ;
wire \FD|BANCO_REG|saidaB[19]~23_combout ;
wire \FD|RAM|ram_block~1914feeder_combout ;
wire \FD|RAM|ram_block~1914_q ;
wire \FD|RAM|ram_block~1658_q ;
wire \FD|RAM|ram_block~2916_combout ;
wire \FD|RAM|ram_block~2042feeder_combout ;
wire \FD|RAM|ram_block~2042_q ;
wire \FD|RAM|ram_block~1786_q ;
wire \FD|RAM|ram_block~2917_combout ;
wire \FD|RAM|ram_block~2074feeder_combout ;
wire \FD|RAM|ram_block~2074_q ;
wire \FD|RAM|ram_block~1946_q ;
wire \FD|RAM|ram_block~1818feeder_combout ;
wire \FD|RAM|ram_block~1818_q ;
wire \FD|RAM|ram_block~1690_q ;
wire \FD|RAM|ram_block~2923_combout ;
wire \FD|RAM|ram_block~2924_combout ;
wire \FD|RAM|ram_block~1722feeder_combout ;
wire \FD|RAM|ram_block~1722_q ;
wire \FD|RAM|ram_block~1978_q ;
wire \FD|RAM|ram_block~1850feeder_combout ;
wire \FD|RAM|ram_block~1850_q ;
wire \FD|RAM|ram_block~1594_q ;
wire \FD|RAM|ram_block~2920_combout ;
wire \FD|RAM|ram_block~2921_combout ;
wire \FD|RAM|ram_block~1882feeder_combout ;
wire \FD|RAM|ram_block~1882_q ;
wire \FD|RAM|ram_block~1626_q ;
wire \FD|RAM|ram_block~1754feeder_combout ;
wire \FD|RAM|ram_block~1754_q ;
wire \FD|RAM|ram_block~2918_combout ;
wire \FD|RAM|ram_block~2010_q ;
wire \FD|RAM|ram_block~2919_combout ;
wire \FD|RAM|ram_block~2922_combout ;
wire \FD|RAM|ram_block~2925_combout ;
wire \FD|RAM|ram_block~986feeder_combout ;
wire \FD|RAM|ram_block~986_q ;
wire \FD|RAM|ram_block~730_q ;
wire \FD|RAM|ram_block~858feeder_combout ;
wire \FD|RAM|ram_block~858_q ;
wire \FD|RAM|ram_block~602_q ;
wire \FD|RAM|ram_block~2885_combout ;
wire \FD|RAM|ram_block~2886_combout ;
wire \FD|RAM|ram_block~1050feeder_combout ;
wire \FD|RAM|ram_block~1050_q ;
wire \FD|RAM|ram_block~794_q ;
wire \FD|RAM|ram_block~922feeder_combout ;
wire \FD|RAM|ram_block~922_q ;
wire \FD|RAM|ram_block~666_q ;
wire \FD|RAM|ram_block~2892_combout ;
wire \FD|RAM|ram_block~2893_combout ;
wire \FD|RAM|ram_block~826feeder_combout ;
wire \FD|RAM|ram_block~826_q ;
wire \FD|RAM|ram_block~954_q ;
wire \FD|RAM|ram_block~570_q ;
wire \FD|RAM|ram_block~698feeder_combout ;
wire \FD|RAM|ram_block~698_q ;
wire \FD|RAM|ram_block~2889_combout ;
wire \FD|RAM|ram_block~2890_combout ;
wire \FD|RAM|ram_block~890feeder_combout ;
wire \FD|RAM|ram_block~890_q ;
wire \FD|RAM|ram_block~762feeder_combout ;
wire \FD|RAM|ram_block~762_q ;
wire \FD|RAM|ram_block~634_q ;
wire \FD|RAM|ram_block~2887_combout ;
wire \FD|RAM|ram_block~1018_q ;
wire \FD|RAM|ram_block~2888_combout ;
wire \FD|RAM|ram_block~2891_combout ;
wire \FD|RAM|ram_block~2894_combout ;
wire \FD|RAM|ram_block~250feeder_combout ;
wire \FD|RAM|ram_block~250_q ;
wire \FD|RAM|ram_block~282_q ;
wire \FD|RAM|ram_block~218feeder_combout ;
wire \FD|RAM|ram_block~218_q ;
wire \FD|RAM|ram_block~186_q ;
wire \FD|RAM|ram_block~2905_combout ;
wire \FD|RAM|ram_block~2906_combout ;
wire \FD|RAM|ram_block~506feeder_combout ;
wire \FD|RAM|ram_block~506_q ;
wire \FD|RAM|ram_block~538_q ;
wire \FD|RAM|ram_block~474feeder_combout ;
wire \FD|RAM|ram_block~474_q ;
wire \FD|RAM|ram_block~442_q ;
wire \FD|RAM|ram_block~2912_combout ;
wire \FD|RAM|ram_block~2913_combout ;
wire \FD|RAM|ram_block~90feeder_combout ;
wire \FD|RAM|ram_block~90_q ;
wire \FD|RAM|ram_block~154_q ;
wire \FD|RAM|ram_block~122feeder_combout ;
wire \FD|RAM|ram_block~122_q ;
wire \FD|RAM|ram_block~58_q ;
wire \FD|RAM|ram_block~2909_combout ;
wire \FD|RAM|ram_block~2910_combout ;
wire \FD|RAM|ram_block~346feeder_combout ;
wire \FD|RAM|ram_block~346_q ;
wire \FD|RAM|ram_block~410_q ;
wire \FD|RAM|ram_block~378feeder_combout ;
wire \FD|RAM|ram_block~378_q ;
wire \FD|RAM|ram_block~314_q ;
wire \FD|RAM|ram_block~2907_combout ;
wire \FD|RAM|ram_block~2908_combout ;
wire \FD|RAM|ram_block~2911_combout ;
wire \FD|RAM|ram_block~2914_combout ;
wire \FD|RAM|ram_block~1498feeder_combout ;
wire \FD|RAM|ram_block~1498_q ;
wire \FD|RAM|ram_block~1562_q ;
wire \FD|RAM|ram_block~1530feeder_combout ;
wire \FD|RAM|ram_block~1530_q ;
wire \FD|RAM|ram_block~1466_q ;
wire \FD|RAM|ram_block~2902_combout ;
wire \FD|RAM|ram_block~2903_combout ;
wire \FD|RAM|ram_block~1402feeder_combout ;
wire \FD|RAM|ram_block~1402_q ;
wire \FD|RAM|ram_block~1434_q ;
wire \FD|RAM|ram_block~1370feeder_combout ;
wire \FD|RAM|ram_block~1370_q ;
wire \FD|RAM|ram_block~1338_q ;
wire \FD|RAM|ram_block~2895_combout ;
wire \FD|RAM|ram_block~2896_combout ;
wire \FD|RAM|ram_block~1242feeder_combout ;
wire \FD|RAM|ram_block~1242_q ;
wire \FD|RAM|ram_block~1306_q ;
wire \FD|RAM|ram_block~1274feeder_combout ;
wire \FD|RAM|ram_block~1274_q ;
wire \FD|RAM|ram_block~1210_q ;
wire \FD|RAM|ram_block~2897_combout ;
wire \FD|RAM|ram_block~2898_combout ;
wire \FD|RAM|ram_block~1146feeder_combout ;
wire \FD|RAM|ram_block~1146_q ;
wire \FD|RAM|ram_block~1178_q ;
wire \FD|RAM|ram_block~1114feeder_combout ;
wire \FD|RAM|ram_block~1114_q ;
wire \FD|RAM|ram_block~1082_q ;
wire \FD|RAM|ram_block~2899_combout ;
wire \FD|RAM|ram_block~2900_combout ;
wire \FD|RAM|ram_block~2901_combout ;
wire \FD|RAM|ram_block~2904_combout ;
wire \FD|RAM|ram_block~2915_combout ;
wire \FD|RAM|ram_block~2926_combout ;
wire \FD|MUX_ULA_MEM|q[19]~16_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a12 ;
wire \FD|BANCO_REG|saidaA[20]~13_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a12 ;
wire \FD|MUX_RT_IMM|q[20]~27_combout ;
wire \FD|ULA|SOMA|CarryOut[19]~19_combout ;
wire \FD|ULA|MUX|Mux11~0_combout ;
wire \FD|ULA|MUX|Mux11~1_combout ;
wire \FD|BANCO_REG|saidaB[20]~24_combout ;
wire \FD|RAM|ram_block~2075feeder_combout ;
wire \FD|RAM|ram_block~2075_q ;
wire \FD|RAM|ram_block~1051_q ;
wire \FD|RAM|ram_block~1563feeder_combout ;
wire \FD|RAM|ram_block~1563_q ;
wire \FD|RAM|ram_block~539_q ;
wire \FD|RAM|ram_block~2965_combout ;
wire \FD|RAM|ram_block~2966_combout ;
wire \FD|RAM|ram_block~923feeder_combout ;
wire \FD|RAM|ram_block~923_q ;
wire \FD|RAM|ram_block~411_q ;
wire \FD|RAM|ram_block~2958_combout ;
wire \FD|RAM|ram_block~1947feeder_combout ;
wire \FD|RAM|ram_block~1947_q ;
wire \FD|RAM|ram_block~1435_q ;
wire \FD|RAM|ram_block~2959_combout ;
wire \FD|RAM|ram_block~795feeder_combout ;
wire \FD|RAM|ram_block~795_q ;
wire \FD|RAM|ram_block~1819_q ;
wire \FD|RAM|ram_block~283_q ;
wire \FD|RAM|ram_block~1307feeder_combout ;
wire \FD|RAM|ram_block~1307_q ;
wire \FD|RAM|ram_block~2960_combout ;
wire \FD|RAM|ram_block~2961_combout ;
wire \FD|RAM|ram_block~667feeder_combout ;
wire \FD|RAM|ram_block~667_q ;
wire \FD|RAM|ram_block~155_q ;
wire \FD|RAM|ram_block~2962_combout ;
wire \FD|RAM|ram_block~1179feeder_combout ;
wire \FD|RAM|ram_block~1179_q ;
wire \FD|RAM|ram_block~1691_q ;
wire \FD|RAM|ram_block~2963_combout ;
wire \FD|RAM|ram_block~2964_combout ;
wire \FD|RAM|ram_block~2967_combout ;
wire \FD|RAM|ram_block~1883feeder_combout ;
wire \FD|RAM|ram_block~1883_q ;
wire \FD|RAM|ram_block~1371_q ;
wire \FD|RAM|ram_block~859feeder_combout ;
wire \FD|RAM|ram_block~859_q ;
wire \FD|RAM|ram_block~347_q ;
wire \FD|RAM|ram_block~2927_combout ;
wire \FD|RAM|ram_block~2928_combout ;
wire \FD|RAM|ram_block~2011feeder_combout ;
wire \FD|RAM|ram_block~2011_q ;
wire \FD|RAM|ram_block~987_q ;
wire \FD|RAM|ram_block~1499feeder_combout ;
wire \FD|RAM|ram_block~1499_q ;
wire \FD|RAM|ram_block~475_q ;
wire \FD|RAM|ram_block~2934_combout ;
wire \FD|RAM|ram_block~2935_combout ;
wire \FD|RAM|ram_block~603feeder_combout ;
wire \FD|RAM|ram_block~603_q ;
wire \FD|RAM|ram_block~91_q ;
wire \FD|RAM|ram_block~2931_combout ;
wire \FD|RAM|ram_block~1115feeder_combout ;
wire \FD|RAM|ram_block~1115_q ;
wire \FD|RAM|ram_block~1627_q ;
wire \FD|RAM|ram_block~2932_combout ;
wire \FD|RAM|ram_block~1243feeder_combout ;
wire \FD|RAM|ram_block~1243_q ;
wire \FD|RAM|ram_block~219_q ;
wire \FD|RAM|ram_block~2929_combout ;
wire \FD|RAM|ram_block~731feeder_combout ;
wire \FD|RAM|ram_block~731_q ;
wire \FD|RAM|ram_block~1755_q ;
wire \FD|RAM|ram_block~2930_combout ;
wire \FD|RAM|ram_block~2933_combout ;
wire \FD|RAM|ram_block~2936_combout ;
wire \FD|RAM|ram_block~955feeder_combout ;
wire \FD|RAM|ram_block~955_q ;
wire \FD|RAM|ram_block~1979_q ;
wire \FD|RAM|ram_block~1467feeder_combout ;
wire \FD|RAM|ram_block~1467_q ;
wire \FD|RAM|ram_block~443_q ;
wire \FD|RAM|ram_block~2954_combout ;
wire \FD|RAM|ram_block~2955_combout ;
wire \FD|RAM|ram_block~699feeder_combout ;
wire \FD|RAM|ram_block~699_q ;
wire \FD|RAM|ram_block~1723_q ;
wire \FD|RAM|ram_block~1211feeder_combout ;
wire \FD|RAM|ram_block~1211_q ;
wire \FD|RAM|ram_block~187_q ;
wire \FD|RAM|ram_block~2947_combout ;
wire \FD|RAM|ram_block~2948_combout ;
wire \FD|RAM|ram_block~1083feeder_combout ;
wire \FD|RAM|ram_block~1083_q ;
wire \FD|RAM|ram_block~1595_q ;
wire \FD|RAM|ram_block~571feeder_combout ;
wire \FD|RAM|ram_block~571_q ;
wire \FD|RAM|ram_block~59_q ;
wire \FD|RAM|ram_block~2951_combout ;
wire \FD|RAM|ram_block~2952_combout ;
wire \FD|RAM|ram_block~1339feeder_combout ;
wire \FD|RAM|ram_block~1339_q ;
wire \FD|RAM|ram_block~1851_q ;
wire \FD|RAM|ram_block~315_q ;
wire \FD|RAM|ram_block~827feeder_combout ;
wire \FD|RAM|ram_block~827_q ;
wire \FD|RAM|ram_block~2949_combout ;
wire \FD|RAM|ram_block~2950_combout ;
wire \FD|RAM|ram_block~2953_combout ;
wire \FD|RAM|ram_block~2956_combout ;
wire \FD|RAM|ram_block~763feeder_combout ;
wire \FD|RAM|ram_block~763_q ;
wire \FD|RAM|ram_block~1787_q ;
wire \FD|RAM|ram_block~1275feeder_combout ;
wire \FD|RAM|ram_block~1275_q ;
wire \FD|RAM|ram_block~251_q ;
wire \FD|RAM|ram_block~2937_combout ;
wire \FD|RAM|ram_block~2938_combout ;
wire \FD|RAM|ram_block~1019feeder_combout ;
wire \FD|RAM|ram_block~1019_q ;
wire \FD|RAM|ram_block~2043_q ;
wire \FD|RAM|ram_block~1531feeder_combout ;
wire \FD|RAM|ram_block~1531_q ;
wire \FD|RAM|ram_block~507_q ;
wire \FD|RAM|ram_block~2944_combout ;
wire \FD|RAM|ram_block~2945_combout ;
wire \FD|RAM|ram_block~379_q ;
wire \FD|RAM|ram_block~891feeder_combout ;
wire \FD|RAM|ram_block~891_q ;
wire \FD|RAM|ram_block~2939_combout ;
wire \FD|RAM|ram_block~1915_q ;
wire \FD|RAM|ram_block~1403feeder_combout ;
wire \FD|RAM|ram_block~1403_q ;
wire \FD|RAM|ram_block~2940_combout ;
wire \FD|RAM|ram_block~635feeder_combout ;
wire \FD|RAM|ram_block~635_q ;
wire \FD|RAM|ram_block~123_q ;
wire \FD|RAM|ram_block~2941_combout ;
wire \FD|RAM|ram_block~1147feeder_combout ;
wire \FD|RAM|ram_block~1147_q ;
wire \FD|RAM|ram_block~1659_q ;
wire \FD|RAM|ram_block~2942_combout ;
wire \FD|RAM|ram_block~2943_combout ;
wire \FD|RAM|ram_block~2946_combout ;
wire \FD|RAM|ram_block~2957_combout ;
wire \FD|RAM|ram_block~2968_combout ;
wire \FD|MUX_ULA_MEM|q[20]~15_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a11 ;
wire \FD|BANCO_REG|saidaB[21]~25_combout ;
wire \FD|RAM|ram_block~2044feeder_combout ;
wire \FD|RAM|ram_block~2044_q ;
wire \FD|RAM|ram_block~1532_q ;
wire \FD|RAM|ram_block~1020feeder_combout ;
wire \FD|RAM|ram_block~1020_q ;
wire \FD|RAM|ram_block~508_q ;
wire \FD|RAM|ram_block~3000_combout ;
wire \FD|RAM|ram_block~3001_combout ;
wire \FD|RAM|ram_block~2076feeder_combout ;
wire \FD|RAM|ram_block~2076_q ;
wire \FD|RAM|ram_block~1052_q ;
wire \FD|RAM|ram_block~1564feeder_combout ;
wire \FD|RAM|ram_block~1564_q ;
wire \FD|RAM|ram_block~540_q ;
wire \FD|RAM|ram_block~3007_combout ;
wire \FD|RAM|ram_block~3008_combout ;
wire \FD|RAM|ram_block~956feeder_combout ;
wire \FD|RAM|ram_block~956_q ;
wire \FD|RAM|ram_block~444_q ;
wire \FD|RAM|ram_block~3004_combout ;
wire \FD|RAM|ram_block~1980_q ;
wire \FD|RAM|ram_block~1468feeder_combout ;
wire \FD|RAM|ram_block~1468_q ;
wire \FD|RAM|ram_block~3005_combout ;
wire \FD|RAM|ram_block~988feeder_combout ;
wire \FD|RAM|ram_block~988_q ;
wire \FD|RAM|ram_block~2012_q ;
wire \FD|RAM|ram_block~1500feeder_combout ;
wire \FD|RAM|ram_block~1500_q ;
wire \FD|RAM|ram_block~476_q ;
wire \FD|RAM|ram_block~3002_combout ;
wire \FD|RAM|ram_block~3003_combout ;
wire \FD|RAM|ram_block~3006_combout ;
wire \FD|RAM|ram_block~3009_combout ;
wire \FD|RAM|ram_block~1788feeder_combout ;
wire \FD|RAM|ram_block~1788_q ;
wire \FD|RAM|ram_block~764feeder_combout ;
wire \FD|RAM|ram_block~764_q ;
wire \FD|RAM|ram_block~252_q ;
wire \FD|RAM|ram_block~2969_combout ;
wire \FD|RAM|ram_block~1276_q ;
wire \FD|RAM|ram_block~2970_combout ;
wire \FD|RAM|ram_block~1820feeder_combout ;
wire \FD|RAM|ram_block~1820_q ;
wire \FD|RAM|ram_block~796_q ;
wire \FD|RAM|ram_block~284_q ;
wire \FD|RAM|ram_block~1308_q ;
wire \FD|RAM|ram_block~2976_combout ;
wire \FD|RAM|ram_block~2977_combout ;
wire \FD|RAM|ram_block~700feeder_combout ;
wire \FD|RAM|ram_block~700_q ;
wire \FD|RAM|ram_block~188_q ;
wire \FD|RAM|ram_block~2973_combout ;
wire \FD|RAM|ram_block~1212feeder_combout ;
wire \FD|RAM|ram_block~1212_q ;
wire \FD|RAM|ram_block~1724_q ;
wire \FD|RAM|ram_block~2974_combout ;
wire \FD|RAM|ram_block~732feeder_combout ;
wire \FD|RAM|ram_block~732_q ;
wire \FD|RAM|ram_block~1244feeder_combout ;
wire \FD|RAM|ram_block~1244_q ;
wire \FD|RAM|ram_block~220_q ;
wire \FD|RAM|ram_block~2971_combout ;
wire \FD|RAM|ram_block~1756_q ;
wire \FD|RAM|ram_block~2972_combout ;
wire \FD|RAM|ram_block~2975_combout ;
wire \FD|RAM|ram_block~2978_combout ;
wire \FD|RAM|ram_block~604feeder_combout ;
wire \FD|RAM|ram_block~604_q ;
wire \FD|RAM|ram_block~1628_q ;
wire \FD|RAM|ram_block~1116feeder_combout ;
wire \FD|RAM|ram_block~1116_q ;
wire \FD|RAM|ram_block~92_q ;
wire \FD|RAM|ram_block~2989_combout ;
wire \FD|RAM|ram_block~2990_combout ;
wire \FD|RAM|ram_block~1180feeder_combout ;
wire \FD|RAM|ram_block~1180_q ;
wire \FD|RAM|ram_block~156_q ;
wire \FD|RAM|ram_block~2996_combout ;
wire \FD|RAM|ram_block~1692_q ;
wire \FD|RAM|ram_block~668feeder_combout ;
wire \FD|RAM|ram_block~668_q ;
wire \FD|RAM|ram_block~2997_combout ;
wire \FD|RAM|ram_block~572feeder_combout ;
wire \FD|RAM|ram_block~572_q ;
wire \FD|RAM|ram_block~60_q ;
wire \FD|RAM|ram_block~2993_combout ;
wire \FD|RAM|ram_block~1596_q ;
wire \FD|RAM|ram_block~1084feeder_combout ;
wire \FD|RAM|ram_block~1084_q ;
wire \FD|RAM|ram_block~2994_combout ;
wire \FD|RAM|ram_block~636feeder_combout ;
wire \FD|RAM|ram_block~636_q ;
wire \FD|RAM|ram_block~124_q ;
wire \FD|RAM|ram_block~2991_combout ;
wire \FD|RAM|ram_block~1148feeder_combout ;
wire \FD|RAM|ram_block~1148_q ;
wire \FD|RAM|ram_block~1660_q ;
wire \FD|RAM|ram_block~2992_combout ;
wire \FD|RAM|ram_block~2995_combout ;
wire \FD|RAM|ram_block~2998_combout ;
wire \FD|RAM|ram_block~860feeder_combout ;
wire \FD|RAM|ram_block~860_q ;
wire \FD|RAM|ram_block~1884_q ;
wire \FD|RAM|ram_block~1372feeder_combout ;
wire \FD|RAM|ram_block~1372_q ;
wire \FD|RAM|ram_block~348_q ;
wire \FD|RAM|ram_block~2979_combout ;
wire \FD|RAM|ram_block~2980_combout ;
wire \FD|RAM|ram_block~924feeder_combout ;
wire \FD|RAM|ram_block~924_q ;
wire \FD|RAM|ram_block~1436feeder_combout ;
wire \FD|RAM|ram_block~1436_q ;
wire \FD|RAM|ram_block~412_q ;
wire \FD|RAM|ram_block~2986_combout ;
wire \FD|RAM|ram_block~1948_q ;
wire \FD|RAM|ram_block~2987_combout ;
wire \FD|RAM|ram_block~1340feeder_combout ;
wire \FD|RAM|ram_block~1340_q ;
wire \FD|RAM|ram_block~1852_q ;
wire \FD|RAM|ram_block~828feeder_combout ;
wire \FD|RAM|ram_block~828_q ;
wire \FD|RAM|ram_block~316_q ;
wire \FD|RAM|ram_block~2983_combout ;
wire \FD|RAM|ram_block~2984_combout ;
wire \FD|RAM|ram_block~380_q ;
wire \FD|RAM|ram_block~892feeder_combout ;
wire \FD|RAM|ram_block~892_q ;
wire \FD|RAM|ram_block~2981_combout ;
wire \FD|RAM|ram_block~1404feeder_combout ;
wire \FD|RAM|ram_block~1404_q ;
wire \FD|RAM|ram_block~1916_q ;
wire \FD|RAM|ram_block~2982_combout ;
wire \FD|RAM|ram_block~2985_combout ;
wire \FD|RAM|ram_block~2988_combout ;
wire \FD|RAM|ram_block~2999_combout ;
wire \FD|RAM|ram_block~3010_combout ;
wire \FD|MUX_ULA_MEM|q[21]~14_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a10 ;
wire \FD|BANCO_REG|saidaA[22]~11_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a10 ;
wire \FD|MUX_RT_IMM|q[22]~25_combout ;
wire \FD|MUX_RT_IMM|q[21]~26_combout ;
wire \FD|ULA|SOMA|CarryOut[20]~20_combout ;
wire \FD|ULA|SOMA|CarryOut[21]~21_combout ;
wire \FD|ULA|MUX|Mux9~0_combout ;
wire \FD|ULA|MUX|Mux9~1_combout ;
wire \FD|BANCO_REG|saidaB[22]~26_combout ;
wire \FD|RAM|ram_block~2045feeder_combout ;
wire \FD|RAM|ram_block~2045_q ;
wire \FD|RAM|ram_block~1917feeder_combout ;
wire \FD|RAM|ram_block~1917_q ;
wire \FD|RAM|ram_block~1661_q ;
wire \FD|RAM|ram_block~3042_combout ;
wire \FD|RAM|ram_block~1789_q ;
wire \FD|RAM|ram_block~3043_combout ;
wire \FD|RAM|ram_block~2077feeder_combout ;
wire \FD|RAM|ram_block~2077_q ;
wire \FD|RAM|ram_block~1949_q ;
wire \FD|RAM|ram_block~1821feeder_combout ;
wire \FD|RAM|ram_block~1821_q ;
wire \FD|RAM|ram_block~1693_q ;
wire \FD|RAM|ram_block~3049_combout ;
wire \FD|RAM|ram_block~3050_combout ;
wire \FD|RAM|ram_block~1725feeder_combout ;
wire \FD|RAM|ram_block~1725_q ;
wire \FD|RAM|ram_block~1981_q ;
wire \FD|RAM|ram_block~1853feeder_combout ;
wire \FD|RAM|ram_block~1853_q ;
wire \FD|RAM|ram_block~1597_q ;
wire \FD|RAM|ram_block~3046_combout ;
wire \FD|RAM|ram_block~3047_combout ;
wire \FD|RAM|ram_block~1757feeder_combout ;
wire \FD|RAM|ram_block~1757_q ;
wire \FD|RAM|ram_block~1629_q ;
wire \FD|RAM|ram_block~3044_combout ;
wire \FD|RAM|ram_block~1885feeder_combout ;
wire \FD|RAM|ram_block~1885_q ;
wire \FD|RAM|ram_block~2013_q ;
wire \FD|RAM|ram_block~3045_combout ;
wire \FD|RAM|ram_block~3048_combout ;
wire \FD|RAM|ram_block~3051_combout ;
wire \FD|RAM|ram_block~1437feeder_combout ;
wire \FD|RAM|ram_block~1437_q ;
wire \FD|RAM|ram_block~1405_q ;
wire \FD|RAM|ram_block~1373feeder_combout ;
wire \FD|RAM|ram_block~1373_q ;
wire \FD|RAM|ram_block~1341_q ;
wire \FD|RAM|ram_block~3011_combout ;
wire \FD|RAM|ram_block~3012_combout ;
wire \FD|RAM|ram_block~1501feeder_combout ;
wire \FD|RAM|ram_block~1501_q ;
wire \FD|RAM|ram_block~1565_q ;
wire \FD|RAM|ram_block~1533feeder_combout ;
wire \FD|RAM|ram_block~1533_q ;
wire \FD|RAM|ram_block~1469_q ;
wire \FD|RAM|ram_block~3018_combout ;
wire \FD|RAM|ram_block~3019_combout ;
wire \FD|RAM|ram_block~1181feeder_combout ;
wire \FD|RAM|ram_block~1181_q ;
wire \FD|RAM|ram_block~1149feeder_combout ;
wire \FD|RAM|ram_block~1149_q ;
wire \FD|RAM|ram_block~1117feeder_combout ;
wire \FD|RAM|ram_block~1117_q ;
wire \FD|RAM|ram_block~1085feeder_combout ;
wire \FD|RAM|ram_block~1085_q ;
wire \FD|RAM|ram_block~3015_combout ;
wire \FD|RAM|ram_block~3016_combout ;
wire \FD|RAM|ram_block~1245feeder_combout ;
wire \FD|RAM|ram_block~1245_q ;
wire \FD|RAM|ram_block~1309_q ;
wire \FD|RAM|ram_block~1277feeder_combout ;
wire \FD|RAM|ram_block~1277_q ;
wire \FD|RAM|ram_block~1213_q ;
wire \FD|RAM|ram_block~3013_combout ;
wire \FD|RAM|ram_block~3014_combout ;
wire \FD|RAM|ram_block~3017_combout ;
wire \FD|RAM|ram_block~3020_combout ;
wire \FD|RAM|ram_block~733feeder_combout ;
wire \FD|RAM|ram_block~733_q ;
wire \FD|RAM|ram_block~989_q ;
wire \FD|RAM|ram_block~861feeder_combout ;
wire \FD|RAM|ram_block~861_q ;
wire \FD|RAM|ram_block~605_q ;
wire \FD|RAM|ram_block~3021_combout ;
wire \FD|RAM|ram_block~3022_combout ;
wire \FD|RAM|ram_block~925feeder_combout ;
wire \FD|RAM|ram_block~925_q ;
wire \FD|RAM|ram_block~669_q ;
wire \FD|RAM|ram_block~3028_combout ;
wire \FD|RAM|ram_block~797feeder_combout ;
wire \FD|RAM|ram_block~797_q ;
wire \FD|RAM|ram_block~1053_q ;
wire \FD|RAM|ram_block~3029_combout ;
wire \FD|RAM|ram_block~637_q ;
wire \FD|RAM|ram_block~765feeder_combout ;
wire \FD|RAM|ram_block~765_q ;
wire \FD|RAM|ram_block~3023_combout ;
wire \FD|RAM|ram_block~893feeder_combout ;
wire \FD|RAM|ram_block~893_q ;
wire \FD|RAM|ram_block~1021_q ;
wire \FD|RAM|ram_block~3024_combout ;
wire \FD|RAM|ram_block~829feeder_combout ;
wire \FD|RAM|ram_block~829_q ;
wire \FD|RAM|ram_block~957_q ;
wire \FD|RAM|ram_block~701feeder_combout ;
wire \FD|RAM|ram_block~701_q ;
wire \FD|RAM|ram_block~573_q ;
wire \FD|RAM|ram_block~3025_combout ;
wire \FD|RAM|ram_block~3026_combout ;
wire \FD|RAM|ram_block~3027_combout ;
wire \FD|RAM|ram_block~3030_combout ;
wire \FD|RAM|ram_block~509feeder_combout ;
wire \FD|RAM|ram_block~509_q ;
wire \FD|RAM|ram_block~541_q ;
wire \FD|RAM|ram_block~477feeder_combout ;
wire \FD|RAM|ram_block~477_q ;
wire \FD|RAM|ram_block~445_q ;
wire \FD|RAM|ram_block~3038_combout ;
wire \FD|RAM|ram_block~3039_combout ;
wire \FD|RAM|ram_block~253feeder_combout ;
wire \FD|RAM|ram_block~253_q ;
wire \FD|RAM|ram_block~285_q ;
wire \FD|RAM|ram_block~221feeder_combout ;
wire \FD|RAM|ram_block~221_q ;
wire \FD|RAM|ram_block~189_q ;
wire \FD|RAM|ram_block~3031_combout ;
wire \FD|RAM|ram_block~3032_combout ;
wire \FD|RAM|ram_block~413feeder_combout ;
wire \FD|RAM|ram_block~413_q ;
wire \FD|RAM|ram_block~349feeder_combout ;
wire \FD|RAM|ram_block~349_q ;
wire \FD|RAM|ram_block~317feeder_combout ;
wire \FD|RAM|ram_block~317_q ;
wire \FD|RAM|ram_block~381feeder_combout ;
wire \FD|RAM|ram_block~381_q ;
wire \FD|RAM|ram_block~3033_combout ;
wire \FD|RAM|ram_block~3034_combout ;
wire \FD|RAM|ram_block~93feeder_combout ;
wire \FD|RAM|ram_block~93_q ;
wire \FD|RAM|ram_block~157_q ;
wire \FD|RAM|ram_block~125feeder_combout ;
wire \FD|RAM|ram_block~125_q ;
wire \FD|RAM|ram_block~61_q ;
wire \FD|RAM|ram_block~3035_combout ;
wire \FD|RAM|ram_block~3036_combout ;
wire \FD|RAM|ram_block~3037_combout ;
wire \FD|RAM|ram_block~3040_combout ;
wire \FD|RAM|ram_block~3041_combout ;
wire \FD|RAM|ram_block~3052_combout ;
wire \FD|MUX_ULA_MEM|q[22]~13_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \FD|BANCO_REG|saidaB[0]~1_combout ;
wire \FD|MUX_RT_IMM|q[0]~14_combout ;
wire \FD|ULA|SOMA|CarryOut[0]~0_combout ;
wire \FD|BANCO_REG|saidaB[1]~9_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a31 ;
wire \FD|BANCO_REG|saidaB[1]~10_combout ;
wire \FD|MUX_RT_IMM|q[1]~39_combout ;
wire \FD|ULA|MUX|Mux30~0_combout ;
wire \FD|ULA|MUX|Mux30~1_combout ;
wire \FD|BANCO_REG|saidaB[1]~12_combout ;
wire \FD|RAM|ram_block~2024feeder_combout ;
wire \FD|RAM|ram_block~2024_q ;
wire \FD|RAM|ram_block~1768_q ;
wire \FD|RAM|ram_block~1896feeder_combout ;
wire \FD|RAM|ram_block~1896_q ;
wire \FD|RAM|ram_block~1640_q ;
wire \FD|RAM|ram_block~2160_combout ;
wire \FD|RAM|ram_block~2161_combout ;
wire \FD|RAM|ram_block~1704feeder_combout ;
wire \FD|RAM|ram_block~1704_q ;
wire \FD|RAM|ram_block~1960_q ;
wire \FD|RAM|ram_block~1832feeder_combout ;
wire \FD|RAM|ram_block~1832_q ;
wire \FD|RAM|ram_block~1576_q ;
wire \FD|RAM|ram_block~2164_combout ;
wire \FD|RAM|ram_block~2165_combout ;
wire \FD|RAM|ram_block~1736feeder_combout ;
wire \FD|RAM|ram_block~1736_q ;
wire \FD|RAM|ram_block~1608_q ;
wire \FD|RAM|ram_block~2162_combout ;
wire \FD|RAM|ram_block~1864feeder_combout ;
wire \FD|RAM|ram_block~1864_q ;
wire \FD|RAM|ram_block~1992_q ;
wire \FD|RAM|ram_block~2163_combout ;
wire \FD|RAM|ram_block~2166_combout ;
wire \FD|RAM|ram_block~2056feeder_combout ;
wire \FD|RAM|ram_block~2056_q ;
wire \FD|RAM|ram_block~1800feeder_combout ;
wire \FD|RAM|ram_block~1800_q ;
wire \FD|RAM|ram_block~1672_q ;
wire \FD|RAM|ram_block~2167_combout ;
wire \FD|RAM|ram_block~1928_q ;
wire \FD|RAM|ram_block~2168_combout ;
wire \FD|RAM|ram_block~2169_combout ;
wire \FD|RAM|ram_block~1032feeder_combout ;
wire \FD|RAM|ram_block~1032_q ;
wire \FD|RAM|ram_block~904feeder_combout ;
wire \FD|RAM|ram_block~904_q ;
wire \FD|RAM|ram_block~648_q ;
wire \FD|RAM|ram_block~2136_combout ;
wire \FD|RAM|ram_block~776_q ;
wire \FD|RAM|ram_block~2137_combout ;
wire \FD|RAM|ram_block~968feeder_combout ;
wire \FD|RAM|ram_block~968_q ;
wire \FD|RAM|ram_block~712_q ;
wire \FD|RAM|ram_block~840feeder_combout ;
wire \FD|RAM|ram_block~840_q ;
wire \FD|RAM|ram_block~584_q ;
wire \FD|RAM|ram_block~2129_combout ;
wire \FD|RAM|ram_block~2130_combout ;
wire \FD|RAM|ram_block~872feeder_combout ;
wire \FD|RAM|ram_block~872_q ;
wire \FD|RAM|ram_block~1000_q ;
wire \FD|RAM|ram_block~744feeder_combout ;
wire \FD|RAM|ram_block~744_q ;
wire \FD|RAM|ram_block~616_q ;
wire \FD|RAM|ram_block~2131_combout ;
wire \FD|RAM|ram_block~2132_combout ;
wire \FD|RAM|ram_block~808feeder_combout ;
wire \FD|RAM|ram_block~808_q ;
wire \FD|RAM|ram_block~936_q ;
wire \FD|RAM|ram_block~552_q ;
wire \FD|RAM|ram_block~680feeder_combout ;
wire \FD|RAM|ram_block~680_q ;
wire \FD|RAM|ram_block~2133_combout ;
wire \FD|RAM|ram_block~2134_combout ;
wire \FD|RAM|ram_block~2135_combout ;
wire \FD|RAM|ram_block~2138_combout ;
wire \FD|RAM|ram_block~1384feeder_combout ;
wire \FD|RAM|ram_block~1384_q ;
wire \FD|RAM|ram_block~1416feeder_combout ;
wire \FD|RAM|ram_block~1416_q ;
wire \FD|RAM|ram_block~1352feeder_combout ;
wire \FD|RAM|ram_block~1352_q ;
wire \FD|RAM|ram_block~1320_q ;
wire \FD|RAM|ram_block~2139_combout ;
wire \FD|RAM|ram_block~2140_combout ;
wire \FD|RAM|ram_block~1480feeder_combout ;
wire \FD|RAM|ram_block~1480_q ;
wire \FD|RAM|ram_block~1544_q ;
wire \FD|RAM|ram_block~1512feeder_combout ;
wire \FD|RAM|ram_block~1512_q ;
wire \FD|RAM|ram_block~1448_q ;
wire \FD|RAM|ram_block~2146_combout ;
wire \FD|RAM|ram_block~2147_combout ;
wire \FD|RAM|ram_block~1224feeder_combout ;
wire \FD|RAM|ram_block~1224_q ;
wire \FD|RAM|ram_block~1288_q ;
wire \FD|RAM|ram_block~1256feeder_combout ;
wire \FD|RAM|ram_block~1256_q ;
wire \FD|RAM|ram_block~1192_q ;
wire \FD|RAM|ram_block~2141_combout ;
wire \FD|RAM|ram_block~2142_combout ;
wire \FD|RAM|ram_block~1128feeder_combout ;
wire \FD|RAM|ram_block~1128_q ;
wire \FD|RAM|ram_block~1160_q ;
wire \FD|RAM|ram_block~1096feeder_combout ;
wire \FD|RAM|ram_block~1096_q ;
wire \FD|RAM|ram_block~1064_q ;
wire \FD|RAM|ram_block~2143_combout ;
wire \FD|RAM|ram_block~2144_combout ;
wire \FD|RAM|ram_block~2145_combout ;
wire \FD|RAM|ram_block~2148_combout ;
wire \FD|RAM|ram_block~3514_combout ;
wire \FD|RAM|ram_block~232_q ;
wire \FD|RAM|ram_block~264_q ;
wire \FD|RAM|ram_block~200feeder_combout ;
wire \FD|RAM|ram_block~200_q ;
wire \FD|RAM|ram_block~168_q ;
wire \FD|RAM|ram_block~2149_combout ;
wire \FD|RAM|ram_block~2150_combout ;
wire \FD|RAM|ram_block~488feeder_combout ;
wire \FD|RAM|ram_block~488_q ;
wire \FD|RAM|ram_block~520_q ;
wire \FD|RAM|ram_block~456feeder_combout ;
wire \FD|RAM|ram_block~456_q ;
wire \FD|RAM|ram_block~424_q ;
wire \FD|RAM|ram_block~2156_combout ;
wire \FD|RAM|ram_block~2157_combout ;
wire \FD|RAM|ram_block~3516_combout ;
wire \FD|RAM|ram_block~136_q ;
wire \FD|RAM|ram_block~72_q ;
wire \FD|RAM|ram_block~3515_combout ;
wire \FD|RAM|ram_block~104_q ;
wire \FD|RAM|ram_block~40_q ;
wire \FD|RAM|ram_block~2153_combout ;
wire \FD|RAM|ram_block~2154_combout ;
wire \FD|RAM|ram_block~328feeder_combout ;
wire \FD|RAM|ram_block~328_q ;
wire \FD|RAM|ram_block~392_q ;
wire \FD|RAM|ram_block~360feeder_combout ;
wire \FD|RAM|ram_block~360_q ;
wire \FD|RAM|ram_block~296_q ;
wire \FD|RAM|ram_block~2151_combout ;
wire \FD|RAM|ram_block~2152_combout ;
wire \FD|RAM|ram_block~2155_combout ;
wire \FD|RAM|ram_block~2158_combout ;
wire \FD|RAM|ram_block~2159_combout ;
wire \FD|RAM|ram_block~2170_combout ;
wire \FD|MUX_ULA_MEM|q[1]~1_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a31 ;
wire \FD|BANCO_REG|saidaA[1]~32_combout ;
wire \FD|ULA|SOMA|CarryOut[1]~1_combout ;
wire \FD|ULA|MUX|Mux29~0_combout ;
wire \FD|ULA|MUX|Mux29~1_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a9 ;
wire \FD|BANCO_REG|saidaB[23]~27_combout ;
wire \FD|RAM|ram_block~1182feeder_combout ;
wire \FD|RAM|ram_block~1182_q ;
wire \FD|RAM|ram_block~1694_q ;
wire \FD|RAM|ram_block~670feeder_combout ;
wire \FD|RAM|ram_block~670_q ;
wire \FD|RAM|ram_block~158_q ;
wire \FD|RAM|ram_block~3088_combout ;
wire \FD|RAM|ram_block~3089_combout ;
wire \FD|RAM|ram_block~286_q ;
wire \FD|RAM|ram_block~1310feeder_combout ;
wire \FD|RAM|ram_block~1310_q ;
wire \FD|RAM|ram_block~3086_combout ;
wire \FD|RAM|ram_block~1822_q ;
wire \FD|RAM|ram_block~798feeder_combout ;
wire \FD|RAM|ram_block~798_q ;
wire \FD|RAM|ram_block~3087_combout ;
wire \FD|RAM|ram_block~3090_combout ;
wire \FD|RAM|ram_block~1950feeder_combout ;
wire \FD|RAM|ram_block~1950_q ;
wire \FD|RAM|ram_block~1438_q ;
wire \FD|RAM|ram_block~926feeder_combout ;
wire \FD|RAM|ram_block~926_q ;
wire \FD|RAM|ram_block~414_q ;
wire \FD|RAM|ram_block~3084_combout ;
wire \FD|RAM|ram_block~3085_combout ;
wire \FD|RAM|ram_block~2078feeder_combout ;
wire \FD|RAM|ram_block~2078_q ;
wire \FD|RAM|ram_block~1054_q ;
wire \FD|RAM|ram_block~1566feeder_combout ;
wire \FD|RAM|ram_block~1566_q ;
wire \FD|RAM|ram_block~542_q ;
wire \FD|RAM|ram_block~3091_combout ;
wire \FD|RAM|ram_block~3092_combout ;
wire \FD|RAM|ram_block~3093_combout ;
wire \FD|RAM|ram_block~702feeder_combout ;
wire \FD|RAM|ram_block~702_q ;
wire \FD|RAM|ram_block~1726_q ;
wire \FD|RAM|ram_block~1214feeder_combout ;
wire \FD|RAM|ram_block~1214_q ;
wire \FD|RAM|ram_block~190_q ;
wire \FD|RAM|ram_block~3073_combout ;
wire \FD|RAM|ram_block~3074_combout ;
wire \FD|RAM|ram_block~958feeder_combout ;
wire \FD|RAM|ram_block~958_q ;
wire \FD|RAM|ram_block~1982_q ;
wire \FD|RAM|ram_block~1470feeder_combout ;
wire \FD|RAM|ram_block~1470_q ;
wire \FD|RAM|ram_block~446_q ;
wire \FD|RAM|ram_block~3080_combout ;
wire \FD|RAM|ram_block~3081_combout ;
wire \FD|RAM|ram_block~1086feeder_combout ;
wire \FD|RAM|ram_block~1086_q ;
wire \FD|RAM|ram_block~1598_q ;
wire \FD|RAM|ram_block~574feeder_combout ;
wire \FD|RAM|ram_block~574_q ;
wire \FD|RAM|ram_block~62_q ;
wire \FD|RAM|ram_block~3077_combout ;
wire \FD|RAM|ram_block~3078_combout ;
wire \FD|RAM|ram_block~1342feeder_combout ;
wire \FD|RAM|ram_block~1342_q ;
wire \FD|RAM|ram_block~1854_q ;
wire \FD|RAM|ram_block~830feeder_combout ;
wire \FD|RAM|ram_block~830_q ;
wire \FD|RAM|ram_block~318_q ;
wire \FD|RAM|ram_block~3075_combout ;
wire \FD|RAM|ram_block~3076_combout ;
wire \FD|RAM|ram_block~3079_combout ;
wire \FD|RAM|ram_block~3082_combout ;
wire \FD|RAM|ram_block~1374feeder_combout ;
wire \FD|RAM|ram_block~1374_q ;
wire \FD|RAM|ram_block~1886_q ;
wire \FD|RAM|ram_block~862feeder_combout ;
wire \FD|RAM|ram_block~862_q ;
wire \FD|RAM|ram_block~350_q ;
wire \FD|RAM|ram_block~3063_combout ;
wire \FD|RAM|ram_block~3064_combout ;
wire \FD|RAM|ram_block~990feeder_combout ;
wire \FD|RAM|ram_block~990_q ;
wire \FD|RAM|ram_block~2014_q ;
wire \FD|RAM|ram_block~1502feeder_combout ;
wire \FD|RAM|ram_block~1502_q ;
wire \FD|RAM|ram_block~478_q ;
wire \FD|RAM|ram_block~3070_combout ;
wire \FD|RAM|ram_block~3071_combout ;
wire \FD|RAM|ram_block~734feeder_combout ;
wire \FD|RAM|ram_block~734_q ;
wire \FD|RAM|ram_block~1758_q ;
wire \FD|RAM|ram_block~1246feeder_combout ;
wire \FD|RAM|ram_block~1246_q ;
wire \FD|RAM|ram_block~222_q ;
wire \FD|RAM|ram_block~3065_combout ;
wire \FD|RAM|ram_block~3066_combout ;
wire \FD|RAM|ram_block~1118feeder_combout ;
wire \FD|RAM|ram_block~1118_q ;
wire \FD|RAM|ram_block~1630_q ;
wire \FD|RAM|ram_block~606feeder_combout ;
wire \FD|RAM|ram_block~606_q ;
wire \FD|RAM|ram_block~94_q ;
wire \FD|RAM|ram_block~3067_combout ;
wire \FD|RAM|ram_block~3068_combout ;
wire \FD|RAM|ram_block~3069_combout ;
wire \FD|RAM|ram_block~3072_combout ;
wire \FD|RAM|ram_block~3083_combout ;
wire \FD|RAM|ram_block~2046feeder_combout ;
wire \FD|RAM|ram_block~2046_q ;
wire \FD|RAM|ram_block~1022_q ;
wire \FD|RAM|ram_block~1534feeder_combout ;
wire \FD|RAM|ram_block~1534_q ;
wire \FD|RAM|ram_block~510_q ;
wire \FD|RAM|ram_block~3060_combout ;
wire \FD|RAM|ram_block~3061_combout ;
wire \FD|RAM|ram_block~1790feeder_combout ;
wire \FD|RAM|ram_block~1790_q ;
wire \FD|RAM|ram_block~766_q ;
wire \FD|RAM|ram_block~1278feeder_combout ;
wire \FD|RAM|ram_block~1278_q ;
wire \FD|RAM|ram_block~254_q ;
wire \FD|RAM|ram_block~3053_combout ;
wire \FD|RAM|ram_block~3054_combout ;
wire \FD|RAM|ram_block~1150feeder_combout ;
wire \FD|RAM|ram_block~1150_q ;
wire \FD|RAM|ram_block~638feeder_combout ;
wire \FD|RAM|ram_block~638_q ;
wire \FD|RAM|ram_block~126_q ;
wire \FD|RAM|ram_block~3057_combout ;
wire \FD|RAM|ram_block~1662_q ;
wire \FD|RAM|ram_block~3058_combout ;
wire \FD|RAM|ram_block~382_q ;
wire \FD|RAM|ram_block~894feeder_combout ;
wire \FD|RAM|ram_block~894_q ;
wire \FD|RAM|ram_block~3055_combout ;
wire \FD|RAM|ram_block~1406feeder_combout ;
wire \FD|RAM|ram_block~1406_q ;
wire \FD|RAM|ram_block~1918_q ;
wire \FD|RAM|ram_block~3056_combout ;
wire \FD|RAM|ram_block~3059_combout ;
wire \FD|RAM|ram_block~3062_combout ;
wire \FD|RAM|ram_block~3094_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a9 ;
wire \FD|BANCO_REG|saidaA[23]~10_combout ;
wire \FD|MUX_RT_IMM|q[23]~24_combout ;
wire \FD|ULA|SOMA|CarryOut[22]~22_combout ;
wire \FD|ULA|MUX|Mux8~0_combout ;
wire \FD|ULA|MUX|Mux8~1_combout ;
wire \FD|MUX_ULA_MEM|q[23]~12_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a8 ;
wire \FD|BANCO_REG|saidaA[24]~9_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a8 ;
wire \FD|MUX_RT_IMM|q[24]~23_combout ;
wire \FD|ULA|SOMA|CarryOut[23]~23_combout ;
wire \FD|ULA|MUX|Mux7~0_combout ;
wire \FD|ULA|MUX|Mux7~1_combout ;
wire \FD|BANCO_REG|saidaB[24]~28_combout ;
wire \FD|RAM|ram_block~2047feeder_combout ;
wire \FD|RAM|ram_block~2047_q ;
wire \FD|RAM|ram_block~1535_q ;
wire \FD|RAM|ram_block~1023feeder_combout ;
wire \FD|RAM|ram_block~1023_q ;
wire \FD|RAM|ram_block~511_q ;
wire \FD|RAM|ram_block~3126_combout ;
wire \FD|RAM|ram_block~3127_combout ;
wire \FD|RAM|ram_block~2079feeder_combout ;
wire \FD|RAM|ram_block~2079_q ;
wire \FD|RAM|ram_block~1055_q ;
wire \FD|RAM|ram_block~1567feeder_combout ;
wire \FD|RAM|ram_block~1567_q ;
wire \FD|RAM|ram_block~543_q ;
wire \FD|RAM|ram_block~3133_combout ;
wire \FD|RAM|ram_block~3134_combout ;
wire \FD|RAM|ram_block~991feeder_combout ;
wire \FD|RAM|ram_block~991_q ;
wire \FD|RAM|ram_block~2015_q ;
wire \FD|RAM|ram_block~1503feeder_combout ;
wire \FD|RAM|ram_block~1503_q ;
wire \FD|RAM|ram_block~479_q ;
wire \FD|RAM|ram_block~3128_combout ;
wire \FD|RAM|ram_block~3129_combout ;
wire \FD|RAM|ram_block~959feeder_combout ;
wire \FD|RAM|ram_block~959_q ;
wire \FD|RAM|ram_block~447_q ;
wire \FD|RAM|ram_block~3130_combout ;
wire \FD|RAM|ram_block~1983_q ;
wire \FD|RAM|ram_block~1471feeder_combout ;
wire \FD|RAM|ram_block~1471_q ;
wire \FD|RAM|ram_block~3131_combout ;
wire \FD|RAM|ram_block~3132_combout ;
wire \FD|RAM|ram_block~3135_combout ;
wire \FD|RAM|ram_block~1951feeder_combout ;
wire \FD|RAM|ram_block~1951_q ;
wire \FD|RAM|ram_block~927_q ;
wire \FD|RAM|ram_block~1439feeder_combout ;
wire \FD|RAM|ram_block~1439_q ;
wire \FD|RAM|ram_block~415_q ;
wire \FD|RAM|ram_block~3102_combout ;
wire \FD|RAM|ram_block~3103_combout ;
wire \FD|RAM|ram_block~1887feeder_combout ;
wire \FD|RAM|ram_block~1887_q ;
wire \FD|RAM|ram_block~863_q ;
wire \FD|RAM|ram_block~1375feeder_combout ;
wire \FD|RAM|ram_block~1375_q ;
wire \FD|RAM|ram_block~351_q ;
wire \FD|RAM|ram_block~3095_combout ;
wire \FD|RAM|ram_block~3096_combout ;
wire \FD|RAM|ram_block~383_q ;
wire \FD|RAM|ram_block~895feeder_combout ;
wire \FD|RAM|ram_block~895_q ;
wire \FD|RAM|ram_block~3097_combout ;
wire \FD|RAM|ram_block~1407feeder_combout ;
wire \FD|RAM|ram_block~1407_q ;
wire \FD|RAM|ram_block~1919_q ;
wire \FD|RAM|ram_block~3098_combout ;
wire \FD|RAM|ram_block~1343feeder_combout ;
wire \FD|RAM|ram_block~1343_q ;
wire \FD|RAM|ram_block~1855_q ;
wire \FD|RAM|ram_block~319_q ;
wire \FD|RAM|ram_block~831feeder_combout ;
wire \FD|RAM|ram_block~831_q ;
wire \FD|RAM|ram_block~3099_combout ;
wire \FD|RAM|ram_block~3100_combout ;
wire \FD|RAM|ram_block~3101_combout ;
wire \FD|RAM|ram_block~3104_combout ;
wire \FD|RAM|ram_block~671feeder_combout ;
wire \FD|RAM|ram_block~671_q ;
wire \FD|RAM|ram_block~1695_q ;
wire \FD|RAM|ram_block~1183feeder_combout ;
wire \FD|RAM|ram_block~1183_q ;
wire \FD|RAM|ram_block~159_q ;
wire \FD|RAM|ram_block~3122_combout ;
wire \FD|RAM|ram_block~3123_combout ;
wire \FD|RAM|ram_block~607feeder_combout ;
wire \FD|RAM|ram_block~607_q ;
wire \FD|RAM|ram_block~1631_q ;
wire \FD|RAM|ram_block~95_q ;
wire \FD|RAM|ram_block~1119feeder_combout ;
wire \FD|RAM|ram_block~1119_q ;
wire \FD|RAM|ram_block~3115_combout ;
wire \FD|RAM|ram_block~3116_combout ;
wire \FD|RAM|ram_block~1087feeder_combout ;
wire \FD|RAM|ram_block~1087_q ;
wire \FD|RAM|ram_block~1599_q ;
wire \FD|RAM|ram_block~575feeder_combout ;
wire \FD|RAM|ram_block~575_q ;
wire \FD|RAM|ram_block~63_q ;
wire \FD|RAM|ram_block~3119_combout ;
wire \FD|RAM|ram_block~3120_combout ;
wire \FD|RAM|ram_block~639feeder_combout ;
wire \FD|RAM|ram_block~639_q ;
wire \FD|RAM|ram_block~127_q ;
wire \FD|RAM|ram_block~3117_combout ;
wire \FD|RAM|ram_block~1663_q ;
wire \FD|RAM|ram_block~1151feeder_combout ;
wire \FD|RAM|ram_block~1151_q ;
wire \FD|RAM|ram_block~3118_combout ;
wire \FD|RAM|ram_block~3121_combout ;
wire \FD|RAM|ram_block~3124_combout ;
wire \FD|RAM|ram_block~1279feeder_combout ;
wire \FD|RAM|ram_block~1279_q ;
wire \FD|RAM|ram_block~767feeder_combout ;
wire \FD|RAM|ram_block~767_q ;
wire \FD|RAM|ram_block~255_q ;
wire \FD|RAM|ram_block~3105_combout ;
wire \FD|RAM|ram_block~1791_q ;
wire \FD|RAM|ram_block~3106_combout ;
wire \FD|RAM|ram_block~799feeder_combout ;
wire \FD|RAM|ram_block~799_q ;
wire \FD|RAM|ram_block~1823_q ;
wire \FD|RAM|ram_block~287_q ;
wire \FD|RAM|ram_block~1311feeder_combout ;
wire \FD|RAM|ram_block~1311_q ;
wire \FD|RAM|ram_block~3112_combout ;
wire \FD|RAM|ram_block~3113_combout ;
wire \FD|RAM|ram_block~1215feeder_combout ;
wire \FD|RAM|ram_block~1215_q ;
wire \FD|RAM|ram_block~703feeder_combout ;
wire \FD|RAM|ram_block~703_q ;
wire \FD|RAM|ram_block~191_q ;
wire \FD|RAM|ram_block~3109_combout ;
wire \FD|RAM|ram_block~1727_q ;
wire \FD|RAM|ram_block~3110_combout ;
wire \FD|RAM|ram_block~735feeder_combout ;
wire \FD|RAM|ram_block~735_q ;
wire \FD|RAM|ram_block~1759_q ;
wire \FD|RAM|ram_block~1247feeder_combout ;
wire \FD|RAM|ram_block~1247_q ;
wire \FD|RAM|ram_block~223_q ;
wire \FD|RAM|ram_block~3107_combout ;
wire \FD|RAM|ram_block~3108_combout ;
wire \FD|RAM|ram_block~3111_combout ;
wire \FD|RAM|ram_block~3114_combout ;
wire \FD|RAM|ram_block~3125_combout ;
wire \FD|RAM|ram_block~3136_combout ;
wire \FD|MUX_ULA_MEM|q[24]~11_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a7 ;
wire \FD|BANCO_REG|saidaA[25]~8_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a7 ;
wire \FD|MUX_RT_IMM|q[25]~22_combout ;
wire \FD|ULA|SOMA|CarryOut[24]~24_combout ;
wire \FD|ULA|MUX|Mux6~0_combout ;
wire \FD|ULA|MUX|Mux6~1_combout ;
wire \FD|BANCO_REG|saidaB[25]~29_combout ;
wire \FD|RAM|ram_block~2080feeder_combout ;
wire \FD|RAM|ram_block~2080_q ;
wire \FD|RAM|ram_block~1824feeder_combout ;
wire \FD|RAM|ram_block~1824_q ;
wire \FD|RAM|ram_block~1696_q ;
wire \FD|RAM|ram_block~3175_combout ;
wire \FD|RAM|ram_block~1952_q ;
wire \FD|RAM|ram_block~3176_combout ;
wire \FD|RAM|ram_block~2048feeder_combout ;
wire \FD|RAM|ram_block~2048_q ;
wire \FD|RAM|ram_block~1792_q ;
wire \FD|RAM|ram_block~1920feeder_combout ;
wire \FD|RAM|ram_block~1920_q ;
wire \FD|RAM|ram_block~1664_q ;
wire \FD|RAM|ram_block~3168_combout ;
wire \FD|RAM|ram_block~3169_combout ;
wire \FD|RAM|ram_block~1728feeder_combout ;
wire \FD|RAM|ram_block~1728_q ;
wire \FD|RAM|ram_block~1856feeder_combout ;
wire \FD|RAM|ram_block~1856_q ;
wire \FD|RAM|ram_block~1600_q ;
wire \FD|RAM|ram_block~3172_combout ;
wire \FD|RAM|ram_block~1984_q ;
wire \FD|RAM|ram_block~3173_combout ;
wire \FD|RAM|ram_block~1888feeder_combout ;
wire \FD|RAM|ram_block~1888_q ;
wire \FD|RAM|ram_block~2016_q ;
wire \FD|RAM|ram_block~1760feeder_combout ;
wire \FD|RAM|ram_block~1760_q ;
wire \FD|RAM|ram_block~1632_q ;
wire \FD|RAM|ram_block~3170_combout ;
wire \FD|RAM|ram_block~3171_combout ;
wire \FD|RAM|ram_block~3174_combout ;
wire \FD|RAM|ram_block~3177_combout ;
wire \FD|RAM|ram_block~992feeder_combout ;
wire \FD|RAM|ram_block~992_q ;
wire \FD|RAM|ram_block~736_q ;
wire \FD|RAM|ram_block~864feeder_combout ;
wire \FD|RAM|ram_block~864_q ;
wire \FD|RAM|ram_block~608_q ;
wire \FD|RAM|ram_block~3137_combout ;
wire \FD|RAM|ram_block~3138_combout ;
wire \FD|RAM|ram_block~928feeder_combout ;
wire \FD|RAM|ram_block~928_q ;
wire \FD|RAM|ram_block~672_q ;
wire \FD|RAM|ram_block~3144_combout ;
wire \FD|RAM|ram_block~1056feeder_combout ;
wire \FD|RAM|ram_block~1056_q ;
wire \FD|RAM|ram_block~800_q ;
wire \FD|RAM|ram_block~3145_combout ;
wire \FD|RAM|ram_block~768feeder_combout ;
wire \FD|RAM|ram_block~768_q ;
wire \FD|RAM|ram_block~640_q ;
wire \FD|RAM|ram_block~3139_combout ;
wire \FD|RAM|ram_block~896feeder_combout ;
wire \FD|RAM|ram_block~896_q ;
wire \FD|RAM|ram_block~1024_q ;
wire \FD|RAM|ram_block~3140_combout ;
wire \FD|RAM|ram_block~704feeder_combout ;
wire \FD|RAM|ram_block~704_q ;
wire \FD|RAM|ram_block~576_q ;
wire \FD|RAM|ram_block~3141_combout ;
wire \FD|RAM|ram_block~832feeder_combout ;
wire \FD|RAM|ram_block~832_q ;
wire \FD|RAM|ram_block~960_q ;
wire \FD|RAM|ram_block~3142_combout ;
wire \FD|RAM|ram_block~3143_combout ;
wire \FD|RAM|ram_block~3146_combout ;
wire \FD|RAM|ram_block~1408_q ;
wire \FD|RAM|ram_block~1440_q ;
wire \FD|RAM|ram_block~1376feeder_combout ;
wire \FD|RAM|ram_block~1376_q ;
wire \FD|RAM|ram_block~1344_q ;
wire \FD|RAM|ram_block~3147_combout ;
wire \FD|RAM|ram_block~3148_combout ;
wire \FD|RAM|ram_block~1504feeder_combout ;
wire \FD|RAM|ram_block~1504_q ;
wire \FD|RAM|ram_block~1568_q ;
wire \FD|RAM|ram_block~1536feeder_combout ;
wire \FD|RAM|ram_block~1536_q ;
wire \FD|RAM|ram_block~1472_q ;
wire \FD|RAM|ram_block~3154_combout ;
wire \FD|RAM|ram_block~3155_combout ;
wire \FD|RAM|ram_block~1152feeder_combout ;
wire \FD|RAM|ram_block~1152_q ;
wire \FD|RAM|ram_block~1184_q ;
wire \FD|RAM|ram_block~1120feeder_combout ;
wire \FD|RAM|ram_block~1120_q ;
wire \FD|RAM|ram_block~1088_q ;
wire \FD|RAM|ram_block~3151_combout ;
wire \FD|RAM|ram_block~3152_combout ;
wire \FD|RAM|ram_block~1248feeder_combout ;
wire \FD|RAM|ram_block~1248_q ;
wire \FD|RAM|ram_block~1312_q ;
wire \FD|RAM|ram_block~1216feeder_combout ;
wire \FD|RAM|ram_block~1216_q ;
wire \FD|RAM|ram_block~1280feeder_combout ;
wire \FD|RAM|ram_block~1280_q ;
wire \FD|RAM|ram_block~3149_combout ;
wire \FD|RAM|ram_block~3150_combout ;
wire \FD|RAM|ram_block~3153_combout ;
wire \FD|RAM|ram_block~3156_combout ;
wire \FD|RAM|ram_block~256feeder_combout ;
wire \FD|RAM|ram_block~256_q ;
wire \FD|RAM|ram_block~288_q ;
wire \FD|RAM|ram_block~224feeder_combout ;
wire \FD|RAM|ram_block~224_q ;
wire \FD|RAM|ram_block~192_q ;
wire \FD|RAM|ram_block~3157_combout ;
wire \FD|RAM|ram_block~3158_combout ;
wire \FD|RAM|ram_block~512feeder_combout ;
wire \FD|RAM|ram_block~512_q ;
wire \FD|RAM|ram_block~544_q ;
wire \FD|RAM|ram_block~480feeder_combout ;
wire \FD|RAM|ram_block~480_q ;
wire \FD|RAM|ram_block~448_q ;
wire \FD|RAM|ram_block~3164_combout ;
wire \FD|RAM|ram_block~3165_combout ;
wire \FD|RAM|ram_block~352feeder_combout ;
wire \FD|RAM|ram_block~352_q ;
wire \FD|RAM|ram_block~416feeder_combout ;
wire \FD|RAM|ram_block~416_q ;
wire \FD|RAM|ram_block~384feeder_combout ;
wire \FD|RAM|ram_block~384_q ;
wire \FD|RAM|ram_block~320feeder_combout ;
wire \FD|RAM|ram_block~320_q ;
wire \FD|RAM|ram_block~3159_combout ;
wire \FD|RAM|ram_block~3160_combout ;
wire \FD|RAM|ram_block~96feeder_combout ;
wire \FD|RAM|ram_block~96_q ;
wire \FD|RAM|ram_block~160_q ;
wire \FD|RAM|ram_block~128feeder_combout ;
wire \FD|RAM|ram_block~128_q ;
wire \FD|RAM|ram_block~64_q ;
wire \FD|RAM|ram_block~3161_combout ;
wire \FD|RAM|ram_block~3162_combout ;
wire \FD|RAM|ram_block~3163_combout ;
wire \FD|RAM|ram_block~3166_combout ;
wire \FD|RAM|ram_block~3167_combout ;
wire \FD|RAM|ram_block~3178_combout ;
wire \FD|MUX_ULA_MEM|q[25]~10_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a6 ;
wire \FD|BANCO_REG|saidaA[26]~7_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a6 ;
wire \FD|MUX_RT_IMM|q[26]~21_combout ;
wire \FD|ULA|SOMA|CarryOut[25]~25_combout ;
wire \FD|ULA|MUX|Mux5~0_combout ;
wire \FD|ULA|MUX|Mux5~1_combout ;
wire \FD|BANCO_REG|saidaB[26]~30_combout ;
wire \FD|RAM|ram_block~2017feeder_combout ;
wire \FD|RAM|ram_block~2017_q ;
wire \FD|RAM|ram_block~993_q ;
wire \FD|RAM|ram_block~1505feeder_combout ;
wire \FD|RAM|ram_block~1505_q ;
wire \FD|RAM|ram_block~481_q ;
wire \FD|RAM|ram_block~3186_combout ;
wire \FD|RAM|ram_block~3187_combout ;
wire \FD|RAM|ram_block~1889feeder_combout ;
wire \FD|RAM|ram_block~1889_q ;
wire \FD|RAM|ram_block~865feeder_combout ;
wire \FD|RAM|ram_block~865_q ;
wire \FD|RAM|ram_block~353_q ;
wire \FD|RAM|ram_block~3179_combout ;
wire \FD|RAM|ram_block~1377_q ;
wire \FD|RAM|ram_block~3180_combout ;
wire \FD|RAM|ram_block~737feeder_combout ;
wire \FD|RAM|ram_block~737_q ;
wire \FD|RAM|ram_block~1761_q ;
wire \FD|RAM|ram_block~1249feeder_combout ;
wire \FD|RAM|ram_block~1249_q ;
wire \FD|RAM|ram_block~225_q ;
wire \FD|RAM|ram_block~3181_combout ;
wire \FD|RAM|ram_block~3182_combout ;
wire \FD|RAM|ram_block~1121feeder_combout ;
wire \FD|RAM|ram_block~1121_q ;
wire \FD|RAM|ram_block~1633_q ;
wire \FD|RAM|ram_block~609feeder_combout ;
wire \FD|RAM|ram_block~609_q ;
wire \FD|RAM|ram_block~97_q ;
wire \FD|RAM|ram_block~3183_combout ;
wire \FD|RAM|ram_block~3184_combout ;
wire \FD|RAM|ram_block~3185_combout ;
wire \FD|RAM|ram_block~3188_combout ;
wire \FD|RAM|ram_block~1185feeder_combout ;
wire \FD|RAM|ram_block~1185_q ;
wire \FD|RAM|ram_block~673feeder_combout ;
wire \FD|RAM|ram_block~673_q ;
wire \FD|RAM|ram_block~161_q ;
wire \FD|RAM|ram_block~3214_combout ;
wire \FD|RAM|ram_block~1697_q ;
wire \FD|RAM|ram_block~3215_combout ;
wire \FD|RAM|ram_block~801feeder_combout ;
wire \FD|RAM|ram_block~801_q ;
wire \FD|RAM|ram_block~1825_q ;
wire \FD|RAM|ram_block~1313feeder_combout ;
wire \FD|RAM|ram_block~1313_q ;
wire \FD|RAM|ram_block~289_q ;
wire \FD|RAM|ram_block~3212_combout ;
wire \FD|RAM|ram_block~3213_combout ;
wire \FD|RAM|ram_block~3216_combout ;
wire \FD|RAM|ram_block~2081feeder_combout ;
wire \FD|RAM|ram_block~2081_q ;
wire \FD|RAM|ram_block~1569feeder_combout ;
wire \FD|RAM|ram_block~1569_q ;
wire \FD|RAM|ram_block~545_q ;
wire \FD|RAM|ram_block~3217_combout ;
wire \FD|RAM|ram_block~1057_q ;
wire \FD|RAM|ram_block~3218_combout ;
wire \FD|RAM|ram_block~1953feeder_combout ;
wire \FD|RAM|ram_block~1953_q ;
wire \FD|RAM|ram_block~929feeder_combout ;
wire \FD|RAM|ram_block~929_q ;
wire \FD|RAM|ram_block~417_q ;
wire \FD|RAM|ram_block~3210_combout ;
wire \FD|RAM|ram_block~1441_q ;
wire \FD|RAM|ram_block~3211_combout ;
wire \FD|RAM|ram_block~3219_combout ;
wire \FD|RAM|ram_block~961feeder_combout ;
wire \FD|RAM|ram_block~961_q ;
wire \FD|RAM|ram_block~1985_q ;
wire \FD|RAM|ram_block~1473feeder_combout ;
wire \FD|RAM|ram_block~1473_q ;
wire \FD|RAM|ram_block~449_q ;
wire \FD|RAM|ram_block~3206_combout ;
wire \FD|RAM|ram_block~3207_combout ;
wire \FD|RAM|ram_block~705feeder_combout ;
wire \FD|RAM|ram_block~705_q ;
wire \FD|RAM|ram_block~1729_q ;
wire \FD|RAM|ram_block~1217feeder_combout ;
wire \FD|RAM|ram_block~1217_q ;
wire \FD|RAM|ram_block~193_q ;
wire \FD|RAM|ram_block~3199_combout ;
wire \FD|RAM|ram_block~3200_combout ;
wire \FD|RAM|ram_block~1345feeder_combout ;
wire \FD|RAM|ram_block~1345_q ;
wire \FD|RAM|ram_block~1857_q ;
wire \FD|RAM|ram_block~321_q ;
wire \FD|RAM|ram_block~833feeder_combout ;
wire \FD|RAM|ram_block~833_q ;
wire \FD|RAM|ram_block~3201_combout ;
wire \FD|RAM|ram_block~3202_combout ;
wire \FD|RAM|ram_block~577feeder_combout ;
wire \FD|RAM|ram_block~577_q ;
wire \FD|RAM|ram_block~65_q ;
wire \FD|RAM|ram_block~3203_combout ;
wire \FD|RAM|ram_block~1601_q ;
wire \FD|RAM|ram_block~1089feeder_combout ;
wire \FD|RAM|ram_block~1089_q ;
wire \FD|RAM|ram_block~3204_combout ;
wire \FD|RAM|ram_block~3205_combout ;
wire \FD|RAM|ram_block~3208_combout ;
wire \FD|RAM|ram_block~1537feeder_combout ;
wire \FD|RAM|ram_block~1537_q ;
wire \FD|RAM|ram_block~513_q ;
wire \FD|RAM|ram_block~3196_combout ;
wire \FD|RAM|ram_block~2049_q ;
wire \FD|RAM|ram_block~1025feeder_combout ;
wire \FD|RAM|ram_block~1025_q ;
wire \FD|RAM|ram_block~3197_combout ;
wire \FD|RAM|ram_block~385_q ;
wire \FD|RAM|ram_block~897feeder_combout ;
wire \FD|RAM|ram_block~897_q ;
wire \FD|RAM|ram_block~3191_combout ;
wire \FD|RAM|ram_block~1409feeder_combout ;
wire \FD|RAM|ram_block~1409_q ;
wire \FD|RAM|ram_block~1921_q ;
wire \FD|RAM|ram_block~3192_combout ;
wire \FD|RAM|ram_block~1153feeder_combout ;
wire \FD|RAM|ram_block~1153_q ;
wire \FD|RAM|ram_block~641feeder_combout ;
wire \FD|RAM|ram_block~641_q ;
wire \FD|RAM|ram_block~129_q ;
wire \FD|RAM|ram_block~3193_combout ;
wire \FD|RAM|ram_block~1665_q ;
wire \FD|RAM|ram_block~3194_combout ;
wire \FD|RAM|ram_block~3195_combout ;
wire \FD|RAM|ram_block~769feeder_combout ;
wire \FD|RAM|ram_block~769_q ;
wire \FD|RAM|ram_block~1793_q ;
wire \FD|RAM|ram_block~1281feeder_combout ;
wire \FD|RAM|ram_block~1281_q ;
wire \FD|RAM|ram_block~257_q ;
wire \FD|RAM|ram_block~3189_combout ;
wire \FD|RAM|ram_block~3190_combout ;
wire \FD|RAM|ram_block~3198_combout ;
wire \FD|RAM|ram_block~3209_combout ;
wire \FD|RAM|ram_block~3220_combout ;
wire \FD|MUX_ULA_MEM|q[26]~9_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a5 ;
wire \FD|BANCO_REG|saidaA[27]~6_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a5 ;
wire \FD|MUX_RT_IMM|q[27]~20_combout ;
wire \FD|ULA|SOMA|CarryOut[26]~26_combout ;
wire \FD|ULA|MUX|Mux4~0_combout ;
wire \FD|ULA|MUX|Mux4~1_combout ;
wire \FD|BANCO_REG|saidaB[27]~31_combout ;
wire \FD|RAM|ram_block~1794feeder_combout ;
wire \FD|RAM|ram_block~1794_q ;
wire \FD|RAM|ram_block~1282_q ;
wire \FD|RAM|ram_block~770feeder_combout ;
wire \FD|RAM|ram_block~770_q ;
wire \FD|RAM|ram_block~258_q ;
wire \FD|RAM|ram_block~3221_combout ;
wire \FD|RAM|ram_block~3222_combout ;
wire \FD|RAM|ram_block~1314feeder_combout ;
wire \FD|RAM|ram_block~1314_q ;
wire \FD|RAM|ram_block~290_q ;
wire \FD|RAM|ram_block~3228_combout ;
wire \FD|RAM|ram_block~802_q ;
wire \FD|RAM|ram_block~1826feeder_combout ;
wire \FD|RAM|ram_block~1826_q ;
wire \FD|RAM|ram_block~3229_combout ;
wire \FD|RAM|ram_block~1218feeder_combout ;
wire \FD|RAM|ram_block~1218_q ;
wire \FD|RAM|ram_block~706feeder_combout ;
wire \FD|RAM|ram_block~706_q ;
wire \FD|RAM|ram_block~194_q ;
wire \FD|RAM|ram_block~3225_combout ;
wire \FD|RAM|ram_block~1730_q ;
wire \FD|RAM|ram_block~3226_combout ;
wire \FD|RAM|ram_block~738feeder_combout ;
wire \FD|RAM|ram_block~738_q ;
wire \FD|RAM|ram_block~1762_q ;
wire \FD|RAM|ram_block~1250feeder_combout ;
wire \FD|RAM|ram_block~1250_q ;
wire \FD|RAM|ram_block~226_q ;
wire \FD|RAM|ram_block~3223_combout ;
wire \FD|RAM|ram_block~3224_combout ;
wire \FD|RAM|ram_block~3227_combout ;
wire \FD|RAM|ram_block~3230_combout ;
wire \FD|RAM|ram_block~2050feeder_combout ;
wire \FD|RAM|ram_block~2050_q ;
wire \FD|RAM|ram_block~1538_q ;
wire \FD|RAM|ram_block~1026feeder_combout ;
wire \FD|RAM|ram_block~1026_q ;
wire \FD|RAM|ram_block~514_q ;
wire \FD|RAM|ram_block~3252_combout ;
wire \FD|RAM|ram_block~3253_combout ;
wire \FD|RAM|ram_block~2082feeder_combout ;
wire \FD|RAM|ram_block~2082_q ;
wire \FD|RAM|ram_block~1570feeder_combout ;
wire \FD|RAM|ram_block~1570_q ;
wire \FD|RAM|ram_block~546_q ;
wire \FD|RAM|ram_block~3259_combout ;
wire \FD|RAM|ram_block~1058_q ;
wire \FD|RAM|ram_block~3260_combout ;
wire \FD|RAM|ram_block~1474feeder_combout ;
wire \FD|RAM|ram_block~1474_q ;
wire \FD|RAM|ram_block~1986_q ;
wire \FD|RAM|ram_block~962feeder_combout ;
wire \FD|RAM|ram_block~962_q ;
wire \FD|RAM|ram_block~450_q ;
wire \FD|RAM|ram_block~3256_combout ;
wire \FD|RAM|ram_block~3257_combout ;
wire \FD|RAM|ram_block~994feeder_combout ;
wire \FD|RAM|ram_block~994_q ;
wire \FD|RAM|ram_block~2018_q ;
wire \FD|RAM|ram_block~1506feeder_combout ;
wire \FD|RAM|ram_block~1506_q ;
wire \FD|RAM|ram_block~482_q ;
wire \FD|RAM|ram_block~3254_combout ;
wire \FD|RAM|ram_block~3255_combout ;
wire \FD|RAM|ram_block~3258_combout ;
wire \FD|RAM|ram_block~3261_combout ;
wire \FD|RAM|ram_block~610feeder_combout ;
wire \FD|RAM|ram_block~610_q ;
wire \FD|RAM|ram_block~1634_q ;
wire \FD|RAM|ram_block~1122feeder_combout ;
wire \FD|RAM|ram_block~1122_q ;
wire \FD|RAM|ram_block~98_q ;
wire \FD|RAM|ram_block~3241_combout ;
wire \FD|RAM|ram_block~3242_combout ;
wire \FD|RAM|ram_block~674feeder_combout ;
wire \FD|RAM|ram_block~674_q ;
wire \FD|RAM|ram_block~1698_q ;
wire \FD|RAM|ram_block~1186feeder_combout ;
wire \FD|RAM|ram_block~1186_q ;
wire \FD|RAM|ram_block~162_q ;
wire \FD|RAM|ram_block~3248_combout ;
wire \FD|RAM|ram_block~3249_combout ;
wire \FD|RAM|ram_block~1154feeder_combout ;
wire \FD|RAM|ram_block~1154_q ;
wire \FD|RAM|ram_block~1666_q ;
wire \FD|RAM|ram_block~642feeder_combout ;
wire \FD|RAM|ram_block~642_q ;
wire \FD|RAM|ram_block~130_q ;
wire \FD|RAM|ram_block~3243_combout ;
wire \FD|RAM|ram_block~3244_combout ;
wire \FD|RAM|ram_block~1090feeder_combout ;
wire \FD|RAM|ram_block~1090_q ;
wire \FD|RAM|ram_block~578feeder_combout ;
wire \FD|RAM|ram_block~578_q ;
wire \FD|RAM|ram_block~66_q ;
wire \FD|RAM|ram_block~3245_combout ;
wire \FD|RAM|ram_block~1602_q ;
wire \FD|RAM|ram_block~3246_combout ;
wire \FD|RAM|ram_block~3247_combout ;
wire \FD|RAM|ram_block~3250_combout ;
wire \FD|RAM|ram_block~866feeder_combout ;
wire \FD|RAM|ram_block~866_q ;
wire \FD|RAM|ram_block~1890_q ;
wire \FD|RAM|ram_block~1378feeder_combout ;
wire \FD|RAM|ram_block~1378_q ;
wire \FD|RAM|ram_block~354_q ;
wire \FD|RAM|ram_block~3231_combout ;
wire \FD|RAM|ram_block~3232_combout ;
wire \FD|RAM|ram_block~930feeder_combout ;
wire \FD|RAM|ram_block~930_q ;
wire \FD|RAM|ram_block~1442feeder_combout ;
wire \FD|RAM|ram_block~1442_q ;
wire \FD|RAM|ram_block~418_q ;
wire \FD|RAM|ram_block~3238_combout ;
wire \FD|RAM|ram_block~1954_q ;
wire \FD|RAM|ram_block~3239_combout ;
wire \FD|RAM|ram_block~1346feeder_combout ;
wire \FD|RAM|ram_block~1346_q ;
wire \FD|RAM|ram_block~1858_q ;
wire \FD|RAM|ram_block~834feeder_combout ;
wire \FD|RAM|ram_block~834_q ;
wire \FD|RAM|ram_block~322_q ;
wire \FD|RAM|ram_block~3235_combout ;
wire \FD|RAM|ram_block~3236_combout ;
wire \FD|RAM|ram_block~386_q ;
wire \FD|RAM|ram_block~898feeder_combout ;
wire \FD|RAM|ram_block~898_q ;
wire \FD|RAM|ram_block~3233_combout ;
wire \FD|RAM|ram_block~1410feeder_combout ;
wire \FD|RAM|ram_block~1410_q ;
wire \FD|RAM|ram_block~1922_q ;
wire \FD|RAM|ram_block~3234_combout ;
wire \FD|RAM|ram_block~3237_combout ;
wire \FD|RAM|ram_block~3240_combout ;
wire \FD|RAM|ram_block~3251_combout ;
wire \FD|RAM|ram_block~3262_combout ;
wire \FD|MUX_ULA_MEM|q[27]~8_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a4 ;
wire \FD|BANCO_REG|saidaA[28]~5_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a4 ;
wire \FD|MUX_RT_IMM|q[28]~19_combout ;
wire \FD|ULA|SOMA|CarryOut[27]~27_combout ;
wire \FD|ULA|MUX|Mux3~0_combout ;
wire \FD|ULA|MUX|Mux3~1_combout ;
wire \FD|BANCO_REG|saidaB[28]~32_combout ;
wire \FD|RAM|ram_block~2051feeder_combout ;
wire \FD|RAM|ram_block~2051_q ;
wire \FD|RAM|ram_block~1795_q ;
wire \FD|RAM|ram_block~1923feeder_combout ;
wire \FD|RAM|ram_block~1923_q ;
wire \FD|RAM|ram_block~1667_q ;
wire \FD|RAM|ram_block~3294_combout ;
wire \FD|RAM|ram_block~3295_combout ;
wire \FD|RAM|ram_block~1827feeder_combout ;
wire \FD|RAM|ram_block~1827_q ;
wire \FD|RAM|ram_block~1699_q ;
wire \FD|RAM|ram_block~3301_combout ;
wire \FD|RAM|ram_block~2083feeder_combout ;
wire \FD|RAM|ram_block~2083_q ;
wire \FD|RAM|ram_block~1955_q ;
wire \FD|RAM|ram_block~3302_combout ;
wire \FD|RAM|ram_block~1891feeder_combout ;
wire \FD|RAM|ram_block~1891_q ;
wire \FD|RAM|ram_block~2019_q ;
wire \FD|RAM|ram_block~1763feeder_combout ;
wire \FD|RAM|ram_block~1763_q ;
wire \FD|RAM|ram_block~1635_q ;
wire \FD|RAM|ram_block~3296_combout ;
wire \FD|RAM|ram_block~3297_combout ;
wire \FD|RAM|ram_block~1731feeder_combout ;
wire \FD|RAM|ram_block~1731_q ;
wire \FD|RAM|ram_block~1859feeder_combout ;
wire \FD|RAM|ram_block~1859_q ;
wire \FD|RAM|ram_block~1603_q ;
wire \FD|RAM|ram_block~3298_combout ;
wire \FD|RAM|ram_block~1987_q ;
wire \FD|RAM|ram_block~3299_combout ;
wire \FD|RAM|ram_block~3300_combout ;
wire \FD|RAM|ram_block~3303_combout ;
wire \FD|RAM|ram_block~739feeder_combout ;
wire \FD|RAM|ram_block~739_q ;
wire \FD|RAM|ram_block~995_q ;
wire \FD|RAM|ram_block~867feeder_combout ;
wire \FD|RAM|ram_block~867_q ;
wire \FD|RAM|ram_block~611_q ;
wire \FD|RAM|ram_block~3273_combout ;
wire \FD|RAM|ram_block~3274_combout ;
wire \FD|RAM|ram_block~803feeder_combout ;
wire \FD|RAM|ram_block~803_q ;
wire \FD|RAM|ram_block~1059_q ;
wire \FD|RAM|ram_block~931feeder_combout ;
wire \FD|RAM|ram_block~931_q ;
wire \FD|RAM|ram_block~675_q ;
wire \FD|RAM|ram_block~3280_combout ;
wire \FD|RAM|ram_block~3281_combout ;
wire \FD|RAM|ram_block~707feeder_combout ;
wire \FD|RAM|ram_block~707_q ;
wire \FD|RAM|ram_block~579_q ;
wire \FD|RAM|ram_block~3277_combout ;
wire \FD|RAM|ram_block~963_q ;
wire \FD|RAM|ram_block~835feeder_combout ;
wire \FD|RAM|ram_block~835_q ;
wire \FD|RAM|ram_block~3278_combout ;
wire \FD|RAM|ram_block~899feeder_combout ;
wire \FD|RAM|ram_block~899_q ;
wire \FD|RAM|ram_block~1027_q ;
wire \FD|RAM|ram_block~771feeder_combout ;
wire \FD|RAM|ram_block~771_q ;
wire \FD|RAM|ram_block~643_q ;
wire \FD|RAM|ram_block~3275_combout ;
wire \FD|RAM|ram_block~3276_combout ;
wire \FD|RAM|ram_block~3279_combout ;
wire \FD|RAM|ram_block~3282_combout ;
wire \FD|RAM|ram_block~515feeder_combout ;
wire \FD|RAM|ram_block~515_q ;
wire \FD|RAM|ram_block~547_q ;
wire \FD|RAM|ram_block~483feeder_combout ;
wire \FD|RAM|ram_block~483_q ;
wire \FD|RAM|ram_block~451_q ;
wire \FD|RAM|ram_block~3290_combout ;
wire \FD|RAM|ram_block~3291_combout ;
wire \FD|RAM|ram_block~259feeder_combout ;
wire \FD|RAM|ram_block~259_q ;
wire \FD|RAM|ram_block~291_q ;
wire \FD|RAM|ram_block~227feeder_combout ;
wire \FD|RAM|ram_block~227_q ;
wire \FD|RAM|ram_block~195_q ;
wire \FD|RAM|ram_block~3283_combout ;
wire \FD|RAM|ram_block~3284_combout ;
wire \FD|RAM|ram_block~99feeder_combout ;
wire \FD|RAM|ram_block~99_q ;
wire \FD|RAM|ram_block~163_q ;
wire \FD|RAM|ram_block~131feeder_combout ;
wire \FD|RAM|ram_block~131_q ;
wire \FD|RAM|ram_block~67_q ;
wire \FD|RAM|ram_block~3287_combout ;
wire \FD|RAM|ram_block~3288_combout ;
wire \FD|RAM|ram_block~355feeder_combout ;
wire \FD|RAM|ram_block~355_q ;
wire \FD|RAM|ram_block~419_q ;
wire \FD|RAM|ram_block~387feeder_combout ;
wire \FD|RAM|ram_block~387_q ;
wire \FD|RAM|ram_block~323_q ;
wire \FD|RAM|ram_block~3285_combout ;
wire \FD|RAM|ram_block~3286_combout ;
wire \FD|RAM|ram_block~3289_combout ;
wire \FD|RAM|ram_block~3292_combout ;
wire \FD|RAM|ram_block~3293_combout ;
wire \FD|RAM|ram_block~1443feeder_combout ;
wire \FD|RAM|ram_block~1443_q ;
wire \FD|RAM|ram_block~1411_q ;
wire \FD|RAM|ram_block~1379feeder_combout ;
wire \FD|RAM|ram_block~1379_q ;
wire \FD|RAM|ram_block~1347_q ;
wire \FD|RAM|ram_block~3263_combout ;
wire \FD|RAM|ram_block~3264_combout ;
wire \FD|RAM|ram_block~1571feeder_combout ;
wire \FD|RAM|ram_block~1571_q ;
wire \FD|RAM|ram_block~1507_q ;
wire \FD|RAM|ram_block~1539feeder_combout ;
wire \FD|RAM|ram_block~1539_q ;
wire \FD|RAM|ram_block~1475_q ;
wire \FD|RAM|ram_block~3270_combout ;
wire \FD|RAM|ram_block~3271_combout ;
wire \FD|RAM|ram_block~1251feeder_combout ;
wire \FD|RAM|ram_block~1251_q ;
wire \FD|RAM|ram_block~1315_q ;
wire \FD|RAM|ram_block~1283feeder_combout ;
wire \FD|RAM|ram_block~1283_q ;
wire \FD|RAM|ram_block~1219_q ;
wire \FD|RAM|ram_block~3265_combout ;
wire \FD|RAM|ram_block~3266_combout ;
wire \FD|RAM|ram_block~1155feeder_combout ;
wire \FD|RAM|ram_block~1155_q ;
wire \FD|RAM|ram_block~1187_q ;
wire \FD|RAM|ram_block~1123feeder_combout ;
wire \FD|RAM|ram_block~1123_q ;
wire \FD|RAM|ram_block~1091_q ;
wire \FD|RAM|ram_block~3267_combout ;
wire \FD|RAM|ram_block~3268_combout ;
wire \FD|RAM|ram_block~3269_combout ;
wire \FD|RAM|ram_block~3272_combout ;
wire \FD|RAM|ram_block~3304_combout ;
wire \FD|MUX_ULA_MEM|q[28]~7_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a3 ;
wire \FD|BANCO_REG|saidaA[29]~4_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a3 ;
wire \FD|MUX_RT_IMM|q[29]~18_combout ;
wire \FD|ULA|SOMA|CarryOut[28]~28_combout ;
wire \FD|ULA|MUX|Mux2~0_combout ;
wire \FD|ULA|MUX|Mux2~1_combout ;
wire \FD|BANCO_REG|saidaB[29]~33_combout ;
wire \FD|RAM|ram_block~2052feeder_combout ;
wire \FD|RAM|ram_block~2052_q ;
wire \FD|RAM|ram_block~1028_q ;
wire \FD|RAM|ram_block~516_q ;
wire \FD|RAM|ram_block~1540feeder_combout ;
wire \FD|RAM|ram_block~1540_q ;
wire \FD|RAM|ram_block~3312_combout ;
wire \FD|RAM|ram_block~3313_combout ;
wire \FD|RAM|ram_block~1412feeder_combout ;
wire \FD|RAM|ram_block~1412_q ;
wire \FD|RAM|ram_block~1924_q ;
wire \FD|RAM|ram_block~388_q ;
wire \FD|RAM|ram_block~900feeder_combout ;
wire \FD|RAM|ram_block~900_q ;
wire \FD|RAM|ram_block~3307_combout ;
wire \FD|RAM|ram_block~3308_combout ;
wire \FD|RAM|ram_block~1156feeder_combout ;
wire \FD|RAM|ram_block~1156_q ;
wire \FD|RAM|ram_block~1668_q ;
wire \FD|RAM|ram_block~644feeder_combout ;
wire \FD|RAM|ram_block~644_q ;
wire \FD|RAM|ram_block~132_q ;
wire \FD|RAM|ram_block~3309_combout ;
wire \FD|RAM|ram_block~3310_combout ;
wire \FD|RAM|ram_block~3311_combout ;
wire \FD|RAM|ram_block~1796feeder_combout ;
wire \FD|RAM|ram_block~1796_q ;
wire \FD|RAM|ram_block~772_q ;
wire \FD|RAM|ram_block~1284feeder_combout ;
wire \FD|RAM|ram_block~1284_q ;
wire \FD|RAM|ram_block~260_q ;
wire \FD|RAM|ram_block~3305_combout ;
wire \FD|RAM|ram_block~3306_combout ;
wire \FD|RAM|ram_block~3314_combout ;
wire \FD|RAM|ram_block~1956feeder_combout ;
wire \FD|RAM|ram_block~1956_q ;
wire \FD|RAM|ram_block~932feeder_combout ;
wire \FD|RAM|ram_block~932_q ;
wire \FD|RAM|ram_block~420_q ;
wire \FD|RAM|ram_block~3336_combout ;
wire \FD|RAM|ram_block~1444_q ;
wire \FD|RAM|ram_block~3337_combout ;
wire \FD|RAM|ram_block~1188feeder_combout ;
wire \FD|RAM|ram_block~1188_q ;
wire \FD|RAM|ram_block~1700_q ;
wire \FD|RAM|ram_block~676feeder_combout ;
wire \FD|RAM|ram_block~676_q ;
wire \FD|RAM|ram_block~164_q ;
wire \FD|RAM|ram_block~3340_combout ;
wire \FD|RAM|ram_block~3341_combout ;
wire \FD|RAM|ram_block~804feeder_combout ;
wire \FD|RAM|ram_block~804_q ;
wire \FD|RAM|ram_block~292_q ;
wire \FD|RAM|ram_block~1316feeder_combout ;
wire \FD|RAM|ram_block~1316_q ;
wire \FD|RAM|ram_block~3338_combout ;
wire \FD|RAM|ram_block~1828_q ;
wire \FD|RAM|ram_block~3339_combout ;
wire \FD|RAM|ram_block~3342_combout ;
wire \FD|RAM|ram_block~1572feeder_combout ;
wire \FD|RAM|ram_block~1572_q ;
wire \FD|RAM|ram_block~548_q ;
wire \FD|RAM|ram_block~3343_combout ;
wire \FD|RAM|ram_block~1060_q ;
wire \FD|RAM|ram_block~2084feeder_combout ;
wire \FD|RAM|ram_block~2084_q ;
wire \FD|RAM|ram_block~3344_combout ;
wire \FD|RAM|ram_block~3345_combout ;
wire \FD|RAM|ram_block~964feeder_combout ;
wire \FD|RAM|ram_block~964_q ;
wire \FD|RAM|ram_block~1988_q ;
wire \FD|RAM|ram_block~1476feeder_combout ;
wire \FD|RAM|ram_block~1476_q ;
wire \FD|RAM|ram_block~452_q ;
wire \FD|RAM|ram_block~3332_combout ;
wire \FD|RAM|ram_block~3333_combout ;
wire \FD|RAM|ram_block~708feeder_combout ;
wire \FD|RAM|ram_block~708_q ;
wire \FD|RAM|ram_block~1732_q ;
wire \FD|RAM|ram_block~1220feeder_combout ;
wire \FD|RAM|ram_block~1220_q ;
wire \FD|RAM|ram_block~196_q ;
wire \FD|RAM|ram_block~3325_combout ;
wire \FD|RAM|ram_block~3326_combout ;
wire \FD|RAM|ram_block~580feeder_combout ;
wire \FD|RAM|ram_block~580_q ;
wire \FD|RAM|ram_block~68_q ;
wire \FD|RAM|ram_block~3329_combout ;
wire \FD|RAM|ram_block~1604_q ;
wire \FD|RAM|ram_block~1092feeder_combout ;
wire \FD|RAM|ram_block~1092_q ;
wire \FD|RAM|ram_block~3330_combout ;
wire \FD|RAM|ram_block~1348feeder_combout ;
wire \FD|RAM|ram_block~1348_q ;
wire \FD|RAM|ram_block~1860_q ;
wire \FD|RAM|ram_block~836feeder_combout ;
wire \FD|RAM|ram_block~836_q ;
wire \FD|RAM|ram_block~324_q ;
wire \FD|RAM|ram_block~3327_combout ;
wire \FD|RAM|ram_block~3328_combout ;
wire \FD|RAM|ram_block~3331_combout ;
wire \FD|RAM|ram_block~3334_combout ;
wire \FD|RAM|ram_block~996feeder_combout ;
wire \FD|RAM|ram_block~996_q ;
wire \FD|RAM|ram_block~2020_q ;
wire \FD|RAM|ram_block~1508feeder_combout ;
wire \FD|RAM|ram_block~1508_q ;
wire \FD|RAM|ram_block~484_q ;
wire \FD|RAM|ram_block~3322_combout ;
wire \FD|RAM|ram_block~3323_combout ;
wire \FD|RAM|ram_block~1380feeder_combout ;
wire \FD|RAM|ram_block~1380_q ;
wire \FD|RAM|ram_block~1892_q ;
wire \FD|RAM|ram_block~868feeder_combout ;
wire \FD|RAM|ram_block~868_q ;
wire \FD|RAM|ram_block~356_q ;
wire \FD|RAM|ram_block~3315_combout ;
wire \FD|RAM|ram_block~3316_combout ;
wire \FD|RAM|ram_block~740feeder_combout ;
wire \FD|RAM|ram_block~740_q ;
wire \FD|RAM|ram_block~1252feeder_combout ;
wire \FD|RAM|ram_block~1252_q ;
wire \FD|RAM|ram_block~228_q ;
wire \FD|RAM|ram_block~3317_combout ;
wire \FD|RAM|ram_block~1764_q ;
wire \FD|RAM|ram_block~3318_combout ;
wire \FD|RAM|ram_block~1124feeder_combout ;
wire \FD|RAM|ram_block~1124_q ;
wire \FD|RAM|ram_block~1636_q ;
wire \FD|RAM|ram_block~612feeder_combout ;
wire \FD|RAM|ram_block~612_q ;
wire \FD|RAM|ram_block~100_q ;
wire \FD|RAM|ram_block~3319_combout ;
wire \FD|RAM|ram_block~3320_combout ;
wire \FD|RAM|ram_block~3321_combout ;
wire \FD|RAM|ram_block~3324_combout ;
wire \FD|RAM|ram_block~3335_combout ;
wire \FD|RAM|ram_block~3346_combout ;
wire \FD|MUX_ULA_MEM|q[29]~6_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a2 ;
wire \FD|MUX_RT_IMM|q[30]~17_combout ;
wire \FD|ULA|SOMA|CarryOut[29]~29_combout ;
wire \FD|ULA|MUX|Mux1~0_combout ;
wire \FD|ULA|MUX|Mux1~1_combout ;
wire \FD|BANCO_REG|saidaB[30]~34_combout ;
wire \FD|RAM|ram_block~1285feeder_combout ;
wire \FD|RAM|ram_block~1285_q ;
wire \FD|RAM|ram_block~261_q ;
wire \FD|RAM|ram_block~773feeder_combout ;
wire \FD|RAM|ram_block~773_q ;
wire \FD|RAM|ram_block~3357_combout ;
wire \FD|RAM|ram_block~1797_q ;
wire \FD|RAM|ram_block~3358_combout ;
wire \FD|RAM|ram_block~1253feeder_combout ;
wire \FD|RAM|ram_block~1253_q ;
wire \FD|RAM|ram_block~229_q ;
wire \FD|RAM|ram_block~3359_combout ;
wire \FD|RAM|ram_block~741feeder_combout ;
wire \FD|RAM|ram_block~741_q ;
wire \FD|RAM|ram_block~1765_q ;
wire \FD|RAM|ram_block~3360_combout ;
wire \FD|RAM|ram_block~1221feeder_combout ;
wire \FD|RAM|ram_block~1221_q ;
wire \FD|RAM|ram_block~709feeder_combout ;
wire \FD|RAM|ram_block~709_q ;
wire \FD|RAM|ram_block~197_q ;
wire \FD|RAM|ram_block~3361_combout ;
wire \FD|RAM|ram_block~1733_q ;
wire \FD|RAM|ram_block~3362_combout ;
wire \FD|RAM|ram_block~3363_combout ;
wire \FD|RAM|ram_block~805feeder_combout ;
wire \FD|RAM|ram_block~805_q ;
wire \FD|RAM|ram_block~1829_q ;
wire \FD|RAM|ram_block~293_q ;
wire \FD|RAM|ram_block~1317feeder_combout ;
wire \FD|RAM|ram_block~1317_q ;
wire \FD|RAM|ram_block~3364_combout ;
wire \FD|RAM|ram_block~3365_combout ;
wire \FD|RAM|ram_block~3366_combout ;
wire \FD|RAM|ram_block~613feeder_combout ;
wire \FD|RAM|ram_block~613_q ;
wire \FD|RAM|ram_block~1637_q ;
wire \FD|RAM|ram_block~1125feeder_combout ;
wire \FD|RAM|ram_block~1125_q ;
wire \FD|RAM|ram_block~101_q ;
wire \FD|RAM|ram_block~3367_combout ;
wire \FD|RAM|ram_block~3368_combout ;
wire \FD|RAM|ram_block~1157feeder_combout ;
wire \FD|RAM|ram_block~1157_q ;
wire \FD|RAM|ram_block~1669feeder_combout ;
wire \FD|RAM|ram_block~1669_q ;
wire \FD|RAM|ram_block~645feeder_combout ;
wire \FD|RAM|ram_block~645_q ;
wire \FD|RAM|ram_block~133_q ;
wire \FD|RAM|ram_block~3369_combout ;
wire \FD|RAM|ram_block~3370_combout ;
wire \FD|RAM|ram_block~1093feeder_combout ;
wire \FD|RAM|ram_block~1093_q ;
wire \FD|RAM|ram_block~1605_q ;
wire \FD|RAM|ram_block~581feeder_combout ;
wire \FD|RAM|ram_block~581_q ;
wire \FD|RAM|ram_block~69_q ;
wire \FD|RAM|ram_block~3371_combout ;
wire \FD|RAM|ram_block~3372_combout ;
wire \FD|RAM|ram_block~3373_combout ;
wire \FD|RAM|ram_block~677feeder_combout ;
wire \FD|RAM|ram_block~677_q ;
wire \FD|RAM|ram_block~1189feeder_combout ;
wire \FD|RAM|ram_block~1189_q ;
wire \FD|RAM|ram_block~165_q ;
wire \FD|RAM|ram_block~3374_combout ;
wire \FD|RAM|ram_block~1701_q ;
wire \FD|RAM|ram_block~3375_combout ;
wire \FD|RAM|ram_block~3376_combout ;
wire \FD|RAM|ram_block~3377_combout ;
wire \FD|RAM|ram_block~2085feeder_combout ;
wire \FD|RAM|ram_block~2085_q ;
wire \FD|RAM|ram_block~1061_q ;
wire \FD|RAM|ram_block~1573feeder_combout ;
wire \FD|RAM|ram_block~1573_q ;
wire \FD|RAM|ram_block~549_q ;
wire \FD|RAM|ram_block~3385_combout ;
wire \FD|RAM|ram_block~3386_combout ;
wire \FD|RAM|ram_block~1477feeder_combout ;
wire \FD|RAM|ram_block~1477_q ;
wire \FD|RAM|ram_block~1989_q ;
wire \FD|RAM|ram_block~965feeder_combout ;
wire \FD|RAM|ram_block~965_q ;
wire \FD|RAM|ram_block~453_q ;
wire \FD|RAM|ram_block~3382_combout ;
wire \FD|RAM|ram_block~3383_combout ;
wire \FD|RAM|ram_block~997feeder_combout ;
wire \FD|RAM|ram_block~997_q ;
wire \FD|RAM|ram_block~2021_q ;
wire \FD|RAM|ram_block~1509feeder_combout ;
wire \FD|RAM|ram_block~1509_q ;
wire \FD|RAM|ram_block~485_q ;
wire \FD|RAM|ram_block~3380_combout ;
wire \FD|RAM|ram_block~3381_combout ;
wire \FD|RAM|ram_block~3384_combout ;
wire \FD|RAM|ram_block~2053feeder_combout ;
wire \FD|RAM|ram_block~2053_q ;
wire \FD|RAM|ram_block~1541_q ;
wire \FD|RAM|ram_block~517_q ;
wire \FD|RAM|ram_block~1029feeder_combout ;
wire \FD|RAM|ram_block~1029_q ;
wire \FD|RAM|ram_block~3378_combout ;
wire \FD|RAM|ram_block~3379_combout ;
wire \FD|RAM|ram_block~3387_combout ;
wire \FD|RAM|ram_block~837feeder_combout ;
wire \FD|RAM|ram_block~837_q ;
wire \FD|RAM|ram_block~325_q ;
wire \FD|RAM|ram_block~3351_combout ;
wire \FD|RAM|ram_block~1861_q ;
wire \FD|RAM|ram_block~1349feeder_combout ;
wire \FD|RAM|ram_block~1349_q ;
wire \FD|RAM|ram_block~3352_combout ;
wire \FD|RAM|ram_block~389_q ;
wire \FD|RAM|ram_block~901feeder_combout ;
wire \FD|RAM|ram_block~901_q ;
wire \FD|RAM|ram_block~3349_combout ;
wire \FD|RAM|ram_block~1413feeder_combout ;
wire \FD|RAM|ram_block~1413_q ;
wire \FD|RAM|ram_block~1925_q ;
wire \FD|RAM|ram_block~3350_combout ;
wire \FD|RAM|ram_block~3353_combout ;
wire \FD|RAM|ram_block~1957feeder_combout ;
wire \FD|RAM|ram_block~1957_q ;
wire \FD|RAM|ram_block~933_q ;
wire \FD|RAM|ram_block~1445feeder_combout ;
wire \FD|RAM|ram_block~1445_q ;
wire \FD|RAM|ram_block~421_q ;
wire \FD|RAM|ram_block~3354_combout ;
wire \FD|RAM|ram_block~3355_combout ;
wire \FD|RAM|ram_block~1893feeder_combout ;
wire \FD|RAM|ram_block~1893_q ;
wire \FD|RAM|ram_block~869_q ;
wire \FD|RAM|ram_block~1381feeder_combout ;
wire \FD|RAM|ram_block~1381_q ;
wire \FD|RAM|ram_block~357_q ;
wire \FD|RAM|ram_block~3347_combout ;
wire \FD|RAM|ram_block~3348_combout ;
wire \FD|RAM|ram_block~3356_combout ;
wire \FD|RAM|ram_block~3388_combout ;
wire \FD|MUX_ULA_MEM|q[30]~5_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a2 ;
wire \FD|BANCO_REG|saidaA[30]~3_combout ;
wire \FD|ULA|SOMA|CarryOut[30]~30_combout ;
wire \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a1 ;
wire \FD|MUX_RT_IMM|q[31]~16_combout ;
wire \FD|ULA|MUX|Mux0~0_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a1 ;
wire \FD|BANCO_REG|saidaA[31]~2_combout ;
wire \FD|ULA|MUX|Mux0~1_combout ;
wire \FD|BANCO_REG|saidaB[31]~35_combout ;
wire \FD|RAM|ram_block~998feeder_combout ;
wire \FD|RAM|ram_block~998_q ;
wire \FD|RAM|ram_block~742_q ;
wire \FD|RAM|ram_block~870feeder_combout ;
wire \FD|RAM|ram_block~870_q ;
wire \FD|RAM|ram_block~614_q ;
wire \FD|RAM|ram_block~3389_combout ;
wire \FD|RAM|ram_block~3390_combout ;
wire \FD|RAM|ram_block~1062feeder_combout ;
wire \FD|RAM|ram_block~1062_q ;
wire \FD|RAM|ram_block~806_q ;
wire \FD|RAM|ram_block~934feeder_combout ;
wire \FD|RAM|ram_block~934_q ;
wire \FD|RAM|ram_block~678_q ;
wire \FD|RAM|ram_block~3396_combout ;
wire \FD|RAM|ram_block~3397_combout ;
wire \FD|RAM|ram_block~710feeder_combout ;
wire \FD|RAM|ram_block~710_q ;
wire \FD|RAM|ram_block~582_q ;
wire \FD|RAM|ram_block~3393_combout ;
wire \FD|RAM|ram_block~838feeder_combout ;
wire \FD|RAM|ram_block~838_q ;
wire \FD|RAM|ram_block~966_q ;
wire \FD|RAM|ram_block~3394_combout ;
wire \FD|RAM|ram_block~774feeder_combout ;
wire \FD|RAM|ram_block~774_q ;
wire \FD|RAM|ram_block~646_q ;
wire \FD|RAM|ram_block~3391_combout ;
wire \FD|RAM|ram_block~902feeder_combout ;
wire \FD|RAM|ram_block~902_q ;
wire \FD|RAM|ram_block~1030_q ;
wire \FD|RAM|ram_block~3392_combout ;
wire \FD|RAM|ram_block~3395_combout ;
wire \FD|RAM|ram_block~3398_combout ;
wire \FD|RAM|ram_block~1670_q ;
wire \FD|RAM|ram_block~1926feeder_combout ;
wire \FD|RAM|ram_block~1926_q ;
wire \FD|RAM|ram_block~3420_combout ;
wire \FD|RAM|ram_block~2054feeder_combout ;
wire \FD|RAM|ram_block~2054_q ;
wire \FD|RAM|ram_block~1798_q ;
wire \FD|RAM|ram_block~3421_combout ;
wire \FD|RAM|ram_block~1830feeder_combout ;
wire \FD|RAM|ram_block~1830_q ;
wire \FD|RAM|ram_block~1702_q ;
wire \FD|RAM|ram_block~3427_combout ;
wire \FD|RAM|ram_block~2086_q ;
wire \FD|RAM|ram_block~1958_q ;
wire \FD|RAM|ram_block~3428_combout ;
wire \FD|RAM|ram_block~1894feeder_combout ;
wire \FD|RAM|ram_block~1894_q ;
wire \FD|RAM|ram_block~2022_q ;
wire \FD|RAM|ram_block~1766feeder_combout ;
wire \FD|RAM|ram_block~1766_q ;
wire \FD|RAM|ram_block~1638_q ;
wire \FD|RAM|ram_block~3422_combout ;
wire \FD|RAM|ram_block~3423_combout ;
wire \FD|RAM|ram_block~1734feeder_combout ;
wire \FD|RAM|ram_block~1734_q ;
wire \FD|RAM|ram_block~1862feeder_combout ;
wire \FD|RAM|ram_block~1862_q ;
wire \FD|RAM|ram_block~1606_q ;
wire \FD|RAM|ram_block~3424_combout ;
wire \FD|RAM|ram_block~1990_q ;
wire \FD|RAM|ram_block~3425_combout ;
wire \FD|RAM|ram_block~3426_combout ;
wire \FD|RAM|ram_block~3429_combout ;
wire \FD|RAM|ram_block~1414feeder_combout ;
wire \FD|RAM|ram_block~1414_q ;
wire \FD|RAM|ram_block~1446_q ;
wire \FD|RAM|ram_block~1382feeder_combout ;
wire \FD|RAM|ram_block~1382_q ;
wire \FD|RAM|ram_block~1350_q ;
wire \FD|RAM|ram_block~3399_combout ;
wire \FD|RAM|ram_block~3400_combout ;
wire \FD|RAM|ram_block~1158feeder_combout ;
wire \FD|RAM|ram_block~1158_q ;
wire \FD|RAM|ram_block~1190_q ;
wire \FD|RAM|ram_block~1126feeder_combout ;
wire \FD|RAM|ram_block~1126_q ;
wire \FD|RAM|ram_block~1094_q ;
wire \FD|RAM|ram_block~3403_combout ;
wire \FD|RAM|ram_block~3404_combout ;
wire \FD|RAM|ram_block~1254feeder_combout ;
wire \FD|RAM|ram_block~1254_q ;
wire \FD|RAM|ram_block~1318_q ;
wire \FD|RAM|ram_block~1286feeder_combout ;
wire \FD|RAM|ram_block~1286_q ;
wire \FD|RAM|ram_block~1222_q ;
wire \FD|RAM|ram_block~3401_combout ;
wire \FD|RAM|ram_block~3402_combout ;
wire \FD|RAM|ram_block~3405_combout ;
wire \FD|RAM|ram_block~1510feeder_combout ;
wire \FD|RAM|ram_block~1510_q ;
wire \FD|RAM|ram_block~1574_q ;
wire \FD|RAM|ram_block~1542feeder_combout ;
wire \FD|RAM|ram_block~1542_q ;
wire \FD|RAM|ram_block~1478_q ;
wire \FD|RAM|ram_block~3406_combout ;
wire \FD|RAM|ram_block~3407_combout ;
wire \FD|RAM|ram_block~3408_combout ;
wire \FD|RAM|ram_block~518feeder_combout ;
wire \FD|RAM|ram_block~518_q ;
wire \FD|RAM|ram_block~550_q ;
wire \FD|RAM|ram_block~486feeder_combout ;
wire \FD|RAM|ram_block~486_q ;
wire \FD|RAM|ram_block~454_q ;
wire \FD|RAM|ram_block~3416_combout ;
wire \FD|RAM|ram_block~3417_combout ;
wire \FD|RAM|ram_block~262feeder_combout ;
wire \FD|RAM|ram_block~262_q ;
wire \FD|RAM|ram_block~294_q ;
wire \FD|RAM|ram_block~230feeder_combout ;
wire \FD|RAM|ram_block~230_q ;
wire \FD|RAM|ram_block~198_q ;
wire \FD|RAM|ram_block~3409_combout ;
wire \FD|RAM|ram_block~3410_combout ;
wire \FD|RAM|ram_block~102feeder_combout ;
wire \FD|RAM|ram_block~102_q ;
wire \FD|RAM|ram_block~166_q ;
wire \FD|RAM|ram_block~134feeder_combout ;
wire \FD|RAM|ram_block~134_q ;
wire \FD|RAM|ram_block~70_q ;
wire \FD|RAM|ram_block~3413_combout ;
wire \FD|RAM|ram_block~3414_combout ;
wire \FD|RAM|ram_block~358feeder_combout ;
wire \FD|RAM|ram_block~358_q ;
wire \FD|RAM|ram_block~422_q ;
wire \FD|RAM|ram_block~390feeder_combout ;
wire \FD|RAM|ram_block~390_q ;
wire \FD|RAM|ram_block~326_q ;
wire \FD|RAM|ram_block~3411_combout ;
wire \FD|RAM|ram_block~3412_combout ;
wire \FD|RAM|ram_block~3415_combout ;
wire \FD|RAM|ram_block~3418_combout ;
wire \FD|RAM|ram_block~3419_combout ;
wire \FD|RAM|ram_block~3430_combout ;
wire \FD|MUX_ULA_MEM|q[31]~4_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \FD|BANCO_REG|saidaA[0]~0_combout ;
wire \FD|BANCO_REG|saidaA[0]~1_combout ;
wire \FD|ULA|INVERTE_B|q[0]~2_combout ;
wire \FD|ULA|MUX|Mux31~0_combout ;
wire \FD|ULA|SOMA|SOMAOUT[0]~0_combout ;
wire \FD|ULA|comb~0_combout ;
wire \FD|ULA|MUX|Mux31~1_combout ;
wire \FD|BANCO_REG|saidaB[0]~11_combout ;
wire \FD|RAM|ram_block~2055feeder_combout ;
wire \FD|RAM|ram_block~2055_q ;
wire \FD|RAM|ram_block~1799feeder_combout ;
wire \FD|RAM|ram_block~1799_q ;
wire \FD|RAM|ram_block~1671_q ;
wire \FD|RAM|ram_block~2125_combout ;
wire \FD|RAM|ram_block~1927_q ;
wire \FD|RAM|ram_block~2126_combout ;
wire \FD|RAM|ram_block~2023feeder_combout ;
wire \FD|RAM|ram_block~2023_q ;
wire \FD|RAM|ram_block~1767_q ;
wire \FD|RAM|ram_block~1895feeder_combout ;
wire \FD|RAM|ram_block~1895_q ;
wire \FD|RAM|ram_block~1639_q ;
wire \FD|RAM|ram_block~2118_combout ;
wire \FD|RAM|ram_block~2119_combout ;
wire \FD|RAM|ram_block~1863feeder_combout ;
wire \FD|RAM|ram_block~1863_q ;
wire \FD|RAM|ram_block~1991_q ;
wire \FD|RAM|ram_block~1735feeder_combout ;
wire \FD|RAM|ram_block~1735_q ;
wire \FD|RAM|ram_block~1607_q ;
wire \FD|RAM|ram_block~2120_combout ;
wire \FD|RAM|ram_block~2121_combout ;
wire \FD|RAM|ram_block~1703feeder_combout ;
wire \FD|RAM|ram_block~1703_q ;
wire \FD|RAM|ram_block~1959_q ;
wire \FD|RAM|ram_block~1831feeder_combout ;
wire \FD|RAM|ram_block~1831_q ;
wire \FD|RAM|ram_block~1575_q ;
wire \FD|RAM|ram_block~2122_combout ;
wire \FD|RAM|ram_block~2123_combout ;
wire \FD|RAM|ram_block~2124_combout ;
wire \FD|RAM|ram_block~2127_combout ;
wire \FD|RAM|ram_block~903feeder_combout ;
wire \FD|RAM|ram_block~903_q ;
wire \FD|RAM|ram_block~647_q ;
wire \FD|RAM|ram_block~2104_combout ;
wire \FD|RAM|ram_block~775feeder_combout ;
wire \FD|RAM|ram_block~775_q ;
wire \FD|RAM|ram_block~1031_q ;
wire \FD|RAM|ram_block~2105_combout ;
wire \FD|RAM|ram_block~711feeder_combout ;
wire \FD|RAM|ram_block~711_q ;
wire \FD|RAM|ram_block~967_q ;
wire \FD|RAM|ram_block~839feeder_combout ;
wire \FD|RAM|ram_block~839_q ;
wire \FD|RAM|ram_block~583_q ;
wire \FD|RAM|ram_block~2097_combout ;
wire \FD|RAM|ram_block~2098_combout ;
wire \FD|RAM|ram_block~743feeder_combout ;
wire \FD|RAM|ram_block~743_q ;
wire \FD|RAM|ram_block~615_q ;
wire \FD|RAM|ram_block~2099_combout ;
wire \FD|RAM|ram_block~871feeder_combout ;
wire \FD|RAM|ram_block~871_q ;
wire \FD|RAM|ram_block~999_q ;
wire \FD|RAM|ram_block~2100_combout ;
wire \FD|RAM|ram_block~807feeder_combout ;
wire \FD|RAM|ram_block~807_q ;
wire \FD|RAM|ram_block~935_q ;
wire \FD|RAM|ram_block~551_q ;
wire \FD|RAM|ram_block~679feeder_combout ;
wire \FD|RAM|ram_block~679_q ;
wire \FD|RAM|ram_block~2101_combout ;
wire \FD|RAM|ram_block~2102_combout ;
wire \FD|RAM|ram_block~2103_combout ;
wire \FD|RAM|ram_block~2106_combout ;
wire \FD|RAM|ram_block~231feeder_combout ;
wire \FD|RAM|ram_block~231_q ;
wire \FD|RAM|ram_block~263_q ;
wire \FD|RAM|ram_block~3511_combout ;
wire \FD|RAM|ram_block~199_q ;
wire \FD|RAM|ram_block~167_q ;
wire \FD|RAM|ram_block~2107_combout ;
wire \FD|RAM|ram_block~2108_combout ;
wire \FD|RAM|ram_block~487feeder_combout ;
wire \FD|RAM|ram_block~487_q ;
wire \FD|RAM|ram_block~519_q ;
wire \FD|RAM|ram_block~455feeder_combout ;
wire \FD|RAM|ram_block~455_q ;
wire \FD|RAM|ram_block~423_q ;
wire \FD|RAM|ram_block~2114_combout ;
wire \FD|RAM|ram_block~2115_combout ;
wire \FD|RAM|ram_block~3512_combout ;
wire \FD|RAM|ram_block~71_q ;
wire \FD|RAM|ram_block~3513_combout ;
wire \FD|RAM|ram_block~135_q ;
wire \FD|RAM|ram_block~103feeder_combout ;
wire \FD|RAM|ram_block~103_q ;
wire \FD|RAM|ram_block~39_q ;
wire \FD|RAM|ram_block~2111_combout ;
wire \FD|RAM|ram_block~2112_combout ;
wire \FD|RAM|ram_block~327feeder_combout ;
wire \FD|RAM|ram_block~327_q ;
wire \FD|RAM|ram_block~391_q ;
wire \FD|RAM|ram_block~359feeder_combout ;
wire \FD|RAM|ram_block~359_q ;
wire \FD|RAM|ram_block~295_q ;
wire \FD|RAM|ram_block~2109_combout ;
wire \FD|RAM|ram_block~2110_combout ;
wire \FD|RAM|ram_block~2113_combout ;
wire \FD|RAM|ram_block~2116_combout ;
wire \FD|RAM|ram_block~2117_combout ;
wire \FD|RAM|ram_block~1543feeder_combout ;
wire \FD|RAM|ram_block~1543_q ;
wire \FD|RAM|ram_block~1479_q ;
wire \FD|RAM|ram_block~1511feeder_combout ;
wire \FD|RAM|ram_block~1511_q ;
wire \FD|RAM|ram_block~1447_q ;
wire \FD|RAM|ram_block~2094_combout ;
wire \FD|RAM|ram_block~2095_combout ;
wire \FD|RAM|ram_block~1415feeder_combout ;
wire \FD|RAM|ram_block~1415_q ;
wire \FD|RAM|ram_block~1383_q ;
wire \FD|RAM|ram_block~1351feeder_combout ;
wire \FD|RAM|ram_block~1351_q ;
wire \FD|RAM|ram_block~1319_q ;
wire \FD|RAM|ram_block~2087_combout ;
wire \FD|RAM|ram_block~2088_combout ;
wire \FD|RAM|ram_block~1127feeder_combout ;
wire \FD|RAM|ram_block~1127_q ;
wire \FD|RAM|ram_block~1159_q ;
wire \FD|RAM|ram_block~1095feeder_combout ;
wire \FD|RAM|ram_block~1095_q ;
wire \FD|RAM|ram_block~1063_q ;
wire \FD|RAM|ram_block~2091_combout ;
wire \FD|RAM|ram_block~2092_combout ;
wire \FD|RAM|ram_block~1223feeder_combout ;
wire \FD|RAM|ram_block~1223_q ;
wire \FD|RAM|ram_block~1287_q ;
wire \FD|RAM|ram_block~1255feeder_combout ;
wire \FD|RAM|ram_block~1255_q ;
wire \FD|RAM|ram_block~1191_q ;
wire \FD|RAM|ram_block~2089_combout ;
wire \FD|RAM|ram_block~2090_combout ;
wire \FD|RAM|ram_block~2093_combout ;
wire \FD|RAM|ram_block~2096_combout ;
wire \FD|RAM|ram_block~2128_combout ;
wire \FD|MUX_ULA_MEM|q[0]~2_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a11 ;
wire \FD|BANCO_REG|saidaA[21]~12_combout ;
wire \FD|ULA|MUX|Mux10~0_combout ;
wire \FD|ULA|MUX|Mux10~1_combout ;
wire \FD|DECODER|LessThan0~3_combout ;
wire \FD|DECODER|LessThan0~1_combout ;
wire \FD|DECODER|LessThan0~0_combout ;
wire \FD|DECODER|LessThan0~2_combout ;
wire \FD|DECODER|LessThan0~4_combout ;
wire \FD|DECODER|LessThan0~5_combout ;
wire \FD|DECODER|LessThan0~6_combout ;
wire \FD|DECODER|LessThan0~7_combout ;
wire \FD|comb~0_combout ;
wire \FD|RAM|ram_block~912feeder_combout ;
wire \FD|RAM|ram_block~912_q ;
wire \FD|RAM|ram_block~656_q ;
wire \FD|RAM|ram_block~2472_combout ;
wire \FD|RAM|ram_block~1040feeder_combout ;
wire \FD|RAM|ram_block~1040_q ;
wire \FD|RAM|ram_block~784_q ;
wire \FD|RAM|ram_block~2473_combout ;
wire \FD|RAM|ram_block~976feeder_combout ;
wire \FD|RAM|ram_block~976_q ;
wire \FD|RAM|ram_block~720_q ;
wire \FD|RAM|ram_block~848feeder_combout ;
wire \FD|RAM|ram_block~848_q ;
wire \FD|RAM|ram_block~592_q ;
wire \FD|RAM|ram_block~2465_combout ;
wire \FD|RAM|ram_block~2466_combout ;
wire \FD|RAM|ram_block~752feeder_combout ;
wire \FD|RAM|ram_block~752_q ;
wire \FD|RAM|ram_block~624_q ;
wire \FD|RAM|ram_block~2467_combout ;
wire \FD|RAM|ram_block~880feeder_combout ;
wire \FD|RAM|ram_block~880_q ;
wire \FD|RAM|ram_block~1008_q ;
wire \FD|RAM|ram_block~2468_combout ;
wire \FD|RAM|ram_block~816feeder_combout ;
wire \FD|RAM|ram_block~816_q ;
wire \FD|RAM|ram_block~944_q ;
wire \FD|RAM|ram_block~688feeder_combout ;
wire \FD|RAM|ram_block~688_q ;
wire \FD|RAM|ram_block~560_q ;
wire \FD|RAM|ram_block~2469_combout ;
wire \FD|RAM|ram_block~2470_combout ;
wire \FD|RAM|ram_block~2471_combout ;
wire \FD|RAM|ram_block~2474_combout ;
wire \FD|RAM|ram_block~1936feeder_combout ;
wire \FD|RAM|ram_block~1936_q ;
wire \FD|RAM|ram_block~2064_q ;
wire \FD|RAM|ram_block~1808feeder_combout ;
wire \FD|RAM|ram_block~1808_q ;
wire \FD|RAM|ram_block~1680_q ;
wire \FD|RAM|ram_block~2503_combout ;
wire \FD|RAM|ram_block~2504_combout ;
wire \FD|RAM|ram_block~1872feeder_combout ;
wire \FD|RAM|ram_block~1872_q ;
wire \FD|RAM|ram_block~2000_q ;
wire \FD|RAM|ram_block~1744feeder_combout ;
wire \FD|RAM|ram_block~1744_q ;
wire \FD|RAM|ram_block~1616_q ;
wire \FD|RAM|ram_block~2498_combout ;
wire \FD|RAM|ram_block~2499_combout ;
wire \FD|RAM|ram_block~1584_q ;
wire \FD|RAM|ram_block~1840feeder_combout ;
wire \FD|RAM|ram_block~1840_q ;
wire \FD|RAM|ram_block~2500_combout ;
wire \FD|RAM|ram_block~1712feeder_combout ;
wire \FD|RAM|ram_block~1712_q ;
wire \FD|RAM|ram_block~1968_q ;
wire \FD|RAM|ram_block~2501_combout ;
wire \FD|RAM|ram_block~2502_combout ;
wire \FD|RAM|ram_block~2032feeder_combout ;
wire \FD|RAM|ram_block~2032_q ;
wire \FD|RAM|ram_block~1776_q ;
wire \FD|RAM|ram_block~1904feeder_combout ;
wire \FD|RAM|ram_block~1904_q ;
wire \FD|RAM|ram_block~1648_q ;
wire \FD|RAM|ram_block~2496_combout ;
wire \FD|RAM|ram_block~2497_combout ;
wire \FD|RAM|ram_block~2505_combout ;
wire \FD|RAM|ram_block~1488feeder_combout ;
wire \FD|RAM|ram_block~1488_q ;
wire \FD|RAM|ram_block~1552_q ;
wire \FD|RAM|ram_block~1520feeder_combout ;
wire \FD|RAM|ram_block~1520_q ;
wire \FD|RAM|ram_block~1456_q ;
wire \FD|RAM|ram_block~2482_combout ;
wire \FD|RAM|ram_block~2483_combout ;
wire \FD|RAM|ram_block~1392feeder_combout ;
wire \FD|RAM|ram_block~1392_q ;
wire \FD|RAM|ram_block~1424feeder_combout ;
wire \FD|RAM|ram_block~1424_q ;
wire \FD|RAM|ram_block~1360feeder_combout ;
wire \FD|RAM|ram_block~1360_q ;
wire \FD|RAM|ram_block~1328_q ;
wire \FD|RAM|ram_block~2475_combout ;
wire \FD|RAM|ram_block~2476_combout ;
wire \FD|RAM|ram_block~1232feeder_combout ;
wire \FD|RAM|ram_block~1232_q ;
wire \FD|RAM|ram_block~1296_q ;
wire \FD|RAM|ram_block~1264feeder_combout ;
wire \FD|RAM|ram_block~1264_q ;
wire \FD|RAM|ram_block~1200_q ;
wire \FD|RAM|ram_block~2477_combout ;
wire \FD|RAM|ram_block~2478_combout ;
wire \FD|RAM|ram_block~1136feeder_combout ;
wire \FD|RAM|ram_block~1136_q ;
wire \FD|RAM|ram_block~1168_q ;
wire \FD|RAM|ram_block~1104feeder_combout ;
wire \FD|RAM|ram_block~1104_q ;
wire \FD|RAM|ram_block~1072_q ;
wire \FD|RAM|ram_block~2479_combout ;
wire \FD|RAM|ram_block~2480_combout ;
wire \FD|RAM|ram_block~2481_combout ;
wire \FD|RAM|ram_block~2484_combout ;
wire \FD|RAM|ram_block~240feeder_combout ;
wire \FD|RAM|ram_block~240_q ;
wire \FD|RAM|ram_block~272_q ;
wire \FD|RAM|ram_block~208feeder_combout ;
wire \FD|RAM|ram_block~208_q ;
wire \FD|RAM|ram_block~176_q ;
wire \FD|RAM|ram_block~2485_combout ;
wire \FD|RAM|ram_block~2486_combout ;
wire \FD|RAM|ram_block~496feeder_combout ;
wire \FD|RAM|ram_block~496_q ;
wire \FD|RAM|ram_block~528_q ;
wire \FD|RAM|ram_block~464feeder_combout ;
wire \FD|RAM|ram_block~464_q ;
wire \FD|RAM|ram_block~432_q ;
wire \FD|RAM|ram_block~2492_combout ;
wire \FD|RAM|ram_block~2493_combout ;
wire \FD|RAM|ram_block~80feeder_combout ;
wire \FD|RAM|ram_block~80_q ;
wire \FD|RAM|ram_block~144_q ;
wire \FD|RAM|ram_block~112feeder_combout ;
wire \FD|RAM|ram_block~112_q ;
wire \FD|RAM|ram_block~48_q ;
wire \FD|RAM|ram_block~2489_combout ;
wire \FD|RAM|ram_block~2490_combout ;
wire \FD|RAM|ram_block~336feeder_combout ;
wire \FD|RAM|ram_block~336_q ;
wire \FD|RAM|ram_block~400_q ;
wire \FD|RAM|ram_block~368feeder_combout ;
wire \FD|RAM|ram_block~368_q ;
wire \FD|RAM|ram_block~304_q ;
wire \FD|RAM|ram_block~2487_combout ;
wire \FD|RAM|ram_block~2488_combout ;
wire \FD|RAM|ram_block~2491_combout ;
wire \FD|RAM|ram_block~2494_combout ;
wire \FD|RAM|ram_block~2495_combout ;
wire \FD|RAM|ram_block~2506_combout ;
wire \FD|MUX_ULA_MEM|q[9]~26_combout ;
wire \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a23 ;
wire \FD|BANCO_REG|saidaA[9]~24_combout ;
wire \FD|ULA|MUX|Mux22~0_combout ;
wire \FD|ULA|MUX|Mux22~1_combout ;
wire \FD|comb~1_combout ;
wire \FD|DECODER|Equal3~0_combout ;
wire \FD|comb~2_combout ;
wire \FD|PC|DOUT[3]~2_combout ;
wire \UCFD|MUX1~combout ;
wire \FD|MEM_INST|content~17_combout ;
wire \FD|MEM_INST|content~18_combout ;
wire \FD|SOMA_PC_IMM|CarryOut[3]~0_combout ;
wire \display4|rascSaida7seg[1]~8_combout ;
wire \FD|SOMA_PC_IMM|CarryOut[4]~1_combout ;
wire \FD|PC|DOUT[5]~0_combout ;
wire \FD|MUX_JUMP|q[6]~1_combout ;
wire \FD|MEM_INST|content~11_combout ;
wire \FD|MEM_INST|content~12_combout ;
wire \FD|MUX_JUMP|q[2]~0_combout ;
wire \FD|PC|DOUT[4]~1_combout ;
wire \FD|SOMA_PC_IMM|CarryOut[5]~2_combout ;
wire \FD|SOMA_PC_IMM|CarryOut[6]~3_combout ;
wire \FD|PC|DOUT[7]~3_combout ;
wire \FD|MEM_INST|content~8_combout ;
wire \FD|MEM_INST|content~9_combout ;
wire \UCFD|HAB_LE_MEM~0_combout ;
wire \FD|RAM|ram_block~1930feeder_combout ;
wire \FD|RAM|ram_block~1930_q ;
wire \FD|RAM|ram_block~2058_q ;
wire \FD|RAM|ram_block~1802feeder_combout ;
wire \FD|RAM|ram_block~1802_q ;
wire \FD|RAM|ram_block~1674_q ;
wire \FD|RAM|ram_block~2251_combout ;
wire \FD|RAM|ram_block~2252_combout ;
wire \FD|RAM|ram_block~1642_q ;
wire \FD|RAM|ram_block~1898feeder_combout ;
wire \FD|RAM|ram_block~1898_q ;
wire \FD|RAM|ram_block~2244_combout ;
wire \FD|RAM|ram_block~1770_q ;
wire \FD|RAM|ram_block~2026feeder_combout ;
wire \FD|RAM|ram_block~2026_q ;
wire \FD|RAM|ram_block~2245_combout ;
wire \FD|RAM|ram_block~1866feeder_combout ;
wire \FD|RAM|ram_block~1866_q ;
wire \FD|RAM|ram_block~1994_q ;
wire \FD|RAM|ram_block~1738feeder_combout ;
wire \FD|RAM|ram_block~1738_q ;
wire \FD|RAM|ram_block~1610_q ;
wire \FD|RAM|ram_block~2246_combout ;
wire \FD|RAM|ram_block~2247_combout ;
wire \FD|RAM|ram_block~1706feeder_combout ;
wire \FD|RAM|ram_block~1706_q ;
wire \FD|RAM|ram_block~1962_q ;
wire \FD|RAM|ram_block~1834feeder_combout ;
wire \FD|RAM|ram_block~1834_q ;
wire \FD|RAM|ram_block~1578_q ;
wire \FD|RAM|ram_block~2248_combout ;
wire \FD|RAM|ram_block~2249_combout ;
wire \FD|RAM|ram_block~2250_combout ;
wire \FD|RAM|ram_block~2253_combout ;
wire \FD|RAM|ram_block~842feeder_combout ;
wire \FD|RAM|ram_block~842_q ;
wire \FD|RAM|ram_block~586feeder_combout ;
wire \FD|RAM|ram_block~586_q ;
wire \FD|RAM|ram_block~2213_combout ;
wire \FD|RAM|ram_block~714_q ;
wire \FD|RAM|ram_block~970feeder_combout ;
wire \FD|RAM|ram_block~970_q ;
wire \FD|RAM|ram_block~2214_combout ;
wire \FD|RAM|ram_block~906feeder_combout ;
wire \FD|RAM|ram_block~906_q ;
wire \FD|RAM|ram_block~650_q ;
wire \FD|RAM|ram_block~2220_combout ;
wire \FD|RAM|ram_block~1034feeder_combout ;
wire \FD|RAM|ram_block~1034_q ;
wire \FD|RAM|ram_block~778_q ;
wire \FD|RAM|ram_block~2221_combout ;
wire \FD|RAM|ram_block~874feeder_combout ;
wire \FD|RAM|ram_block~874_q ;
wire \FD|RAM|ram_block~1002_q ;
wire \FD|RAM|ram_block~746feeder_combout ;
wire \FD|RAM|ram_block~746_q ;
wire \FD|RAM|ram_block~618_q ;
wire \FD|RAM|ram_block~2215_combout ;
wire \FD|RAM|ram_block~2216_combout ;
wire \FD|RAM|ram_block~810feeder_combout ;
wire \FD|RAM|ram_block~810_q ;
wire \FD|RAM|ram_block~938_q ;
wire \FD|RAM|ram_block~554_q ;
wire \FD|RAM|ram_block~682feeder_combout ;
wire \FD|RAM|ram_block~682_q ;
wire \FD|RAM|ram_block~2217_combout ;
wire \FD|RAM|ram_block~2218_combout ;
wire \FD|RAM|ram_block~2219_combout ;
wire \FD|RAM|ram_block~2222_combout ;
wire \FD|RAM|ram_block~490feeder_combout ;
wire \FD|RAM|ram_block~490_q ;
wire \FD|RAM|ram_block~522_q ;
wire \FD|RAM|ram_block~458feeder_combout ;
wire \FD|RAM|ram_block~458_q ;
wire \FD|RAM|ram_block~426_q ;
wire \FD|RAM|ram_block~2240_combout ;
wire \FD|RAM|ram_block~2241_combout ;
wire \FD|RAM|ram_block~234feeder_combout ;
wire \FD|RAM|ram_block~234_q ;
wire \FD|RAM|ram_block~202feeder_combout ;
wire \FD|RAM|ram_block~202_q ;
wire \FD|RAM|ram_block~170_q ;
wire \FD|RAM|ram_block~2233_combout ;
wire \FD|RAM|ram_block~266_q ;
wire \FD|RAM|ram_block~2234_combout ;
wire \FD|RAM|ram_block~330feeder_combout ;
wire \FD|RAM|ram_block~330_q ;
wire \FD|RAM|ram_block~394_q ;
wire \FD|RAM|ram_block~362feeder_combout ;
wire \FD|RAM|ram_block~362_q ;
wire \FD|RAM|ram_block~298_q ;
wire \FD|RAM|ram_block~2235_combout ;
wire \FD|RAM|ram_block~2236_combout ;
wire \FD|RAM|ram_block~74feeder_combout ;
wire \FD|RAM|ram_block~74_q ;
wire \FD|RAM|ram_block~138_q ;
wire \FD|RAM|ram_block~106feeder_combout ;
wire \FD|RAM|ram_block~106_q ;
wire \FD|RAM|ram_block~42_q ;
wire \FD|RAM|ram_block~2237_combout ;
wire \FD|RAM|ram_block~2238_combout ;
wire \FD|RAM|ram_block~2239_combout ;
wire \FD|RAM|ram_block~2242_combout ;
wire \FD|RAM|ram_block~1386feeder_combout ;
wire \FD|RAM|ram_block~1386_q ;
wire \FD|RAM|ram_block~1418_q ;
wire \FD|RAM|ram_block~1354feeder_combout ;
wire \FD|RAM|ram_block~1354_q ;
wire \FD|RAM|ram_block~1322_q ;
wire \FD|RAM|ram_block~2223_combout ;
wire \FD|RAM|ram_block~2224_combout ;
wire \FD|RAM|ram_block~1482feeder_combout ;
wire \FD|RAM|ram_block~1482_q ;
wire \FD|RAM|ram_block~1546_q ;
wire \FD|RAM|ram_block~1514feeder_combout ;
wire \FD|RAM|ram_block~1514_q ;
wire \FD|RAM|ram_block~1450_q ;
wire \FD|RAM|ram_block~2230_combout ;
wire \FD|RAM|ram_block~2231_combout ;
wire \FD|RAM|ram_block~1226feeder_combout ;
wire \FD|RAM|ram_block~1226_q ;
wire \FD|RAM|ram_block~1290_q ;
wire \FD|RAM|ram_block~1258feeder_combout ;
wire \FD|RAM|ram_block~1258_q ;
wire \FD|RAM|ram_block~1194_q ;
wire \FD|RAM|ram_block~2225_combout ;
wire \FD|RAM|ram_block~2226_combout ;
wire \FD|RAM|ram_block~1130feeder_combout ;
wire \FD|RAM|ram_block~1130_q ;
wire \FD|RAM|ram_block~1162_q ;
wire \FD|RAM|ram_block~1098feeder_combout ;
wire \FD|RAM|ram_block~1098_q ;
wire \FD|RAM|ram_block~1066_q ;
wire \FD|RAM|ram_block~2227_combout ;
wire \FD|RAM|ram_block~2228_combout ;
wire \FD|RAM|ram_block~2229_combout ;
wire \FD|RAM|ram_block~2232_combout ;
wire \FD|RAM|ram_block~2243_combout ;
wire \FD|RAM|ram_block~2254_combout ;
wire \FD|MUX_ULA_MEM|q[3]~3_combout ;
wire \FD|BANCO_REG|registrador[1][3]~1_combout ;
wire \FD|BANCO_REG|registrador[1][3]~q ;
wire \FD|BANCO_REG|registrador[1][2]~q ;
wire \FD|BANCO_REG|registrador[1][0]~q ;
wire \FD|BANCO_REG|registrador[1][1]~q ;
wire \display0|rascSaida7seg[0]~0_combout ;
wire \display0|rascSaida7seg[1]~1_combout ;
wire \display0|rascSaida7seg[2]~2_combout ;
wire \display0|rascSaida7seg[3]~3_combout ;
wire \display0|rascSaida7seg[4]~4_combout ;
wire \display0|rascSaida7seg[5]~5_combout ;
wire \display0|rascSaida7seg[6]~6_combout ;
wire \FD|BANCO_REG|registrador[2][3]~2_combout ;
wire \FD|BANCO_REG|registrador[2][3]~q ;
wire \FD|BANCO_REG|registrador[2][1]~q ;
wire \FD|BANCO_REG|registrador[2][2]~q ;
wire \FD|BANCO_REG|registrador[2][0]~q ;
wire \display1|rascSaida7seg[0]~0_combout ;
wire \display1|rascSaida7seg[1]~1_combout ;
wire \display1|rascSaida7seg[2]~2_combout ;
wire \display1|rascSaida7seg[3]~3_combout ;
wire \display1|rascSaida7seg[4]~4_combout ;
wire \display1|rascSaida7seg[5]~5_combout ;
wire \display1|rascSaida7seg[6]~6_combout ;
wire \FD|BANCO_REG|registrador[3][3]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][3]~3_combout ;
wire \FD|BANCO_REG|registrador[3][3]~4_combout ;
wire \FD|BANCO_REG|registrador[3][3]~q ;
wire \FD|BANCO_REG|registrador[3][2]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][2]~q ;
wire \FD|BANCO_REG|registrador[3][0]~q ;
wire \FD|BANCO_REG|registrador[3][1]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][1]~q ;
wire \display2|rascSaida7seg[0]~0_combout ;
wire \display2|rascSaida7seg[1]~1_combout ;
wire \display2|rascSaida7seg[2]~2_combout ;
wire \display2|rascSaida7seg[3]~3_combout ;
wire \display2|rascSaida7seg[4]~4_combout ;
wire \display2|rascSaida7seg[5]~5_combout ;
wire \display2|rascSaida7seg[6]~6_combout ;
wire \FD|BANCO_REG|Decoder0~0_combout ;
wire \FD|BANCO_REG|registrador[4][3]~q ;
wire \FD|BANCO_REG|registrador[4][2]~feeder_combout ;
wire \FD|BANCO_REG|registrador[4][2]~q ;
wire \FD|BANCO_REG|registrador[4][0]~q ;
wire \FD|BANCO_REG|registrador[4][1]~q ;
wire \display3|rascSaida7seg[0]~0_combout ;
wire \display3|rascSaida7seg[1]~1_combout ;
wire \display3|rascSaida7seg[2]~2_combout ;
wire \display3|rascSaida7seg[3]~3_combout ;
wire \display3|rascSaida7seg[4]~4_combout ;
wire \display3|rascSaida7seg[5]~5_combout ;
wire \display3|rascSaida7seg[6]~6_combout ;
wire \display4|rascSaida7seg[0]~0_combout ;
wire \display4|rascSaida7seg[1]~1_combout ;
wire \display4|rascSaida7seg[2]~2_combout ;
wire \display4|rascSaida7seg[3]~3_combout ;
wire \display4|rascSaida7seg[4]~4_combout ;
wire \display4|rascSaida7seg[5]~5_combout ;
wire \display4|rascSaida7seg[6]~6_combout ;
wire \FD|DECODER|Equal0~0_combout ;
wire \FD|DECODER|Equal0~1_combout ;
wire \FD|reg_led0|DOUT[0]~0_combout ;
wire \FD|DECODER|Equal1~0_combout ;
wire \FD|reg_led1|DOUT[0]~2_combout ;
wire \FD|reg_led2|DOUT[0]~0_combout ;
wire \FD|DECODER|Equal3~1_combout ;
wire \FD|reg_led3|DOUT[0]~0_combout ;
wire \FD|BANCO_REG|registrador[3][3]~0_combout ;
wire \FD|RAM|q[0]~0_combout ;
wire \FD|RAM|q[1]~1_combout ;
wire \FD|RAM|q[2]~2_combout ;
wire \FD|RAM|q[3]~3_combout ;
wire \FD|RAM|q[4]~4_combout ;
wire \FD|RAM|q[5]~5_combout ;
wire \FD|RAM|q[6]~6_combout ;
wire \FD|RAM|q[7]~7_combout ;
wire \FD|RAM|q[8]~8_combout ;
wire \FD|RAM|q[9]~9_combout ;
wire \FD|RAM|q[10]~10_combout ;
wire \FD|RAM|q[11]~11_combout ;
wire \FD|RAM|q[12]~12_combout ;
wire \FD|RAM|q[13]~13_combout ;
wire \FD|RAM|q[14]~14_combout ;
wire \FD|RAM|q[15]~15_combout ;
wire \FD|RAM|q[16]~16_combout ;
wire \FD|RAM|q[17]~17_combout ;
wire \FD|RAM|q[18]~18_combout ;
wire \FD|RAM|q[19]~19_combout ;
wire \FD|RAM|q[20]~20_combout ;
wire \FD|RAM|q[21]~21_combout ;
wire \FD|RAM|q[22]~22_combout ;
wire \FD|RAM|q[23]~23_combout ;
wire \FD|RAM|q[24]~24_combout ;
wire \FD|RAM|q[25]~25_combout ;
wire \FD|RAM|q[26]~26_combout ;
wire \FD|RAM|q[27]~27_combout ;
wire \FD|RAM|q[28]~28_combout ;
wire \FD|RAM|q[29]~29_combout ;
wire \FD|RAM|q[30]~30_combout ;
wire \FD|RAM|q[31]~31_combout ;
wire \FD|BANCO_REG|registrador[1][4]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][4]~q ;
wire \FD|BANCO_REG|registrador[1][5]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][5]~q ;
wire \FD|BANCO_REG|registrador[1][6]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][6]~q ;
wire \FD|BANCO_REG|registrador[1][7]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][7]~q ;
wire \FD|BANCO_REG|registrador[1][8]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][8]~q ;
wire \FD|BANCO_REG|registrador[1][9]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][9]~q ;
wire \FD|BANCO_REG|registrador[1][10]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][10]~q ;
wire \FD|BANCO_REG|registrador[1][11]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][11]~q ;
wire \FD|BANCO_REG|registrador[1][12]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][12]~q ;
wire \FD|BANCO_REG|registrador[1][13]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][13]~q ;
wire \FD|BANCO_REG|registrador[1][14]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][14]~q ;
wire \FD|BANCO_REG|registrador[1][15]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][15]~q ;
wire \FD|BANCO_REG|registrador[1][16]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][16]~q ;
wire \FD|BANCO_REG|registrador[1][17]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][17]~q ;
wire \FD|BANCO_REG|registrador[1][18]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][18]~q ;
wire \FD|BANCO_REG|registrador[1][19]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][19]~q ;
wire \FD|BANCO_REG|registrador[1][20]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][20]~q ;
wire \FD|BANCO_REG|registrador[1][21]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][21]~q ;
wire \FD|BANCO_REG|registrador[1][22]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][22]~q ;
wire \FD|BANCO_REG|registrador[1][23]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][23]~q ;
wire \FD|BANCO_REG|registrador[1][24]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][24]~q ;
wire \FD|BANCO_REG|registrador[1][25]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][25]~q ;
wire \FD|BANCO_REG|registrador[1][26]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][26]~q ;
wire \FD|BANCO_REG|registrador[1][27]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][27]~q ;
wire \FD|BANCO_REG|registrador[1][28]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][28]~q ;
wire \FD|BANCO_REG|registrador[1][29]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][29]~q ;
wire \FD|BANCO_REG|registrador[1][30]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][30]~q ;
wire \FD|BANCO_REG|registrador[1][31]~feeder_combout ;
wire \FD|BANCO_REG|registrador[1][31]~q ;
wire \FD|BANCO_REG|registrador[2][4]~feeder_combout ;
wire \FD|BANCO_REG|registrador[2][4]~q ;
wire \FD|BANCO_REG|registrador[2][5]~feeder_combout ;
wire \FD|BANCO_REG|registrador[2][5]~q ;
wire \FD|BANCO_REG|registrador[2][6]~feeder_combout ;
wire \FD|BANCO_REG|registrador[2][6]~q ;
wire \FD|BANCO_REG|registrador[2][7]~q ;
wire \FD|BANCO_REG|registrador[2][8]~feeder_combout ;
wire \FD|BANCO_REG|registrador[2][8]~q ;
wire \FD|BANCO_REG|registrador[2][9]~feeder_combout ;
wire \FD|BANCO_REG|registrador[2][9]~q ;
wire \FD|BANCO_REG|registrador[2][10]~feeder_combout ;
wire \FD|BANCO_REG|registrador[2][10]~q ;
wire \FD|BANCO_REG|registrador[2][11]~feeder_combout ;
wire \FD|BANCO_REG|registrador[2][11]~q ;
wire \FD|BANCO_REG|registrador[2][12]~feeder_combout ;
wire \FD|BANCO_REG|registrador[2][12]~q ;
wire \FD|BANCO_REG|registrador[2][13]~feeder_combout ;
wire \FD|BANCO_REG|registrador[2][13]~q ;
wire \FD|BANCO_REG|registrador[2][14]~feeder_combout ;
wire \FD|BANCO_REG|registrador[2][14]~q ;
wire \FD|BANCO_REG|registrador[2][15]~feeder_combout ;
wire \FD|BANCO_REG|registrador[2][15]~q ;
wire \FD|BANCO_REG|registrador[2][16]~feeder_combout ;
wire \FD|BANCO_REG|registrador[2][16]~q ;
wire \FD|BANCO_REG|registrador[2][17]~feeder_combout ;
wire \FD|BANCO_REG|registrador[2][17]~q ;
wire \FD|BANCO_REG|registrador[2][18]~feeder_combout ;
wire \FD|BANCO_REG|registrador[2][18]~q ;
wire \FD|BANCO_REG|registrador[2][19]~feeder_combout ;
wire \FD|BANCO_REG|registrador[2][19]~q ;
wire \FD|BANCO_REG|registrador[2][20]~feeder_combout ;
wire \FD|BANCO_REG|registrador[2][20]~q ;
wire \FD|BANCO_REG|registrador[2][21]~feeder_combout ;
wire \FD|BANCO_REG|registrador[2][21]~q ;
wire \FD|BANCO_REG|registrador[2][22]~feeder_combout ;
wire \FD|BANCO_REG|registrador[2][22]~q ;
wire \FD|BANCO_REG|registrador[2][23]~feeder_combout ;
wire \FD|BANCO_REG|registrador[2][23]~q ;
wire \FD|BANCO_REG|registrador[2][24]~feeder_combout ;
wire \FD|BANCO_REG|registrador[2][24]~q ;
wire \FD|BANCO_REG|registrador[2][25]~feeder_combout ;
wire \FD|BANCO_REG|registrador[2][25]~q ;
wire \FD|BANCO_REG|registrador[2][26]~feeder_combout ;
wire \FD|BANCO_REG|registrador[2][26]~q ;
wire \FD|BANCO_REG|registrador[2][27]~feeder_combout ;
wire \FD|BANCO_REG|registrador[2][27]~q ;
wire \FD|BANCO_REG|registrador[2][28]~feeder_combout ;
wire \FD|BANCO_REG|registrador[2][28]~q ;
wire \FD|BANCO_REG|registrador[2][29]~feeder_combout ;
wire \FD|BANCO_REG|registrador[2][29]~q ;
wire \FD|BANCO_REG|registrador[2][30]~feeder_combout ;
wire \FD|BANCO_REG|registrador[2][30]~q ;
wire \FD|BANCO_REG|registrador[2][31]~feeder_combout ;
wire \FD|BANCO_REG|registrador[2][31]~q ;
wire \FD|BANCO_REG|registrador[3][4]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][4]~q ;
wire \FD|BANCO_REG|registrador[3][5]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][5]~q ;
wire \FD|BANCO_REG|registrador[3][6]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][6]~q ;
wire \FD|BANCO_REG|registrador[3][7]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][7]~q ;
wire \FD|BANCO_REG|registrador[3][8]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][8]~q ;
wire \FD|BANCO_REG|registrador[3][9]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][9]~q ;
wire \FD|BANCO_REG|registrador[3][10]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][10]~q ;
wire \FD|BANCO_REG|registrador[3][11]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][11]~q ;
wire \FD|BANCO_REG|registrador[3][12]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][12]~q ;
wire \FD|BANCO_REG|registrador[3][13]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][13]~q ;
wire \FD|BANCO_REG|registrador[3][14]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][14]~q ;
wire \FD|BANCO_REG|registrador[3][15]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][15]~q ;
wire \FD|BANCO_REG|registrador[3][16]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][16]~q ;
wire \FD|BANCO_REG|registrador[3][17]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][17]~q ;
wire \FD|BANCO_REG|registrador[3][18]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][18]~q ;
wire \FD|BANCO_REG|registrador[3][19]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][19]~q ;
wire \FD|BANCO_REG|registrador[3][20]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][20]~q ;
wire \FD|BANCO_REG|registrador[3][21]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][21]~q ;
wire \FD|BANCO_REG|registrador[3][22]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][22]~q ;
wire \FD|BANCO_REG|registrador[3][23]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][23]~q ;
wire \FD|BANCO_REG|registrador[3][24]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][24]~q ;
wire \FD|BANCO_REG|registrador[3][25]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][25]~q ;
wire \FD|BANCO_REG|registrador[3][26]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][26]~q ;
wire \FD|BANCO_REG|registrador[3][27]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][27]~q ;
wire \FD|BANCO_REG|registrador[3][28]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][28]~q ;
wire \FD|BANCO_REG|registrador[3][29]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][29]~q ;
wire \FD|BANCO_REG|registrador[3][30]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][30]~q ;
wire \FD|BANCO_REG|registrador[3][31]~feeder_combout ;
wire \FD|BANCO_REG|registrador[3][31]~q ;
wire \FD|BANCO_REG|registrador[4][4]~feeder_combout ;
wire \FD|BANCO_REG|registrador[4][4]~q ;
wire \FD|BANCO_REG|registrador[4][5]~feeder_combout ;
wire \FD|BANCO_REG|registrador[4][5]~q ;
wire \FD|BANCO_REG|registrador[4][6]~feeder_combout ;
wire \FD|BANCO_REG|registrador[4][6]~q ;
wire \FD|BANCO_REG|registrador[4][7]~feeder_combout ;
wire \FD|BANCO_REG|registrador[4][7]~q ;
wire \FD|BANCO_REG|registrador[4][8]~feeder_combout ;
wire \FD|BANCO_REG|registrador[4][8]~q ;
wire \FD|BANCO_REG|registrador[4][9]~feeder_combout ;
wire \FD|BANCO_REG|registrador[4][9]~q ;
wire \FD|BANCO_REG|registrador[4][10]~feeder_combout ;
wire \FD|BANCO_REG|registrador[4][10]~q ;
wire \FD|BANCO_REG|registrador[4][11]~feeder_combout ;
wire \FD|BANCO_REG|registrador[4][11]~q ;
wire \FD|BANCO_REG|registrador[4][12]~feeder_combout ;
wire \FD|BANCO_REG|registrador[4][12]~q ;
wire \FD|BANCO_REG|registrador[4][13]~feeder_combout ;
wire \FD|BANCO_REG|registrador[4][13]~q ;
wire \FD|BANCO_REG|registrador[4][14]~feeder_combout ;
wire \FD|BANCO_REG|registrador[4][14]~q ;
wire \FD|BANCO_REG|registrador[4][15]~feeder_combout ;
wire \FD|BANCO_REG|registrador[4][15]~q ;
wire \FD|BANCO_REG|registrador[4][16]~feeder_combout ;
wire \FD|BANCO_REG|registrador[4][16]~q ;
wire \FD|BANCO_REG|registrador[4][17]~feeder_combout ;
wire \FD|BANCO_REG|registrador[4][17]~q ;
wire \FD|BANCO_REG|registrador[4][18]~feeder_combout ;
wire \FD|BANCO_REG|registrador[4][18]~q ;
wire \FD|BANCO_REG|registrador[4][19]~feeder_combout ;
wire \FD|BANCO_REG|registrador[4][19]~q ;
wire \FD|BANCO_REG|registrador[4][20]~feeder_combout ;
wire \FD|BANCO_REG|registrador[4][20]~q ;
wire \FD|BANCO_REG|registrador[4][21]~feeder_combout ;
wire \FD|BANCO_REG|registrador[4][21]~q ;
wire \FD|BANCO_REG|registrador[4][22]~feeder_combout ;
wire \FD|BANCO_REG|registrador[4][22]~q ;
wire \FD|BANCO_REG|registrador[4][23]~feeder_combout ;
wire \FD|BANCO_REG|registrador[4][23]~q ;
wire \FD|BANCO_REG|registrador[4][24]~feeder_combout ;
wire \FD|BANCO_REG|registrador[4][24]~q ;
wire \FD|BANCO_REG|registrador[4][25]~feeder_combout ;
wire \FD|BANCO_REG|registrador[4][25]~q ;
wire \FD|BANCO_REG|registrador[4][26]~feeder_combout ;
wire \FD|BANCO_REG|registrador[4][26]~q ;
wire \FD|BANCO_REG|registrador[4][27]~feeder_combout ;
wire \FD|BANCO_REG|registrador[4][27]~q ;
wire \FD|BANCO_REG|registrador[4][28]~feeder_combout ;
wire \FD|BANCO_REG|registrador[4][28]~q ;
wire \FD|BANCO_REG|registrador[4][29]~q ;
wire \FD|BANCO_REG|registrador[4][30]~feeder_combout ;
wire \FD|BANCO_REG|registrador[4][30]~q ;
wire \FD|BANCO_REG|registrador[4][31]~feeder_combout ;
wire \FD|BANCO_REG|registrador[4][31]~q ;
wire \FD|BANCO_REG|Decoder0~1_combout ;
wire \FD|BANCO_REG|registrador[7][0]~q ;
wire \FD|BANCO_REG|registrador[7][1]~q ;
wire \FD|BANCO_REG|registrador[7][2]~q ;
wire \FD|BANCO_REG|registrador[7][3]~q ;
wire \FD|BANCO_REG|registrador[7][4]~q ;
wire \FD|BANCO_REG|registrador[7][5]~q ;
wire \FD|BANCO_REG|registrador[7][6]~q ;
wire \FD|BANCO_REG|registrador[7][7]~q ;
wire \FD|BANCO_REG|registrador[7][8]~q ;
wire \FD|BANCO_REG|registrador[7][9]~q ;
wire \FD|BANCO_REG|registrador[7][10]~q ;
wire \FD|BANCO_REG|registrador[7][11]~q ;
wire \FD|BANCO_REG|registrador[7][12]~q ;
wire \FD|BANCO_REG|registrador[7][13]~q ;
wire \FD|BANCO_REG|registrador[7][14]~q ;
wire \FD|BANCO_REG|registrador[7][15]~q ;
wire \FD|BANCO_REG|registrador[7][16]~q ;
wire \FD|BANCO_REG|registrador[7][17]~q ;
wire \FD|BANCO_REG|registrador[7][18]~q ;
wire \FD|BANCO_REG|registrador[7][19]~q ;
wire \FD|BANCO_REG|registrador[7][20]~q ;
wire \FD|BANCO_REG|registrador[7][21]~q ;
wire \FD|BANCO_REG|registrador[7][22]~q ;
wire \FD|BANCO_REG|registrador[7][23]~q ;
wire \FD|BANCO_REG|registrador[7][24]~q ;
wire \FD|BANCO_REG|registrador[7][25]~q ;
wire \FD|BANCO_REG|registrador[7][26]~q ;
wire \FD|BANCO_REG|registrador[7][27]~q ;
wire \FD|BANCO_REG|registrador[7][28]~q ;
wire \FD|BANCO_REG|registrador[7][29]~q ;
wire \FD|BANCO_REG|registrador[7][30]~q ;
wire \FD|BANCO_REG|registrador[7][31]~q ;
wire [1:0] \FD|reg_led1|DOUT ;
wire [31:0] \FD|PC|DOUT ;
wire [1:0] \FD|reg_led0|DOUT ;
wire [31:0] \FD|MEM_INST|q ;
wire [1:0] \FD|reg_led2|DOUT ;
wire [1:0] \FD|reg_led3|DOUT ;
wire [31:0] \FD|SOMA_PC|SOMAOUT ;
wire [0:42] \FD|BANCO_REG|registrador_rtl_1_bypass ;
wire [0:42] \FD|BANCO_REG|registrador_rtl_0_bypass ;
wire [31:0] \FD|SOMA_PC|OUT_AND2 ;
wire [31:0] \FD|SOMA_PC_IMM|SOMAOUT ;
wire [24:0] \divisor1|contador ;

wire [35:0] \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a1  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a2  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a3  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a4  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a5  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a6  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a7  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a8  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a9  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a10  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a11  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a12  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a13  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a14  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a15  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a16  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a17  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a18  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a19  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a20  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a21  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a22  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a23  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a24  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a25  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a26  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a27  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a28  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a29  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a30  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a31  = \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a1  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a2  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a3  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a4  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a5  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a6  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a7  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a8  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a9  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a10  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a11  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a12  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a13  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a14  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a15  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a16  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a17  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a18  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a19  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a20  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a21  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a22  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a23  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a24  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a25  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a26  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a27  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a28  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a29  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a30  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a31  = \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\display0|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\display0|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(!\display0|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\display0|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\display0|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\display0|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(\display0|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\display1|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\display1|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(!\display1|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\display1|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\display1|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\display1|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(\display1|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\display2|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\display2|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(!\display2|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\display2|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\display2|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\display2|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(\display2|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\display3|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\display3|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(!\display3|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\display3|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\display3|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\display3|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(\display3|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\display4|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\display4|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\display4|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\display4|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\display4|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\display4|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(\display4|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(\FD|reg_led0|DOUT [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(\FD|reg_led1|DOUT [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(\FD|reg_led2|DOUT [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(\FD|reg_led3|DOUT [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \op[0]~output (
	.i(\FD|MEM_INST|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \op[0]~output .bus_hold = "false";
defparam \op[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \op[1]~output (
	.i(\FD|MEM_INST|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \op[1]~output .bus_hold = "false";
defparam \op[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \op[2]~output (
	.i(\FD|MEM_INST|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \op[2]~output .bus_hold = "false";
defparam \op[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \op[3]~output (
	.i(\FD|MEM_INST|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \op[3]~output .bus_hold = "false";
defparam \op[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \op[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \op[4]~output .bus_hold = "false";
defparam \op[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \op[5]~output (
	.i(\FD|MEM_INST|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \op[5]~output .bus_hold = "false";
defparam \op[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \ula_op[0]~output (
	.i(\FD|MEM_INST|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_op[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_op[0]~output .bus_hold = "false";
defparam \ula_op[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \ula_op[1]~output (
	.i(\FD|BANCO_REG|registrador[3][3]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_op[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_op[1]~output .bus_hold = "false";
defparam \ula_op[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \hab_esc_mem~output (
	.i(\FD|MEM_INST|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hab_esc_mem~output_o ),
	.obar());
// synopsys translate_off
defparam \hab_esc_mem~output .bus_hold = "false";
defparam \hab_esc_mem~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \hab_le_mem~output (
	.i(\UCFD|HAB_LE_MEM~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hab_le_mem~output_o ),
	.obar());
// synopsys translate_off
defparam \hab_le_mem~output .bus_hold = "false";
defparam \hab_le_mem~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \beq~output (
	.i(\FD|MEM_INST|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\beq~output_o ),
	.obar());
// synopsys translate_off
defparam \beq~output .bus_hold = "false";
defparam \beq~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \sel_mux_ula_mem~output (
	.i(\UCFD|HAB_LE_MEM~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sel_mux_ula_mem~output_o ),
	.obar());
// synopsys translate_off
defparam \sel_mux_ula_mem~output .bus_hold = "false";
defparam \sel_mux_ula_mem~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \sel_mux_rt_imm~output (
	.i(\UCFD|MUX3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sel_mux_rt_imm~output_o ),
	.obar());
// synopsys translate_off
defparam \sel_mux_rt_imm~output .bus_hold = "false";
defparam \sel_mux_rt_imm~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \sel_MUX_rt_rd~output (
	.i(\FD|BANCO_REG|registrador[3][3]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sel_MUX_rt_rd~output_o ),
	.obar());
// synopsys translate_off
defparam \sel_MUX_rt_rd~output .bus_hold = "false";
defparam \sel_MUX_rt_rd~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \sel_mux_jump~output (
	.i(\UCFD|MUX1~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sel_mux_jump~output_o ),
	.obar());
// synopsys translate_off
defparam \sel_mux_jump~output .bus_hold = "false";
defparam \sel_mux_jump~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \hab_esc_reg~output (
	.i(\UCFD|HAB_ESC_REG~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hab_esc_reg~output_o ),
	.obar());
// synopsys translate_off
defparam \hab_esc_reg~output .bus_hold = "false";
defparam \hab_esc_reg~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \saidaROM[0]~output (
	.i(\FD|MEM_INST|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[0]~output .bus_hold = "false";
defparam \saidaROM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \saidaROM[1]~output (
	.i(\FD|MEM_INST|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[1]~output .bus_hold = "false";
defparam \saidaROM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \saidaROM[2]~output (
	.i(\FD|MEM_INST|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[2]~output .bus_hold = "false";
defparam \saidaROM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \saidaROM[3]~output (
	.i(\FD|MEM_INST|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[3]~output .bus_hold = "false";
defparam \saidaROM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \saidaROM[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[4]~output .bus_hold = "false";
defparam \saidaROM[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \saidaROM[5]~output (
	.i(\FD|MEM_INST|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[5]~output .bus_hold = "false";
defparam \saidaROM[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \saidaROM[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[6]~output .bus_hold = "false";
defparam \saidaROM[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \saidaROM[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[7]~output .bus_hold = "false";
defparam \saidaROM[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y6_N16
cycloneive_io_obuf \saidaROM[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[8]~output .bus_hold = "false";
defparam \saidaROM[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \saidaROM[9]~output (
	.i(\FD|MEM_INST|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[9]~output .bus_hold = "false";
defparam \saidaROM[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \saidaROM[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[10]~output .bus_hold = "false";
defparam \saidaROM[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \saidaROM[11]~output (
	.i(\FD|MEM_INST|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[11]~output .bus_hold = "false";
defparam \saidaROM[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \saidaROM[12]~output (
	.i(\FD|MEM_INST|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[12]~output .bus_hold = "false";
defparam \saidaROM[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \saidaROM[13]~output (
	.i(\FD|MEM_INST|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[13]~output .bus_hold = "false";
defparam \saidaROM[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N2
cycloneive_io_obuf \saidaROM[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[14]~output .bus_hold = "false";
defparam \saidaROM[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \saidaROM[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[15]~output .bus_hold = "false";
defparam \saidaROM[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \saidaROM[16]~output (
	.i(\FD|MEM_INST|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[16]~output .bus_hold = "false";
defparam \saidaROM[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \saidaROM[17]~output (
	.i(\FD|MEM_INST|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[17]~output .bus_hold = "false";
defparam \saidaROM[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \saidaROM[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[18]~output .bus_hold = "false";
defparam \saidaROM[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y61_N23
cycloneive_io_obuf \saidaROM[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[19]~output .bus_hold = "false";
defparam \saidaROM[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \saidaROM[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[20]~output .bus_hold = "false";
defparam \saidaROM[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \saidaROM[21]~output (
	.i(\FD|MEM_INST|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[21]~output .bus_hold = "false";
defparam \saidaROM[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \saidaROM[22]~output (
	.i(\FD|MEM_INST|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[22]~output .bus_hold = "false";
defparam \saidaROM[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N9
cycloneive_io_obuf \saidaROM[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[23]~output .bus_hold = "false";
defparam \saidaROM[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \saidaROM[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[24]~output .bus_hold = "false";
defparam \saidaROM[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N16
cycloneive_io_obuf \saidaROM[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[25]~output .bus_hold = "false";
defparam \saidaROM[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N16
cycloneive_io_obuf \saidaROM[26]~output (
	.i(\FD|MEM_INST|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[26]~output .bus_hold = "false";
defparam \saidaROM[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \saidaROM[27]~output (
	.i(\FD|MEM_INST|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[27]~output .bus_hold = "false";
defparam \saidaROM[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \saidaROM[28]~output (
	.i(\FD|MEM_INST|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[28]~output .bus_hold = "false";
defparam \saidaROM[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \saidaROM[29]~output (
	.i(\FD|MEM_INST|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[29]~output .bus_hold = "false";
defparam \saidaROM[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \saidaROM[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[30]~output .bus_hold = "false";
defparam \saidaROM[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N2
cycloneive_io_obuf \saidaROM[31]~output (
	.i(\FD|MEM_INST|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaROM[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaROM[31]~output .bus_hold = "false";
defparam \saidaROM[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \saidaULA[0]~output (
	.i(\FD|ULA|MUX|Mux31~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[0]~output .bus_hold = "false";
defparam \saidaULA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \saidaULA[1]~output (
	.i(\FD|ULA|MUX|Mux30~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[1]~output .bus_hold = "false";
defparam \saidaULA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \saidaULA[2]~output (
	.i(\FD|ULA|MUX|Mux29~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[2]~output .bus_hold = "false";
defparam \saidaULA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \saidaULA[3]~output (
	.i(\FD|ULA|MUX|Mux28~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[3]~output .bus_hold = "false";
defparam \saidaULA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \saidaULA[4]~output (
	.i(\FD|ULA|MUX|Mux27~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[4]~output .bus_hold = "false";
defparam \saidaULA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \saidaULA[5]~output (
	.i(\FD|ULA|MUX|Mux26~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[5]~output .bus_hold = "false";
defparam \saidaULA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \saidaULA[6]~output (
	.i(\FD|ULA|MUX|Mux25~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[6]~output .bus_hold = "false";
defparam \saidaULA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \saidaULA[7]~output (
	.i(\FD|ULA|MUX|Mux24~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[7]~output .bus_hold = "false";
defparam \saidaULA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \saidaULA[8]~output (
	.i(\FD|ULA|MUX|Mux23~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[8]~output .bus_hold = "false";
defparam \saidaULA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \saidaULA[9]~output (
	.i(\FD|ULA|MUX|Mux22~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[9]~output .bus_hold = "false";
defparam \saidaULA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \saidaULA[10]~output (
	.i(\FD|ULA|MUX|Mux21~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[10]~output .bus_hold = "false";
defparam \saidaULA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \saidaULA[11]~output (
	.i(\FD|ULA|MUX|Mux20~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[11]~output .bus_hold = "false";
defparam \saidaULA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \saidaULA[12]~output (
	.i(\FD|ULA|MUX|Mux19~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[12]~output .bus_hold = "false";
defparam \saidaULA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \saidaULA[13]~output (
	.i(\FD|ULA|MUX|Mux18~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[13]~output .bus_hold = "false";
defparam \saidaULA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \saidaULA[14]~output (
	.i(\FD|ULA|MUX|Mux17~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[14]~output .bus_hold = "false";
defparam \saidaULA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \saidaULA[15]~output (
	.i(\FD|ULA|MUX|Mux16~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[15]~output .bus_hold = "false";
defparam \saidaULA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \saidaULA[16]~output (
	.i(\FD|ULA|MUX|Mux15~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[16]~output .bus_hold = "false";
defparam \saidaULA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \saidaULA[17]~output (
	.i(\FD|ULA|MUX|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[17]~output .bus_hold = "false";
defparam \saidaULA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \saidaULA[18]~output (
	.i(\FD|ULA|MUX|Mux13~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[18]~output .bus_hold = "false";
defparam \saidaULA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \saidaULA[19]~output (
	.i(\FD|ULA|MUX|Mux12~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[19]~output .bus_hold = "false";
defparam \saidaULA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \saidaULA[20]~output (
	.i(\FD|ULA|MUX|Mux11~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[20]~output .bus_hold = "false";
defparam \saidaULA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \saidaULA[21]~output (
	.i(\FD|ULA|MUX|Mux10~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[21]~output .bus_hold = "false";
defparam \saidaULA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \saidaULA[22]~output (
	.i(\FD|ULA|MUX|Mux9~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[22]~output .bus_hold = "false";
defparam \saidaULA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \saidaULA[23]~output (
	.i(\FD|ULA|MUX|Mux8~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[23]~output .bus_hold = "false";
defparam \saidaULA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \saidaULA[24]~output (
	.i(\FD|ULA|MUX|Mux7~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[24]~output .bus_hold = "false";
defparam \saidaULA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \saidaULA[25]~output (
	.i(\FD|ULA|MUX|Mux6~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[25]~output .bus_hold = "false";
defparam \saidaULA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \saidaULA[26]~output (
	.i(\FD|ULA|MUX|Mux5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[26]~output .bus_hold = "false";
defparam \saidaULA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \saidaULA[27]~output (
	.i(\FD|ULA|MUX|Mux4~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[27]~output .bus_hold = "false";
defparam \saidaULA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \saidaULA[28]~output (
	.i(\FD|ULA|MUX|Mux3~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[28]~output .bus_hold = "false";
defparam \saidaULA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \saidaULA[29]~output (
	.i(\FD|ULA|MUX|Mux2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[29]~output .bus_hold = "false";
defparam \saidaULA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \saidaULA[30]~output (
	.i(\FD|ULA|MUX|Mux1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[30]~output .bus_hold = "false";
defparam \saidaULA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \saidaULA[31]~output (
	.i(\FD|ULA|MUX|Mux0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[31]~output .bus_hold = "false";
defparam \saidaULA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \saidaRAM[0]~output (
	.i(\FD|RAM|q[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[0]~output .bus_hold = "false";
defparam \saidaRAM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \saidaRAM[1]~output (
	.i(\FD|RAM|q[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[1]~output .bus_hold = "false";
defparam \saidaRAM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \saidaRAM[2]~output (
	.i(\FD|RAM|q[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[2]~output .bus_hold = "false";
defparam \saidaRAM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \saidaRAM[3]~output (
	.i(\FD|RAM|q[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[3]~output .bus_hold = "false";
defparam \saidaRAM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \saidaRAM[4]~output (
	.i(\FD|RAM|q[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[4]~output .bus_hold = "false";
defparam \saidaRAM[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \saidaRAM[5]~output (
	.i(\FD|RAM|q[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[5]~output .bus_hold = "false";
defparam \saidaRAM[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \saidaRAM[6]~output (
	.i(\FD|RAM|q[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[6]~output .bus_hold = "false";
defparam \saidaRAM[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \saidaRAM[7]~output (
	.i(\FD|RAM|q[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[7]~output .bus_hold = "false";
defparam \saidaRAM[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \saidaRAM[8]~output (
	.i(\FD|RAM|q[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[8]~output .bus_hold = "false";
defparam \saidaRAM[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \saidaRAM[9]~output (
	.i(\FD|RAM|q[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[9]~output .bus_hold = "false";
defparam \saidaRAM[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \saidaRAM[10]~output (
	.i(\FD|RAM|q[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[10]~output .bus_hold = "false";
defparam \saidaRAM[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \saidaRAM[11]~output (
	.i(\FD|RAM|q[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[11]~output .bus_hold = "false";
defparam \saidaRAM[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \saidaRAM[12]~output (
	.i(\FD|RAM|q[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[12]~output .bus_hold = "false";
defparam \saidaRAM[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \saidaRAM[13]~output (
	.i(\FD|RAM|q[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[13]~output .bus_hold = "false";
defparam \saidaRAM[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \saidaRAM[14]~output (
	.i(\FD|RAM|q[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[14]~output .bus_hold = "false";
defparam \saidaRAM[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \saidaRAM[15]~output (
	.i(\FD|RAM|q[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[15]~output .bus_hold = "false";
defparam \saidaRAM[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \saidaRAM[16]~output (
	.i(\FD|RAM|q[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[16]~output .bus_hold = "false";
defparam \saidaRAM[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \saidaRAM[17]~output (
	.i(\FD|RAM|q[17]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[17]~output .bus_hold = "false";
defparam \saidaRAM[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \saidaRAM[18]~output (
	.i(\FD|RAM|q[18]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[18]~output .bus_hold = "false";
defparam \saidaRAM[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \saidaRAM[19]~output (
	.i(\FD|RAM|q[19]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[19]~output .bus_hold = "false";
defparam \saidaRAM[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \saidaRAM[20]~output (
	.i(\FD|RAM|q[20]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[20]~output .bus_hold = "false";
defparam \saidaRAM[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \saidaRAM[21]~output (
	.i(\FD|RAM|q[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[21]~output .bus_hold = "false";
defparam \saidaRAM[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \saidaRAM[22]~output (
	.i(\FD|RAM|q[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[22]~output .bus_hold = "false";
defparam \saidaRAM[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \saidaRAM[23]~output (
	.i(\FD|RAM|q[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[23]~output .bus_hold = "false";
defparam \saidaRAM[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \saidaRAM[24]~output (
	.i(\FD|RAM|q[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[24]~output .bus_hold = "false";
defparam \saidaRAM[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \saidaRAM[25]~output (
	.i(\FD|RAM|q[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[25]~output .bus_hold = "false";
defparam \saidaRAM[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \saidaRAM[26]~output (
	.i(\FD|RAM|q[26]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[26]~output .bus_hold = "false";
defparam \saidaRAM[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \saidaRAM[27]~output (
	.i(\FD|RAM|q[27]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[27]~output .bus_hold = "false";
defparam \saidaRAM[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \saidaRAM[28]~output (
	.i(\FD|RAM|q[28]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[28]~output .bus_hold = "false";
defparam \saidaRAM[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \saidaRAM[29]~output (
	.i(\FD|RAM|q[29]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[29]~output .bus_hold = "false";
defparam \saidaRAM[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \saidaRAM[30]~output (
	.i(\FD|RAM|q[30]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[30]~output .bus_hold = "false";
defparam \saidaRAM[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \saidaRAM[31]~output (
	.i(\FD|RAM|q[31]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaRAM[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaRAM[31]~output .bus_hold = "false";
defparam \saidaRAM[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \saidaTeste1[0]~output (
	.i(\FD|BANCO_REG|registrador[1][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[0]~output .bus_hold = "false";
defparam \saidaTeste1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \saidaTeste1[1]~output (
	.i(\FD|BANCO_REG|registrador[1][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[1]~output .bus_hold = "false";
defparam \saidaTeste1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \saidaTeste1[2]~output (
	.i(\FD|BANCO_REG|registrador[1][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[2]~output .bus_hold = "false";
defparam \saidaTeste1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \saidaTeste1[3]~output (
	.i(\FD|BANCO_REG|registrador[1][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[3]~output .bus_hold = "false";
defparam \saidaTeste1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \saidaTeste1[4]~output (
	.i(\FD|BANCO_REG|registrador[1][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[4]~output .bus_hold = "false";
defparam \saidaTeste1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \saidaTeste1[5]~output (
	.i(\FD|BANCO_REG|registrador[1][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[5]~output .bus_hold = "false";
defparam \saidaTeste1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \saidaTeste1[6]~output (
	.i(\FD|BANCO_REG|registrador[1][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[6]~output .bus_hold = "false";
defparam \saidaTeste1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \saidaTeste1[7]~output (
	.i(\FD|BANCO_REG|registrador[1][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[7]~output .bus_hold = "false";
defparam \saidaTeste1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \saidaTeste1[8]~output (
	.i(\FD|BANCO_REG|registrador[1][8]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[8]~output .bus_hold = "false";
defparam \saidaTeste1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \saidaTeste1[9]~output (
	.i(\FD|BANCO_REG|registrador[1][9]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[9]~output .bus_hold = "false";
defparam \saidaTeste1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \saidaTeste1[10]~output (
	.i(\FD|BANCO_REG|registrador[1][10]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[10]~output .bus_hold = "false";
defparam \saidaTeste1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \saidaTeste1[11]~output (
	.i(\FD|BANCO_REG|registrador[1][11]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[11]~output .bus_hold = "false";
defparam \saidaTeste1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \saidaTeste1[12]~output (
	.i(\FD|BANCO_REG|registrador[1][12]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[12]~output .bus_hold = "false";
defparam \saidaTeste1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \saidaTeste1[13]~output (
	.i(\FD|BANCO_REG|registrador[1][13]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[13]~output .bus_hold = "false";
defparam \saidaTeste1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \saidaTeste1[14]~output (
	.i(\FD|BANCO_REG|registrador[1][14]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[14]~output .bus_hold = "false";
defparam \saidaTeste1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \saidaTeste1[15]~output (
	.i(\FD|BANCO_REG|registrador[1][15]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[15]~output .bus_hold = "false";
defparam \saidaTeste1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \saidaTeste1[16]~output (
	.i(\FD|BANCO_REG|registrador[1][16]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[16]~output .bus_hold = "false";
defparam \saidaTeste1[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \saidaTeste1[17]~output (
	.i(\FD|BANCO_REG|registrador[1][17]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[17]~output .bus_hold = "false";
defparam \saidaTeste1[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \saidaTeste1[18]~output (
	.i(\FD|BANCO_REG|registrador[1][18]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[18]~output .bus_hold = "false";
defparam \saidaTeste1[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \saidaTeste1[19]~output (
	.i(\FD|BANCO_REG|registrador[1][19]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[19]~output .bus_hold = "false";
defparam \saidaTeste1[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \saidaTeste1[20]~output (
	.i(\FD|BANCO_REG|registrador[1][20]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[20]~output .bus_hold = "false";
defparam \saidaTeste1[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \saidaTeste1[21]~output (
	.i(\FD|BANCO_REG|registrador[1][21]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[21]~output .bus_hold = "false";
defparam \saidaTeste1[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \saidaTeste1[22]~output (
	.i(\FD|BANCO_REG|registrador[1][22]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[22]~output .bus_hold = "false";
defparam \saidaTeste1[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \saidaTeste1[23]~output (
	.i(\FD|BANCO_REG|registrador[1][23]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[23]~output .bus_hold = "false";
defparam \saidaTeste1[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \saidaTeste1[24]~output (
	.i(\FD|BANCO_REG|registrador[1][24]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[24]~output .bus_hold = "false";
defparam \saidaTeste1[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \saidaTeste1[25]~output (
	.i(\FD|BANCO_REG|registrador[1][25]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[25]~output .bus_hold = "false";
defparam \saidaTeste1[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \saidaTeste1[26]~output (
	.i(\FD|BANCO_REG|registrador[1][26]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[26]~output .bus_hold = "false";
defparam \saidaTeste1[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \saidaTeste1[27]~output (
	.i(\FD|BANCO_REG|registrador[1][27]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[27]~output .bus_hold = "false";
defparam \saidaTeste1[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \saidaTeste1[28]~output (
	.i(\FD|BANCO_REG|registrador[1][28]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[28]~output .bus_hold = "false";
defparam \saidaTeste1[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \saidaTeste1[29]~output (
	.i(\FD|BANCO_REG|registrador[1][29]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[29]~output .bus_hold = "false";
defparam \saidaTeste1[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \saidaTeste1[30]~output (
	.i(\FD|BANCO_REG|registrador[1][30]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[30]~output .bus_hold = "false";
defparam \saidaTeste1[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \saidaTeste1[31]~output (
	.i(\FD|BANCO_REG|registrador[1][31]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste1[31]~output .bus_hold = "false";
defparam \saidaTeste1[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \saidaTeste2[0]~output (
	.i(\FD|BANCO_REG|registrador[2][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[0]~output .bus_hold = "false";
defparam \saidaTeste2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \saidaTeste2[1]~output (
	.i(\FD|BANCO_REG|registrador[2][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[1]~output .bus_hold = "false";
defparam \saidaTeste2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \saidaTeste2[2]~output (
	.i(\FD|BANCO_REG|registrador[2][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[2]~output .bus_hold = "false";
defparam \saidaTeste2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \saidaTeste2[3]~output (
	.i(\FD|BANCO_REG|registrador[2][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[3]~output .bus_hold = "false";
defparam \saidaTeste2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \saidaTeste2[4]~output (
	.i(\FD|BANCO_REG|registrador[2][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[4]~output .bus_hold = "false";
defparam \saidaTeste2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \saidaTeste2[5]~output (
	.i(\FD|BANCO_REG|registrador[2][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[5]~output .bus_hold = "false";
defparam \saidaTeste2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \saidaTeste2[6]~output (
	.i(\FD|BANCO_REG|registrador[2][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[6]~output .bus_hold = "false";
defparam \saidaTeste2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \saidaTeste2[7]~output (
	.i(\FD|BANCO_REG|registrador[2][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[7]~output .bus_hold = "false";
defparam \saidaTeste2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \saidaTeste2[8]~output (
	.i(\FD|BANCO_REG|registrador[2][8]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[8]~output .bus_hold = "false";
defparam \saidaTeste2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \saidaTeste2[9]~output (
	.i(\FD|BANCO_REG|registrador[2][9]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[9]~output .bus_hold = "false";
defparam \saidaTeste2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \saidaTeste2[10]~output (
	.i(\FD|BANCO_REG|registrador[2][10]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[10]~output .bus_hold = "false";
defparam \saidaTeste2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \saidaTeste2[11]~output (
	.i(\FD|BANCO_REG|registrador[2][11]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[11]~output .bus_hold = "false";
defparam \saidaTeste2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \saidaTeste2[12]~output (
	.i(\FD|BANCO_REG|registrador[2][12]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[12]~output .bus_hold = "false";
defparam \saidaTeste2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \saidaTeste2[13]~output (
	.i(\FD|BANCO_REG|registrador[2][13]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[13]~output .bus_hold = "false";
defparam \saidaTeste2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \saidaTeste2[14]~output (
	.i(\FD|BANCO_REG|registrador[2][14]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[14]~output .bus_hold = "false";
defparam \saidaTeste2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \saidaTeste2[15]~output (
	.i(\FD|BANCO_REG|registrador[2][15]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[15]~output .bus_hold = "false";
defparam \saidaTeste2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \saidaTeste2[16]~output (
	.i(\FD|BANCO_REG|registrador[2][16]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[16]~output .bus_hold = "false";
defparam \saidaTeste2[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \saidaTeste2[17]~output (
	.i(\FD|BANCO_REG|registrador[2][17]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[17]~output .bus_hold = "false";
defparam \saidaTeste2[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \saidaTeste2[18]~output (
	.i(\FD|BANCO_REG|registrador[2][18]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[18]~output .bus_hold = "false";
defparam \saidaTeste2[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \saidaTeste2[19]~output (
	.i(\FD|BANCO_REG|registrador[2][19]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[19]~output .bus_hold = "false";
defparam \saidaTeste2[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \saidaTeste2[20]~output (
	.i(\FD|BANCO_REG|registrador[2][20]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[20]~output .bus_hold = "false";
defparam \saidaTeste2[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \saidaTeste2[21]~output (
	.i(\FD|BANCO_REG|registrador[2][21]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[21]~output .bus_hold = "false";
defparam \saidaTeste2[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \saidaTeste2[22]~output (
	.i(\FD|BANCO_REG|registrador[2][22]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[22]~output .bus_hold = "false";
defparam \saidaTeste2[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \saidaTeste2[23]~output (
	.i(\FD|BANCO_REG|registrador[2][23]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[23]~output .bus_hold = "false";
defparam \saidaTeste2[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \saidaTeste2[24]~output (
	.i(\FD|BANCO_REG|registrador[2][24]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[24]~output .bus_hold = "false";
defparam \saidaTeste2[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \saidaTeste2[25]~output (
	.i(\FD|BANCO_REG|registrador[2][25]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[25]~output .bus_hold = "false";
defparam \saidaTeste2[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \saidaTeste2[26]~output (
	.i(\FD|BANCO_REG|registrador[2][26]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[26]~output .bus_hold = "false";
defparam \saidaTeste2[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \saidaTeste2[27]~output (
	.i(\FD|BANCO_REG|registrador[2][27]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[27]~output .bus_hold = "false";
defparam \saidaTeste2[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \saidaTeste2[28]~output (
	.i(\FD|BANCO_REG|registrador[2][28]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[28]~output .bus_hold = "false";
defparam \saidaTeste2[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \saidaTeste2[29]~output (
	.i(\FD|BANCO_REG|registrador[2][29]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[29]~output .bus_hold = "false";
defparam \saidaTeste2[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \saidaTeste2[30]~output (
	.i(\FD|BANCO_REG|registrador[2][30]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[30]~output .bus_hold = "false";
defparam \saidaTeste2[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \saidaTeste2[31]~output (
	.i(\FD|BANCO_REG|registrador[2][31]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste2[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste2[31]~output .bus_hold = "false";
defparam \saidaTeste2[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \saidaTeste3[0]~output (
	.i(\FD|BANCO_REG|registrador[3][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[0]~output .bus_hold = "false";
defparam \saidaTeste3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \saidaTeste3[1]~output (
	.i(\FD|BANCO_REG|registrador[3][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[1]~output .bus_hold = "false";
defparam \saidaTeste3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \saidaTeste3[2]~output (
	.i(\FD|BANCO_REG|registrador[3][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[2]~output .bus_hold = "false";
defparam \saidaTeste3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \saidaTeste3[3]~output (
	.i(\FD|BANCO_REG|registrador[3][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[3]~output .bus_hold = "false";
defparam \saidaTeste3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \saidaTeste3[4]~output (
	.i(\FD|BANCO_REG|registrador[3][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[4]~output .bus_hold = "false";
defparam \saidaTeste3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \saidaTeste3[5]~output (
	.i(\FD|BANCO_REG|registrador[3][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[5]~output .bus_hold = "false";
defparam \saidaTeste3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \saidaTeste3[6]~output (
	.i(\FD|BANCO_REG|registrador[3][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[6]~output .bus_hold = "false";
defparam \saidaTeste3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \saidaTeste3[7]~output (
	.i(\FD|BANCO_REG|registrador[3][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[7]~output .bus_hold = "false";
defparam \saidaTeste3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \saidaTeste3[8]~output (
	.i(\FD|BANCO_REG|registrador[3][8]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[8]~output .bus_hold = "false";
defparam \saidaTeste3[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \saidaTeste3[9]~output (
	.i(\FD|BANCO_REG|registrador[3][9]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[9]~output .bus_hold = "false";
defparam \saidaTeste3[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \saidaTeste3[10]~output (
	.i(\FD|BANCO_REG|registrador[3][10]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[10]~output .bus_hold = "false";
defparam \saidaTeste3[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \saidaTeste3[11]~output (
	.i(\FD|BANCO_REG|registrador[3][11]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[11]~output .bus_hold = "false";
defparam \saidaTeste3[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \saidaTeste3[12]~output (
	.i(\FD|BANCO_REG|registrador[3][12]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[12]~output .bus_hold = "false";
defparam \saidaTeste3[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \saidaTeste3[13]~output (
	.i(\FD|BANCO_REG|registrador[3][13]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[13]~output .bus_hold = "false";
defparam \saidaTeste3[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \saidaTeste3[14]~output (
	.i(\FD|BANCO_REG|registrador[3][14]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[14]~output .bus_hold = "false";
defparam \saidaTeste3[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \saidaTeste3[15]~output (
	.i(\FD|BANCO_REG|registrador[3][15]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[15]~output .bus_hold = "false";
defparam \saidaTeste3[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \saidaTeste3[16]~output (
	.i(\FD|BANCO_REG|registrador[3][16]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[16]~output .bus_hold = "false";
defparam \saidaTeste3[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \saidaTeste3[17]~output (
	.i(\FD|BANCO_REG|registrador[3][17]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[17]~output .bus_hold = "false";
defparam \saidaTeste3[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \saidaTeste3[18]~output (
	.i(\FD|BANCO_REG|registrador[3][18]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[18]~output .bus_hold = "false";
defparam \saidaTeste3[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \saidaTeste3[19]~output (
	.i(\FD|BANCO_REG|registrador[3][19]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[19]~output .bus_hold = "false";
defparam \saidaTeste3[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \saidaTeste3[20]~output (
	.i(\FD|BANCO_REG|registrador[3][20]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[20]~output .bus_hold = "false";
defparam \saidaTeste3[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \saidaTeste3[21]~output (
	.i(\FD|BANCO_REG|registrador[3][21]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[21]~output .bus_hold = "false";
defparam \saidaTeste3[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \saidaTeste3[22]~output (
	.i(\FD|BANCO_REG|registrador[3][22]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[22]~output .bus_hold = "false";
defparam \saidaTeste3[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \saidaTeste3[23]~output (
	.i(\FD|BANCO_REG|registrador[3][23]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[23]~output .bus_hold = "false";
defparam \saidaTeste3[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \saidaTeste3[24]~output (
	.i(\FD|BANCO_REG|registrador[3][24]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[24]~output .bus_hold = "false";
defparam \saidaTeste3[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \saidaTeste3[25]~output (
	.i(\FD|BANCO_REG|registrador[3][25]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[25]~output .bus_hold = "false";
defparam \saidaTeste3[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \saidaTeste3[26]~output (
	.i(\FD|BANCO_REG|registrador[3][26]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[26]~output .bus_hold = "false";
defparam \saidaTeste3[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \saidaTeste3[27]~output (
	.i(\FD|BANCO_REG|registrador[3][27]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[27]~output .bus_hold = "false";
defparam \saidaTeste3[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \saidaTeste3[28]~output (
	.i(\FD|BANCO_REG|registrador[3][28]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[28]~output .bus_hold = "false";
defparam \saidaTeste3[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \saidaTeste3[29]~output (
	.i(\FD|BANCO_REG|registrador[3][29]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[29]~output .bus_hold = "false";
defparam \saidaTeste3[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \saidaTeste3[30]~output (
	.i(\FD|BANCO_REG|registrador[3][30]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[30]~output .bus_hold = "false";
defparam \saidaTeste3[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \saidaTeste3[31]~output (
	.i(\FD|BANCO_REG|registrador[3][31]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste3[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste3[31]~output .bus_hold = "false";
defparam \saidaTeste3[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \saidaTeste4[0]~output (
	.i(\FD|BANCO_REG|registrador[4][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[0]~output .bus_hold = "false";
defparam \saidaTeste4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \saidaTeste4[1]~output (
	.i(\FD|BANCO_REG|registrador[4][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[1]~output .bus_hold = "false";
defparam \saidaTeste4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \saidaTeste4[2]~output (
	.i(\FD|BANCO_REG|registrador[4][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[2]~output .bus_hold = "false";
defparam \saidaTeste4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \saidaTeste4[3]~output (
	.i(\FD|BANCO_REG|registrador[4][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[3]~output .bus_hold = "false";
defparam \saidaTeste4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \saidaTeste4[4]~output (
	.i(\FD|BANCO_REG|registrador[4][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[4]~output .bus_hold = "false";
defparam \saidaTeste4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \saidaTeste4[5]~output (
	.i(\FD|BANCO_REG|registrador[4][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[5]~output .bus_hold = "false";
defparam \saidaTeste4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \saidaTeste4[6]~output (
	.i(\FD|BANCO_REG|registrador[4][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[6]~output .bus_hold = "false";
defparam \saidaTeste4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \saidaTeste4[7]~output (
	.i(\FD|BANCO_REG|registrador[4][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[7]~output .bus_hold = "false";
defparam \saidaTeste4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \saidaTeste4[8]~output (
	.i(\FD|BANCO_REG|registrador[4][8]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[8]~output .bus_hold = "false";
defparam \saidaTeste4[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \saidaTeste4[9]~output (
	.i(\FD|BANCO_REG|registrador[4][9]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[9]~output .bus_hold = "false";
defparam \saidaTeste4[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \saidaTeste4[10]~output (
	.i(\FD|BANCO_REG|registrador[4][10]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[10]~output .bus_hold = "false";
defparam \saidaTeste4[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \saidaTeste4[11]~output (
	.i(\FD|BANCO_REG|registrador[4][11]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[11]~output .bus_hold = "false";
defparam \saidaTeste4[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \saidaTeste4[12]~output (
	.i(\FD|BANCO_REG|registrador[4][12]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[12]~output .bus_hold = "false";
defparam \saidaTeste4[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \saidaTeste4[13]~output (
	.i(\FD|BANCO_REG|registrador[4][13]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[13]~output .bus_hold = "false";
defparam \saidaTeste4[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \saidaTeste4[14]~output (
	.i(\FD|BANCO_REG|registrador[4][14]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[14]~output .bus_hold = "false";
defparam \saidaTeste4[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \saidaTeste4[15]~output (
	.i(\FD|BANCO_REG|registrador[4][15]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[15]~output .bus_hold = "false";
defparam \saidaTeste4[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \saidaTeste4[16]~output (
	.i(\FD|BANCO_REG|registrador[4][16]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[16]~output .bus_hold = "false";
defparam \saidaTeste4[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \saidaTeste4[17]~output (
	.i(\FD|BANCO_REG|registrador[4][17]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[17]~output .bus_hold = "false";
defparam \saidaTeste4[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \saidaTeste4[18]~output (
	.i(\FD|BANCO_REG|registrador[4][18]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[18]~output .bus_hold = "false";
defparam \saidaTeste4[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \saidaTeste4[19]~output (
	.i(\FD|BANCO_REG|registrador[4][19]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[19]~output .bus_hold = "false";
defparam \saidaTeste4[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \saidaTeste4[20]~output (
	.i(\FD|BANCO_REG|registrador[4][20]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[20]~output .bus_hold = "false";
defparam \saidaTeste4[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \saidaTeste4[21]~output (
	.i(\FD|BANCO_REG|registrador[4][21]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[21]~output .bus_hold = "false";
defparam \saidaTeste4[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \saidaTeste4[22]~output (
	.i(\FD|BANCO_REG|registrador[4][22]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[22]~output .bus_hold = "false";
defparam \saidaTeste4[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \saidaTeste4[23]~output (
	.i(\FD|BANCO_REG|registrador[4][23]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[23]~output .bus_hold = "false";
defparam \saidaTeste4[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \saidaTeste4[24]~output (
	.i(\FD|BANCO_REG|registrador[4][24]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[24]~output .bus_hold = "false";
defparam \saidaTeste4[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \saidaTeste4[25]~output (
	.i(\FD|BANCO_REG|registrador[4][25]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[25]~output .bus_hold = "false";
defparam \saidaTeste4[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \saidaTeste4[26]~output (
	.i(\FD|BANCO_REG|registrador[4][26]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[26]~output .bus_hold = "false";
defparam \saidaTeste4[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \saidaTeste4[27]~output (
	.i(\FD|BANCO_REG|registrador[4][27]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[27]~output .bus_hold = "false";
defparam \saidaTeste4[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \saidaTeste4[28]~output (
	.i(\FD|BANCO_REG|registrador[4][28]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[28]~output .bus_hold = "false";
defparam \saidaTeste4[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \saidaTeste4[29]~output (
	.i(\FD|BANCO_REG|registrador[4][29]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[29]~output .bus_hold = "false";
defparam \saidaTeste4[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \saidaTeste4[30]~output (
	.i(\FD|BANCO_REG|registrador[4][30]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[30]~output .bus_hold = "false";
defparam \saidaTeste4[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \saidaTeste4[31]~output (
	.i(\FD|BANCO_REG|registrador[4][31]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste4[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste4[31]~output .bus_hold = "false";
defparam \saidaTeste4[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \saidaTeste5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[0]~output .bus_hold = "false";
defparam \saidaTeste5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N2
cycloneive_io_obuf \saidaTeste5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[1]~output .bus_hold = "false";
defparam \saidaTeste5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \saidaTeste5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[2]~output .bus_hold = "false";
defparam \saidaTeste5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \saidaTeste5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[3]~output .bus_hold = "false";
defparam \saidaTeste5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N16
cycloneive_io_obuf \saidaTeste5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[4]~output .bus_hold = "false";
defparam \saidaTeste5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \saidaTeste5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[5]~output .bus_hold = "false";
defparam \saidaTeste5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \saidaTeste5[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[6]~output .bus_hold = "false";
defparam \saidaTeste5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N9
cycloneive_io_obuf \saidaTeste5[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[7]~output .bus_hold = "false";
defparam \saidaTeste5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N23
cycloneive_io_obuf \saidaTeste5[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[8]~output .bus_hold = "false";
defparam \saidaTeste5[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N23
cycloneive_io_obuf \saidaTeste5[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[9]~output .bus_hold = "false";
defparam \saidaTeste5[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \saidaTeste5[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[10]~output .bus_hold = "false";
defparam \saidaTeste5[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y5_N16
cycloneive_io_obuf \saidaTeste5[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[11]~output .bus_hold = "false";
defparam \saidaTeste5[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \saidaTeste5[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[12]~output .bus_hold = "false";
defparam \saidaTeste5[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \saidaTeste5[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[13]~output .bus_hold = "false";
defparam \saidaTeste5[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N23
cycloneive_io_obuf \saidaTeste5[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[14]~output .bus_hold = "false";
defparam \saidaTeste5[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \saidaTeste5[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[15]~output .bus_hold = "false";
defparam \saidaTeste5[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \saidaTeste5[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[16]~output .bus_hold = "false";
defparam \saidaTeste5[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N16
cycloneive_io_obuf \saidaTeste5[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[17]~output .bus_hold = "false";
defparam \saidaTeste5[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \saidaTeste5[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[18]~output .bus_hold = "false";
defparam \saidaTeste5[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \saidaTeste5[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[19]~output .bus_hold = "false";
defparam \saidaTeste5[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \saidaTeste5[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[20]~output .bus_hold = "false";
defparam \saidaTeste5[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \saidaTeste5[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[21]~output .bus_hold = "false";
defparam \saidaTeste5[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \saidaTeste5[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[22]~output .bus_hold = "false";
defparam \saidaTeste5[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \saidaTeste5[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[23]~output .bus_hold = "false";
defparam \saidaTeste5[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \saidaTeste5[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[24]~output .bus_hold = "false";
defparam \saidaTeste5[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \saidaTeste5[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[25]~output .bus_hold = "false";
defparam \saidaTeste5[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \saidaTeste5[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[26]~output .bus_hold = "false";
defparam \saidaTeste5[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \saidaTeste5[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[27]~output .bus_hold = "false";
defparam \saidaTeste5[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N2
cycloneive_io_obuf \saidaTeste5[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[28]~output .bus_hold = "false";
defparam \saidaTeste5[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N2
cycloneive_io_obuf \saidaTeste5[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[29]~output .bus_hold = "false";
defparam \saidaTeste5[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \saidaTeste5[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[30]~output .bus_hold = "false";
defparam \saidaTeste5[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N16
cycloneive_io_obuf \saidaTeste5[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste5[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste5[31]~output .bus_hold = "false";
defparam \saidaTeste5[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \saidaTeste6[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[0]~output .bus_hold = "false";
defparam \saidaTeste6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \saidaTeste6[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[1]~output .bus_hold = "false";
defparam \saidaTeste6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \saidaTeste6[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[2]~output .bus_hold = "false";
defparam \saidaTeste6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N2
cycloneive_io_obuf \saidaTeste6[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[3]~output .bus_hold = "false";
defparam \saidaTeste6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \saidaTeste6[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[4]~output .bus_hold = "false";
defparam \saidaTeste6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \saidaTeste6[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[5]~output .bus_hold = "false";
defparam \saidaTeste6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \saidaTeste6[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[6]~output .bus_hold = "false";
defparam \saidaTeste6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N23
cycloneive_io_obuf \saidaTeste6[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[7]~output .bus_hold = "false";
defparam \saidaTeste6[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \saidaTeste6[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[8]~output .bus_hold = "false";
defparam \saidaTeste6[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \saidaTeste6[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[9]~output .bus_hold = "false";
defparam \saidaTeste6[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \saidaTeste6[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[10]~output .bus_hold = "false";
defparam \saidaTeste6[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \saidaTeste6[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[11]~output .bus_hold = "false";
defparam \saidaTeste6[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \saidaTeste6[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[12]~output .bus_hold = "false";
defparam \saidaTeste6[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \saidaTeste6[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[13]~output .bus_hold = "false";
defparam \saidaTeste6[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N9
cycloneive_io_obuf \saidaTeste6[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[14]~output .bus_hold = "false";
defparam \saidaTeste6[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \saidaTeste6[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[15]~output .bus_hold = "false";
defparam \saidaTeste6[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \saidaTeste6[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[16]~output .bus_hold = "false";
defparam \saidaTeste6[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \saidaTeste6[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[17]~output .bus_hold = "false";
defparam \saidaTeste6[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N16
cycloneive_io_obuf \saidaTeste6[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[18]~output .bus_hold = "false";
defparam \saidaTeste6[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N9
cycloneive_io_obuf \saidaTeste6[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[19]~output .bus_hold = "false";
defparam \saidaTeste6[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \saidaTeste6[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[20]~output .bus_hold = "false";
defparam \saidaTeste6[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y9_N23
cycloneive_io_obuf \saidaTeste6[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[21]~output .bus_hold = "false";
defparam \saidaTeste6[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \saidaTeste6[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[22]~output .bus_hold = "false";
defparam \saidaTeste6[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \saidaTeste6[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[23]~output .bus_hold = "false";
defparam \saidaTeste6[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \saidaTeste6[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[24]~output .bus_hold = "false";
defparam \saidaTeste6[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \saidaTeste6[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[25]~output .bus_hold = "false";
defparam \saidaTeste6[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \saidaTeste6[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[26]~output .bus_hold = "false";
defparam \saidaTeste6[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N9
cycloneive_io_obuf \saidaTeste6[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[27]~output .bus_hold = "false";
defparam \saidaTeste6[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N23
cycloneive_io_obuf \saidaTeste6[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[28]~output .bus_hold = "false";
defparam \saidaTeste6[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \saidaTeste6[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[29]~output .bus_hold = "false";
defparam \saidaTeste6[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \saidaTeste6[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[30]~output .bus_hold = "false";
defparam \saidaTeste6[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \saidaTeste6[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste6[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste6[31]~output .bus_hold = "false";
defparam \saidaTeste6[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \saidaTeste7[0]~output (
	.i(\FD|BANCO_REG|registrador[7][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[0]~output .bus_hold = "false";
defparam \saidaTeste7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \saidaTeste7[1]~output (
	.i(\FD|BANCO_REG|registrador[7][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[1]~output .bus_hold = "false";
defparam \saidaTeste7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \saidaTeste7[2]~output (
	.i(\FD|BANCO_REG|registrador[7][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[2]~output .bus_hold = "false";
defparam \saidaTeste7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \saidaTeste7[3]~output (
	.i(\FD|BANCO_REG|registrador[7][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[3]~output .bus_hold = "false";
defparam \saidaTeste7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \saidaTeste7[4]~output (
	.i(\FD|BANCO_REG|registrador[7][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[4]~output .bus_hold = "false";
defparam \saidaTeste7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \saidaTeste7[5]~output (
	.i(\FD|BANCO_REG|registrador[7][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[5]~output .bus_hold = "false";
defparam \saidaTeste7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \saidaTeste7[6]~output (
	.i(\FD|BANCO_REG|registrador[7][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[6]~output .bus_hold = "false";
defparam \saidaTeste7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \saidaTeste7[7]~output (
	.i(\FD|BANCO_REG|registrador[7][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[7]~output .bus_hold = "false";
defparam \saidaTeste7[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \saidaTeste7[8]~output (
	.i(\FD|BANCO_REG|registrador[7][8]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[8]~output .bus_hold = "false";
defparam \saidaTeste7[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \saidaTeste7[9]~output (
	.i(\FD|BANCO_REG|registrador[7][9]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[9]~output .bus_hold = "false";
defparam \saidaTeste7[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \saidaTeste7[10]~output (
	.i(\FD|BANCO_REG|registrador[7][10]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[10]~output .bus_hold = "false";
defparam \saidaTeste7[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \saidaTeste7[11]~output (
	.i(\FD|BANCO_REG|registrador[7][11]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[11]~output .bus_hold = "false";
defparam \saidaTeste7[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \saidaTeste7[12]~output (
	.i(\FD|BANCO_REG|registrador[7][12]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[12]~output .bus_hold = "false";
defparam \saidaTeste7[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \saidaTeste7[13]~output (
	.i(\FD|BANCO_REG|registrador[7][13]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[13]~output .bus_hold = "false";
defparam \saidaTeste7[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \saidaTeste7[14]~output (
	.i(\FD|BANCO_REG|registrador[7][14]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[14]~output .bus_hold = "false";
defparam \saidaTeste7[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \saidaTeste7[15]~output (
	.i(\FD|BANCO_REG|registrador[7][15]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[15]~output .bus_hold = "false";
defparam \saidaTeste7[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \saidaTeste7[16]~output (
	.i(\FD|BANCO_REG|registrador[7][16]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[16]~output .bus_hold = "false";
defparam \saidaTeste7[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \saidaTeste7[17]~output (
	.i(\FD|BANCO_REG|registrador[7][17]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[17]~output .bus_hold = "false";
defparam \saidaTeste7[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \saidaTeste7[18]~output (
	.i(\FD|BANCO_REG|registrador[7][18]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[18]~output .bus_hold = "false";
defparam \saidaTeste7[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \saidaTeste7[19]~output (
	.i(\FD|BANCO_REG|registrador[7][19]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[19]~output .bus_hold = "false";
defparam \saidaTeste7[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \saidaTeste7[20]~output (
	.i(\FD|BANCO_REG|registrador[7][20]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[20]~output .bus_hold = "false";
defparam \saidaTeste7[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \saidaTeste7[21]~output (
	.i(\FD|BANCO_REG|registrador[7][21]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[21]~output .bus_hold = "false";
defparam \saidaTeste7[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \saidaTeste7[22]~output (
	.i(\FD|BANCO_REG|registrador[7][22]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[22]~output .bus_hold = "false";
defparam \saidaTeste7[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \saidaTeste7[23]~output (
	.i(\FD|BANCO_REG|registrador[7][23]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[23]~output .bus_hold = "false";
defparam \saidaTeste7[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \saidaTeste7[24]~output (
	.i(\FD|BANCO_REG|registrador[7][24]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[24]~output .bus_hold = "false";
defparam \saidaTeste7[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \saidaTeste7[25]~output (
	.i(\FD|BANCO_REG|registrador[7][25]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[25]~output .bus_hold = "false";
defparam \saidaTeste7[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \saidaTeste7[26]~output (
	.i(\FD|BANCO_REG|registrador[7][26]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[26]~output .bus_hold = "false";
defparam \saidaTeste7[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \saidaTeste7[27]~output (
	.i(\FD|BANCO_REG|registrador[7][27]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[27]~output .bus_hold = "false";
defparam \saidaTeste7[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \saidaTeste7[28]~output (
	.i(\FD|BANCO_REG|registrador[7][28]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[28]~output .bus_hold = "false";
defparam \saidaTeste7[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \saidaTeste7[29]~output (
	.i(\FD|BANCO_REG|registrador[7][29]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[29]~output .bus_hold = "false";
defparam \saidaTeste7[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \saidaTeste7[30]~output (
	.i(\FD|BANCO_REG|registrador[7][30]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[30]~output .bus_hold = "false";
defparam \saidaTeste7[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \saidaTeste7[31]~output (
	.i(\FD|BANCO_REG|registrador[7][31]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaTeste7[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaTeste7[31]~output .bus_hold = "false";
defparam \saidaTeste7[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N8
cycloneive_lcell_comb \divisor1|Add0~0 (
// Equation(s):
// \divisor1|Add0~0_combout  = \divisor1|contador [0] $ (VCC)
// \divisor1|Add0~1  = CARRY(\divisor1|contador [0])

	.dataa(gnd),
	.datab(\divisor1|contador [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\divisor1|Add0~0_combout ),
	.cout(\divisor1|Add0~1 ));
// synopsys translate_off
defparam \divisor1|Add0~0 .lut_mask = 16'h33CC;
defparam \divisor1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N2
cycloneive_lcell_comb \divisor1|contador~1 (
// Equation(s):
// \divisor1|contador~1_combout  = (!\divisor1|Equal0~7_combout  & \divisor1|Add0~0_combout )

	.dataa(gnd),
	.datab(\divisor1|Equal0~7_combout ),
	.datac(\divisor1|Add0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\divisor1|contador~1_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1|contador~1 .lut_mask = 16'h3030;
defparam \divisor1|contador~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y71_N3
dffeas \divisor1|contador[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisor1|contador~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1|contador [0]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1|contador[0] .is_wysiwyg = "true";
defparam \divisor1|contador[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N10
cycloneive_lcell_comb \divisor1|Add0~2 (
// Equation(s):
// \divisor1|Add0~2_combout  = (\divisor1|contador [1] & (!\divisor1|Add0~1 )) # (!\divisor1|contador [1] & ((\divisor1|Add0~1 ) # (GND)))
// \divisor1|Add0~3  = CARRY((!\divisor1|Add0~1 ) # (!\divisor1|contador [1]))

	.dataa(\divisor1|contador [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1|Add0~1 ),
	.combout(\divisor1|Add0~2_combout ),
	.cout(\divisor1|Add0~3 ));
// synopsys translate_off
defparam \divisor1|Add0~2 .lut_mask = 16'h5A5F;
defparam \divisor1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y71_N11
dffeas \divisor1|contador[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisor1|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1|contador [1]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1|contador[1] .is_wysiwyg = "true";
defparam \divisor1|contador[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N12
cycloneive_lcell_comb \divisor1|Add0~4 (
// Equation(s):
// \divisor1|Add0~4_combout  = (\divisor1|contador [2] & (\divisor1|Add0~3  $ (GND))) # (!\divisor1|contador [2] & (!\divisor1|Add0~3  & VCC))
// \divisor1|Add0~5  = CARRY((\divisor1|contador [2] & !\divisor1|Add0~3 ))

	.dataa(\divisor1|contador [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1|Add0~3 ),
	.combout(\divisor1|Add0~4_combout ),
	.cout(\divisor1|Add0~5 ));
// synopsys translate_off
defparam \divisor1|Add0~4 .lut_mask = 16'hA50A;
defparam \divisor1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y71_N13
dffeas \divisor1|contador[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisor1|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1|contador [2]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1|contador[2] .is_wysiwyg = "true";
defparam \divisor1|contador[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N14
cycloneive_lcell_comb \divisor1|Add0~6 (
// Equation(s):
// \divisor1|Add0~6_combout  = (\divisor1|contador [3] & (!\divisor1|Add0~5 )) # (!\divisor1|contador [3] & ((\divisor1|Add0~5 ) # (GND)))
// \divisor1|Add0~7  = CARRY((!\divisor1|Add0~5 ) # (!\divisor1|contador [3]))

	.dataa(gnd),
	.datab(\divisor1|contador [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1|Add0~5 ),
	.combout(\divisor1|Add0~6_combout ),
	.cout(\divisor1|Add0~7 ));
// synopsys translate_off
defparam \divisor1|Add0~6 .lut_mask = 16'h3C3F;
defparam \divisor1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y71_N15
dffeas \divisor1|contador[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisor1|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1|contador [3]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1|contador[3] .is_wysiwyg = "true";
defparam \divisor1|contador[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N16
cycloneive_lcell_comb \divisor1|Add0~8 (
// Equation(s):
// \divisor1|Add0~8_combout  = (\divisor1|contador [4] & (\divisor1|Add0~7  $ (GND))) # (!\divisor1|contador [4] & (!\divisor1|Add0~7  & VCC))
// \divisor1|Add0~9  = CARRY((\divisor1|contador [4] & !\divisor1|Add0~7 ))

	.dataa(gnd),
	.datab(\divisor1|contador [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1|Add0~7 ),
	.combout(\divisor1|Add0~8_combout ),
	.cout(\divisor1|Add0~9 ));
// synopsys translate_off
defparam \divisor1|Add0~8 .lut_mask = 16'hC30C;
defparam \divisor1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y71_N17
dffeas \divisor1|contador[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisor1|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1|contador [4]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1|contador[4] .is_wysiwyg = "true";
defparam \divisor1|contador[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N18
cycloneive_lcell_comb \divisor1|Add0~10 (
// Equation(s):
// \divisor1|Add0~10_combout  = (\divisor1|contador [5] & (!\divisor1|Add0~9 )) # (!\divisor1|contador [5] & ((\divisor1|Add0~9 ) # (GND)))
// \divisor1|Add0~11  = CARRY((!\divisor1|Add0~9 ) # (!\divisor1|contador [5]))

	.dataa(gnd),
	.datab(\divisor1|contador [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1|Add0~9 ),
	.combout(\divisor1|Add0~10_combout ),
	.cout(\divisor1|Add0~11 ));
// synopsys translate_off
defparam \divisor1|Add0~10 .lut_mask = 16'h3C3F;
defparam \divisor1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y71_N19
dffeas \divisor1|contador[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisor1|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1|contador [5]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1|contador[5] .is_wysiwyg = "true";
defparam \divisor1|contador[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N20
cycloneive_lcell_comb \divisor1|Add0~12 (
// Equation(s):
// \divisor1|Add0~12_combout  = (\divisor1|contador [6] & (\divisor1|Add0~11  $ (GND))) # (!\divisor1|contador [6] & (!\divisor1|Add0~11  & VCC))
// \divisor1|Add0~13  = CARRY((\divisor1|contador [6] & !\divisor1|Add0~11 ))

	.dataa(gnd),
	.datab(\divisor1|contador [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1|Add0~11 ),
	.combout(\divisor1|Add0~12_combout ),
	.cout(\divisor1|Add0~13 ));
// synopsys translate_off
defparam \divisor1|Add0~12 .lut_mask = 16'hC30C;
defparam \divisor1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N0
cycloneive_lcell_comb \divisor1|contador~0 (
// Equation(s):
// \divisor1|contador~0_combout  = (\divisor1|Add0~12_combout  & !\divisor1|Equal0~7_combout )

	.dataa(gnd),
	.datab(\divisor1|Add0~12_combout ),
	.datac(\divisor1|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\divisor1|contador~0_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1|contador~0 .lut_mask = 16'h0C0C;
defparam \divisor1|contador~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y71_N1
dffeas \divisor1|contador[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisor1|contador~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1|contador [6]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1|contador[6] .is_wysiwyg = "true";
defparam \divisor1|contador[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N22
cycloneive_lcell_comb \divisor1|Add0~14 (
// Equation(s):
// \divisor1|Add0~14_combout  = (\divisor1|contador [7] & (!\divisor1|Add0~13 )) # (!\divisor1|contador [7] & ((\divisor1|Add0~13 ) # (GND)))
// \divisor1|Add0~15  = CARRY((!\divisor1|Add0~13 ) # (!\divisor1|contador [7]))

	.dataa(\divisor1|contador [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1|Add0~13 ),
	.combout(\divisor1|Add0~14_combout ),
	.cout(\divisor1|Add0~15 ));
// synopsys translate_off
defparam \divisor1|Add0~14 .lut_mask = 16'h5A5F;
defparam \divisor1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y71_N23
dffeas \divisor1|contador[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisor1|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1|contador [7]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1|contador[7] .is_wysiwyg = "true";
defparam \divisor1|contador[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N24
cycloneive_lcell_comb \divisor1|Add0~16 (
// Equation(s):
// \divisor1|Add0~16_combout  = (\divisor1|contador [8] & (\divisor1|Add0~15  $ (GND))) # (!\divisor1|contador [8] & (!\divisor1|Add0~15  & VCC))
// \divisor1|Add0~17  = CARRY((\divisor1|contador [8] & !\divisor1|Add0~15 ))

	.dataa(gnd),
	.datab(\divisor1|contador [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1|Add0~15 ),
	.combout(\divisor1|Add0~16_combout ),
	.cout(\divisor1|Add0~17 ));
// synopsys translate_off
defparam \divisor1|Add0~16 .lut_mask = 16'hC30C;
defparam \divisor1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y71_N25
dffeas \divisor1|contador[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisor1|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1|contador [8]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1|contador[8] .is_wysiwyg = "true";
defparam \divisor1|contador[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N26
cycloneive_lcell_comb \divisor1|Add0~18 (
// Equation(s):
// \divisor1|Add0~18_combout  = (\divisor1|contador [9] & (!\divisor1|Add0~17 )) # (!\divisor1|contador [9] & ((\divisor1|Add0~17 ) # (GND)))
// \divisor1|Add0~19  = CARRY((!\divisor1|Add0~17 ) # (!\divisor1|contador [9]))

	.dataa(\divisor1|contador [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1|Add0~17 ),
	.combout(\divisor1|Add0~18_combout ),
	.cout(\divisor1|Add0~19 ));
// synopsys translate_off
defparam \divisor1|Add0~18 .lut_mask = 16'h5A5F;
defparam \divisor1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y71_N27
dffeas \divisor1|contador[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisor1|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1|contador [9]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1|contador[9] .is_wysiwyg = "true";
defparam \divisor1|contador[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N28
cycloneive_lcell_comb \divisor1|Add0~20 (
// Equation(s):
// \divisor1|Add0~20_combout  = (\divisor1|contador [10] & (\divisor1|Add0~19  $ (GND))) # (!\divisor1|contador [10] & (!\divisor1|Add0~19  & VCC))
// \divisor1|Add0~21  = CARRY((\divisor1|contador [10] & !\divisor1|Add0~19 ))

	.dataa(gnd),
	.datab(\divisor1|contador [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1|Add0~19 ),
	.combout(\divisor1|Add0~20_combout ),
	.cout(\divisor1|Add0~21 ));
// synopsys translate_off
defparam \divisor1|Add0~20 .lut_mask = 16'hC30C;
defparam \divisor1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y71_N29
dffeas \divisor1|contador[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisor1|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1|contador [10]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1|contador[10] .is_wysiwyg = "true";
defparam \divisor1|contador[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N30
cycloneive_lcell_comb \divisor1|Add0~22 (
// Equation(s):
// \divisor1|Add0~22_combout  = (\divisor1|contador [11] & (!\divisor1|Add0~21 )) # (!\divisor1|contador [11] & ((\divisor1|Add0~21 ) # (GND)))
// \divisor1|Add0~23  = CARRY((!\divisor1|Add0~21 ) # (!\divisor1|contador [11]))

	.dataa(gnd),
	.datab(\divisor1|contador [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1|Add0~21 ),
	.combout(\divisor1|Add0~22_combout ),
	.cout(\divisor1|Add0~23 ));
// synopsys translate_off
defparam \divisor1|Add0~22 .lut_mask = 16'h3C3F;
defparam \divisor1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N4
cycloneive_lcell_comb \divisor1|contador~2 (
// Equation(s):
// \divisor1|contador~2_combout  = (!\divisor1|Equal0~7_combout  & \divisor1|Add0~22_combout )

	.dataa(gnd),
	.datab(\divisor1|Equal0~7_combout ),
	.datac(\divisor1|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\divisor1|contador~2_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1|contador~2 .lut_mask = 16'h3030;
defparam \divisor1|contador~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y71_N5
dffeas \divisor1|contador[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisor1|contador~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1|contador [11]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1|contador[11] .is_wysiwyg = "true";
defparam \divisor1|contador[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N0
cycloneive_lcell_comb \divisor1|Add0~24 (
// Equation(s):
// \divisor1|Add0~24_combout  = (\divisor1|contador [12] & (\divisor1|Add0~23  $ (GND))) # (!\divisor1|contador [12] & (!\divisor1|Add0~23  & VCC))
// \divisor1|Add0~25  = CARRY((\divisor1|contador [12] & !\divisor1|Add0~23 ))

	.dataa(gnd),
	.datab(\divisor1|contador [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1|Add0~23 ),
	.combout(\divisor1|Add0~24_combout ),
	.cout(\divisor1|Add0~25 ));
// synopsys translate_off
defparam \divisor1|Add0~24 .lut_mask = 16'hC30C;
defparam \divisor1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N22
cycloneive_lcell_comb \divisor1|contador~3 (
// Equation(s):
// \divisor1|contador~3_combout  = (!\divisor1|Equal0~7_combout  & \divisor1|Add0~24_combout )

	.dataa(gnd),
	.datab(\divisor1|Equal0~7_combout ),
	.datac(\divisor1|Add0~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\divisor1|contador~3_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1|contador~3 .lut_mask = 16'h3030;
defparam \divisor1|contador~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y70_N23
dffeas \divisor1|contador[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisor1|contador~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1|contador [12]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1|contador[12] .is_wysiwyg = "true";
defparam \divisor1|contador[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N2
cycloneive_lcell_comb \divisor1|Add0~26 (
// Equation(s):
// \divisor1|Add0~26_combout  = (\divisor1|contador [13] & (!\divisor1|Add0~25 )) # (!\divisor1|contador [13] & ((\divisor1|Add0~25 ) # (GND)))
// \divisor1|Add0~27  = CARRY((!\divisor1|Add0~25 ) # (!\divisor1|contador [13]))

	.dataa(gnd),
	.datab(\divisor1|contador [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1|Add0~25 ),
	.combout(\divisor1|Add0~26_combout ),
	.cout(\divisor1|Add0~27 ));
// synopsys translate_off
defparam \divisor1|Add0~26 .lut_mask = 16'h3C3F;
defparam \divisor1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N14
cycloneive_lcell_comb \divisor1|contador~4 (
// Equation(s):
// \divisor1|contador~4_combout  = (!\divisor1|Equal0~7_combout  & \divisor1|Add0~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\divisor1|Equal0~7_combout ),
	.datad(\divisor1|Add0~26_combout ),
	.cin(gnd),
	.combout(\divisor1|contador~4_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1|contador~4 .lut_mask = 16'h0F00;
defparam \divisor1|contador~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y70_N15
dffeas \divisor1|contador[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisor1|contador~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1|contador [13]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1|contador[13] .is_wysiwyg = "true";
defparam \divisor1|contador[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N4
cycloneive_lcell_comb \divisor1|Add0~28 (
// Equation(s):
// \divisor1|Add0~28_combout  = (\divisor1|contador [14] & (\divisor1|Add0~27  $ (GND))) # (!\divisor1|contador [14] & (!\divisor1|Add0~27  & VCC))
// \divisor1|Add0~29  = CARRY((\divisor1|contador [14] & !\divisor1|Add0~27 ))

	.dataa(\divisor1|contador [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1|Add0~27 ),
	.combout(\divisor1|Add0~28_combout ),
	.cout(\divisor1|Add0~29 ));
// synopsys translate_off
defparam \divisor1|Add0~28 .lut_mask = 16'hA50A;
defparam \divisor1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N26
cycloneive_lcell_comb \divisor1|contador~5 (
// Equation(s):
// \divisor1|contador~5_combout  = (\divisor1|Add0~28_combout  & !\divisor1|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\divisor1|Add0~28_combout ),
	.datad(\divisor1|Equal0~7_combout ),
	.cin(gnd),
	.combout(\divisor1|contador~5_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1|contador~5 .lut_mask = 16'h00F0;
defparam \divisor1|contador~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y70_N27
dffeas \divisor1|contador[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisor1|contador~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1|contador [14]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1|contador[14] .is_wysiwyg = "true";
defparam \divisor1|contador[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N6
cycloneive_lcell_comb \divisor1|Add0~30 (
// Equation(s):
// \divisor1|Add0~30_combout  = (\divisor1|contador [15] & (!\divisor1|Add0~29 )) # (!\divisor1|contador [15] & ((\divisor1|Add0~29 ) # (GND)))
// \divisor1|Add0~31  = CARRY((!\divisor1|Add0~29 ) # (!\divisor1|contador [15]))

	.dataa(\divisor1|contador [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1|Add0~29 ),
	.combout(\divisor1|Add0~30_combout ),
	.cout(\divisor1|Add0~31 ));
// synopsys translate_off
defparam \divisor1|Add0~30 .lut_mask = 16'h5A5F;
defparam \divisor1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y70_N7
dffeas \divisor1|contador[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisor1|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1|contador [15]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1|contador[15] .is_wysiwyg = "true";
defparam \divisor1|contador[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N8
cycloneive_lcell_comb \divisor1|Add0~32 (
// Equation(s):
// \divisor1|Add0~32_combout  = (\divisor1|contador [16] & (\divisor1|Add0~31  $ (GND))) # (!\divisor1|contador [16] & (!\divisor1|Add0~31  & VCC))
// \divisor1|Add0~33  = CARRY((\divisor1|contador [16] & !\divisor1|Add0~31 ))

	.dataa(gnd),
	.datab(\divisor1|contador [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1|Add0~31 ),
	.combout(\divisor1|Add0~32_combout ),
	.cout(\divisor1|Add0~33 ));
// synopsys translate_off
defparam \divisor1|Add0~32 .lut_mask = 16'hC30C;
defparam \divisor1|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N6
cycloneive_lcell_comb \divisor1|contador~6 (
// Equation(s):
// \divisor1|contador~6_combout  = (!\divisor1|Equal0~7_combout  & \divisor1|Add0~32_combout )

	.dataa(gnd),
	.datab(\divisor1|Equal0~7_combout ),
	.datac(\divisor1|Add0~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\divisor1|contador~6_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1|contador~6 .lut_mask = 16'h3030;
defparam \divisor1|contador~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y70_N7
dffeas \divisor1|contador[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisor1|contador~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1|contador [16]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1|contador[16] .is_wysiwyg = "true";
defparam \divisor1|contador[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N10
cycloneive_lcell_comb \divisor1|Add0~34 (
// Equation(s):
// \divisor1|Add0~34_combout  = (\divisor1|contador [17] & (!\divisor1|Add0~33 )) # (!\divisor1|contador [17] & ((\divisor1|Add0~33 ) # (GND)))
// \divisor1|Add0~35  = CARRY((!\divisor1|Add0~33 ) # (!\divisor1|contador [17]))

	.dataa(\divisor1|contador [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1|Add0~33 ),
	.combout(\divisor1|Add0~34_combout ),
	.cout(\divisor1|Add0~35 ));
// synopsys translate_off
defparam \divisor1|Add0~34 .lut_mask = 16'h5A5F;
defparam \divisor1|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y70_N11
dffeas \divisor1|contador[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisor1|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1|contador [17]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1|contador[17] .is_wysiwyg = "true";
defparam \divisor1|contador[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N12
cycloneive_lcell_comb \divisor1|Add0~36 (
// Equation(s):
// \divisor1|Add0~36_combout  = (\divisor1|contador [18] & (\divisor1|Add0~35  $ (GND))) # (!\divisor1|contador [18] & (!\divisor1|Add0~35  & VCC))
// \divisor1|Add0~37  = CARRY((\divisor1|contador [18] & !\divisor1|Add0~35 ))

	.dataa(gnd),
	.datab(\divisor1|contador [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1|Add0~35 ),
	.combout(\divisor1|Add0~36_combout ),
	.cout(\divisor1|Add0~37 ));
// synopsys translate_off
defparam \divisor1|Add0~36 .lut_mask = 16'hC30C;
defparam \divisor1|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N28
cycloneive_lcell_comb \divisor1|contador~7 (
// Equation(s):
// \divisor1|contador~7_combout  = (!\divisor1|Equal0~7_combout  & \divisor1|Add0~36_combout )

	.dataa(\divisor1|Equal0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\divisor1|Add0~36_combout ),
	.cin(gnd),
	.combout(\divisor1|contador~7_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1|contador~7 .lut_mask = 16'h5500;
defparam \divisor1|contador~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y70_N29
dffeas \divisor1|contador[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisor1|contador~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1|contador [18]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1|contador[18] .is_wysiwyg = "true";
defparam \divisor1|contador[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N14
cycloneive_lcell_comb \divisor1|Add0~38 (
// Equation(s):
// \divisor1|Add0~38_combout  = (\divisor1|contador [19] & (!\divisor1|Add0~37 )) # (!\divisor1|contador [19] & ((\divisor1|Add0~37 ) # (GND)))
// \divisor1|Add0~39  = CARRY((!\divisor1|Add0~37 ) # (!\divisor1|contador [19]))

	.dataa(gnd),
	.datab(\divisor1|contador [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1|Add0~37 ),
	.combout(\divisor1|Add0~38_combout ),
	.cout(\divisor1|Add0~39 ));
// synopsys translate_off
defparam \divisor1|Add0~38 .lut_mask = 16'h3C3F;
defparam \divisor1|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N16
cycloneive_lcell_comb \divisor1|contador~8 (
// Equation(s):
// \divisor1|contador~8_combout  = (!\divisor1|Equal0~7_combout  & \divisor1|Add0~38_combout )

	.dataa(gnd),
	.datab(\divisor1|Equal0~7_combout ),
	.datac(\divisor1|Add0~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\divisor1|contador~8_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1|contador~8 .lut_mask = 16'h3030;
defparam \divisor1|contador~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y70_N17
dffeas \divisor1|contador[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisor1|contador~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1|contador [19]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1|contador[19] .is_wysiwyg = "true";
defparam \divisor1|contador[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N16
cycloneive_lcell_comb \divisor1|Add0~40 (
// Equation(s):
// \divisor1|Add0~40_combout  = (\divisor1|contador [20] & (\divisor1|Add0~39  $ (GND))) # (!\divisor1|contador [20] & (!\divisor1|Add0~39  & VCC))
// \divisor1|Add0~41  = CARRY((\divisor1|contador [20] & !\divisor1|Add0~39 ))

	.dataa(\divisor1|contador [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1|Add0~39 ),
	.combout(\divisor1|Add0~40_combout ),
	.cout(\divisor1|Add0~41 ));
// synopsys translate_off
defparam \divisor1|Add0~40 .lut_mask = 16'hA50A;
defparam \divisor1|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N8
cycloneive_lcell_comb \divisor1|contador~10 (
// Equation(s):
// \divisor1|contador~10_combout  = (!\divisor1|Equal0~7_combout  & \divisor1|Add0~40_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\divisor1|Equal0~7_combout ),
	.datad(\divisor1|Add0~40_combout ),
	.cin(gnd),
	.combout(\divisor1|contador~10_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1|contador~10 .lut_mask = 16'h0F00;
defparam \divisor1|contador~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y70_N9
dffeas \divisor1|contador[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisor1|contador~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1|contador [20]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1|contador[20] .is_wysiwyg = "true";
defparam \divisor1|contador[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N18
cycloneive_lcell_comb \divisor1|Add0~42 (
// Equation(s):
// \divisor1|Add0~42_combout  = (\divisor1|contador [21] & (!\divisor1|Add0~41 )) # (!\divisor1|contador [21] & ((\divisor1|Add0~41 ) # (GND)))
// \divisor1|Add0~43  = CARRY((!\divisor1|Add0~41 ) # (!\divisor1|contador [21]))

	.dataa(\divisor1|contador [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1|Add0~41 ),
	.combout(\divisor1|Add0~42_combout ),
	.cout(\divisor1|Add0~43 ));
// synopsys translate_off
defparam \divisor1|Add0~42 .lut_mask = 16'h5A5F;
defparam \divisor1|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N30
cycloneive_lcell_comb \divisor1|contador~11 (
// Equation(s):
// \divisor1|contador~11_combout  = (!\divisor1|Equal0~7_combout  & \divisor1|Add0~42_combout )

	.dataa(\divisor1|Equal0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\divisor1|Add0~42_combout ),
	.cin(gnd),
	.combout(\divisor1|contador~11_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1|contador~11 .lut_mask = 16'h5500;
defparam \divisor1|contador~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y70_N31
dffeas \divisor1|contador[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisor1|contador~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1|contador [21]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1|contador[21] .is_wysiwyg = "true";
defparam \divisor1|contador[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N20
cycloneive_lcell_comb \divisor1|Add0~44 (
// Equation(s):
// \divisor1|Add0~44_combout  = (\divisor1|contador [22] & (\divisor1|Add0~43  $ (GND))) # (!\divisor1|contador [22] & (!\divisor1|Add0~43  & VCC))
// \divisor1|Add0~45  = CARRY((\divisor1|contador [22] & !\divisor1|Add0~43 ))

	.dataa(\divisor1|contador [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1|Add0~43 ),
	.combout(\divisor1|Add0~44_combout ),
	.cout(\divisor1|Add0~45 ));
// synopsys translate_off
defparam \divisor1|Add0~44 .lut_mask = 16'hA50A;
defparam \divisor1|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N26
cycloneive_lcell_comb \divisor1|contador~12 (
// Equation(s):
// \divisor1|contador~12_combout  = (!\divisor1|Equal0~7_combout  & \divisor1|Add0~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\divisor1|Equal0~7_combout ),
	.datad(\divisor1|Add0~44_combout ),
	.cin(gnd),
	.combout(\divisor1|contador~12_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1|contador~12 .lut_mask = 16'h0F00;
defparam \divisor1|contador~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y70_N27
dffeas \divisor1|contador[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisor1|contador~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1|contador [22]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1|contador[22] .is_wysiwyg = "true";
defparam \divisor1|contador[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N22
cycloneive_lcell_comb \divisor1|Add0~46 (
// Equation(s):
// \divisor1|Add0~46_combout  = (\divisor1|contador [23] & (!\divisor1|Add0~45 )) # (!\divisor1|contador [23] & ((\divisor1|Add0~45 ) # (GND)))
// \divisor1|Add0~47  = CARRY((!\divisor1|Add0~45 ) # (!\divisor1|contador [23]))

	.dataa(\divisor1|contador [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor1|Add0~45 ),
	.combout(\divisor1|Add0~46_combout ),
	.cout(\divisor1|Add0~47 ));
// synopsys translate_off
defparam \divisor1|Add0~46 .lut_mask = 16'h5A5F;
defparam \divisor1|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y70_N23
dffeas \divisor1|contador[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisor1|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1|contador [23]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1|contador[23] .is_wysiwyg = "true";
defparam \divisor1|contador[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N24
cycloneive_lcell_comb \divisor1|Add0~48 (
// Equation(s):
// \divisor1|Add0~48_combout  = \divisor1|Add0~47  $ (!\divisor1|contador [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\divisor1|contador [24]),
	.cin(\divisor1|Add0~47 ),
	.combout(\divisor1|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1|Add0~48 .lut_mask = 16'hF00F;
defparam \divisor1|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N12
cycloneive_lcell_comb \divisor1|contador~9 (
// Equation(s):
// \divisor1|contador~9_combout  = (!\divisor1|Equal0~7_combout  & \divisor1|Add0~48_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\divisor1|Equal0~7_combout ),
	.datad(\divisor1|Add0~48_combout ),
	.cin(gnd),
	.combout(\divisor1|contador~9_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1|contador~9 .lut_mask = 16'h0F00;
defparam \divisor1|contador~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y70_N13
dffeas \divisor1|contador[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisor1|contador~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1|contador [24]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1|contador[24] .is_wysiwyg = "true";
defparam \divisor1|contador[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N28
cycloneive_lcell_comb \divisor1|Equal0~5 (
// Equation(s):
// \divisor1|Equal0~5_combout  = (\divisor1|contador [19] & (\divisor1|contador [18] & (!\divisor1|contador [17] & \divisor1|contador [16])))

	.dataa(\divisor1|contador [19]),
	.datab(\divisor1|contador [18]),
	.datac(\divisor1|contador [17]),
	.datad(\divisor1|contador [16]),
	.cin(gnd),
	.combout(\divisor1|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1|Equal0~5 .lut_mask = 16'h0800;
defparam \divisor1|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N30
cycloneive_lcell_comb \divisor1|Equal0~6 (
// Equation(s):
// \divisor1|Equal0~6_combout  = (\divisor1|contador [22] & (\divisor1|contador [20] & (\divisor1|contador [21] & !\divisor1|contador [23])))

	.dataa(\divisor1|contador [22]),
	.datab(\divisor1|contador [20]),
	.datac(\divisor1|contador [21]),
	.datad(\divisor1|contador [23]),
	.cin(gnd),
	.combout(\divisor1|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1|Equal0~6 .lut_mask = 16'h0080;
defparam \divisor1|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y71_N30
cycloneive_lcell_comb \divisor1|Equal0~1 (
// Equation(s):
// \divisor1|Equal0~1_combout  = (!\divisor1|contador [0] & (!\divisor1|contador [3] & (!\divisor1|contador [2] & !\divisor1|contador [1])))

	.dataa(\divisor1|contador [0]),
	.datab(\divisor1|contador [3]),
	.datac(\divisor1|contador [2]),
	.datad(\divisor1|contador [1]),
	.cin(gnd),
	.combout(\divisor1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1|Equal0~1 .lut_mask = 16'h0001;
defparam \divisor1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N20
cycloneive_lcell_comb \divisor1|Equal0~3 (
// Equation(s):
// \divisor1|Equal0~3_combout  = (\divisor1|contador [12] & (\divisor1|contador [13] & (\divisor1|contador [14] & !\divisor1|contador [15])))

	.dataa(\divisor1|contador [12]),
	.datab(\divisor1|contador [13]),
	.datac(\divisor1|contador [14]),
	.datad(\divisor1|contador [15]),
	.cin(gnd),
	.combout(\divisor1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1|Equal0~3 .lut_mask = 16'h0080;
defparam \divisor1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y71_N24
cycloneive_lcell_comb \divisor1|Equal0~0 (
// Equation(s):
// \divisor1|Equal0~0_combout  = (!\divisor1|contador [7] & (!\divisor1|contador [4] & (\divisor1|contador [6] & !\divisor1|contador [5])))

	.dataa(\divisor1|contador [7]),
	.datab(\divisor1|contador [4]),
	.datac(\divisor1|contador [6]),
	.datad(\divisor1|contador [5]),
	.cin(gnd),
	.combout(\divisor1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1|Equal0~0 .lut_mask = 16'h0010;
defparam \divisor1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N6
cycloneive_lcell_comb \divisor1|Equal0~2 (
// Equation(s):
// \divisor1|Equal0~2_combout  = (!\divisor1|contador [9] & (!\divisor1|contador [10] & (\divisor1|contador [11] & !\divisor1|contador [8])))

	.dataa(\divisor1|contador [9]),
	.datab(\divisor1|contador [10]),
	.datac(\divisor1|contador [11]),
	.datad(\divisor1|contador [8]),
	.cin(gnd),
	.combout(\divisor1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1|Equal0~2 .lut_mask = 16'h0010;
defparam \divisor1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N18
cycloneive_lcell_comb \divisor1|Equal0~4 (
// Equation(s):
// \divisor1|Equal0~4_combout  = (\divisor1|Equal0~1_combout  & (\divisor1|Equal0~3_combout  & (\divisor1|Equal0~0_combout  & \divisor1|Equal0~2_combout )))

	.dataa(\divisor1|Equal0~1_combout ),
	.datab(\divisor1|Equal0~3_combout ),
	.datac(\divisor1|Equal0~0_combout ),
	.datad(\divisor1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\divisor1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1|Equal0~4 .lut_mask = 16'h8000;
defparam \divisor1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N10
cycloneive_lcell_comb \divisor1|Equal0~7 (
// Equation(s):
// \divisor1|Equal0~7_combout  = (\divisor1|contador [24] & (\divisor1|Equal0~5_combout  & (\divisor1|Equal0~6_combout  & \divisor1|Equal0~4_combout )))

	.dataa(\divisor1|contador [24]),
	.datab(\divisor1|Equal0~5_combout ),
	.datac(\divisor1|Equal0~6_combout ),
	.datad(\divisor1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\divisor1|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1|Equal0~7 .lut_mask = 16'h8000;
defparam \divisor1|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N24
cycloneive_lcell_comb \divisor1|tick~0 (
// Equation(s):
// \divisor1|tick~0_combout  = \divisor1|tick~q  $ (\divisor1|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\divisor1|tick~q ),
	.datad(\divisor1|Equal0~7_combout ),
	.cin(gnd),
	.combout(\divisor1|tick~0_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1|tick~0 .lut_mask = 16'h0FF0;
defparam \divisor1|tick~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N2
cycloneive_lcell_comb \divisor1|tick~feeder (
// Equation(s):
// \divisor1|tick~feeder_combout  = \divisor1|tick~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\divisor1|tick~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\divisor1|tick~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \divisor1|tick~feeder .lut_mask = 16'hF0F0;
defparam \divisor1|tick~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y70_N3
dffeas \divisor1|tick (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisor1|tick~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor1|tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \divisor1|tick .is_wysiwyg = "true";
defparam \divisor1|tick .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \divisor1|tick~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\divisor1|tick~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\divisor1|tick~clkctrl_outclk ));
// synopsys translate_off
defparam \divisor1|tick~clkctrl .clock_type = "global clock";
defparam \divisor1|tick~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N22
cycloneive_lcell_comb \display4|rascSaida7seg[1]~7 (
// Equation(s):
// \display4|rascSaida7seg[1]~7_combout  = \FD|PC|DOUT [3] $ (\FD|PC|DOUT [2])

	.dataa(gnd),
	.datab(\FD|PC|DOUT [3]),
	.datac(\FD|PC|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[1]~7 .lut_mask = 16'h3C3C;
defparam \display4|rascSaida7seg[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N16
cycloneive_lcell_comb \FD|MEM_INST|content~13 (
// Equation(s):
// \FD|MEM_INST|content~13_combout  = (\FD|PC|DOUT [4] & (\FD|PC|DOUT [3] $ (((\FD|PC|DOUT [2] & \FD|PC|DOUT [5]))))) # (!\FD|PC|DOUT [4] & (\FD|PC|DOUT [3] & (!\FD|PC|DOUT [2] & \FD|PC|DOUT [5])))

	.dataa(\FD|PC|DOUT [4]),
	.datab(\FD|PC|DOUT [3]),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|PC|DOUT [5]),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~13_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~13 .lut_mask = 16'h2C88;
defparam \FD|MEM_INST|content~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N24
cycloneive_lcell_comb \FD|MEM_INST|content~2 (
// Equation(s):
// \FD|MEM_INST|content~2_combout  = (!\FD|PC|DOUT [4] & !\FD|PC|DOUT [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|PC|DOUT [4]),
	.datad(\FD|PC|DOUT [3]),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~2 .lut_mask = 16'h000F;
defparam \FD|MEM_INST|content~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N20
cycloneive_lcell_comb \FD|MEM_INST|content~10 (
// Equation(s):
// \FD|MEM_INST|content~10_combout  = (\FD|MEM_INST|content~2_combout  & (!\FD|PC|DOUT [2] & (!\FD|PC|DOUT [5] & \FD|PC|DOUT [6])))

	.dataa(\FD|MEM_INST|content~2_combout ),
	.datab(\FD|PC|DOUT [2]),
	.datac(\FD|PC|DOUT [5]),
	.datad(\FD|PC|DOUT [6]),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~10_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~10 .lut_mask = 16'h0200;
defparam \FD|MEM_INST|content~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N22
cycloneive_lcell_comb \FD|MEM_INST|content~14 (
// Equation(s):
// \FD|MEM_INST|content~14_combout  = (!\FD|PC|DOUT [7] & ((\FD|MEM_INST|content~10_combout ) # ((\FD|MEM_INST|content~13_combout  & !\FD|PC|DOUT [6]))))

	.dataa(\FD|MEM_INST|content~13_combout ),
	.datab(\FD|PC|DOUT [7]),
	.datac(\FD|PC|DOUT [6]),
	.datad(\FD|MEM_INST|content~10_combout ),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~14_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~14 .lut_mask = 16'h3302;
defparam \FD|MEM_INST|content~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N23
dffeas \FD|MEM_INST|q[1] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MEM_INST|content~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|MEM_INST|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|MEM_INST|q[1] .is_wysiwyg = "true";
defparam \FD|MEM_INST|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N28
cycloneive_lcell_comb \FD|SOMA_PC_IMM|SOMAOUT[3]~0 (
// Equation(s):
// \FD|SOMA_PC_IMM|SOMAOUT[3]~0_combout  = \FD|PC|DOUT [3] $ (\FD|MEM_INST|q [1] $ (((\FD|MEM_INST|q [0]) # (\FD|PC|DOUT [2]))))

	.dataa(\FD|MEM_INST|q [0]),
	.datab(\FD|PC|DOUT [3]),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|MEM_INST|q [1]),
	.cin(gnd),
	.combout(\FD|SOMA_PC_IMM|SOMAOUT[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|SOMA_PC_IMM|SOMAOUT[3]~0 .lut_mask = 16'hC936;
defparam \FD|SOMA_PC_IMM|SOMAOUT[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N12
cycloneive_lcell_comb \FD|MEM_INST|content~6 (
// Equation(s):
// \FD|MEM_INST|content~6_combout  = (\FD|PC|DOUT [4] & (!\FD|PC|DOUT [7] & (!\FD|PC|DOUT [6] & \FD|PC|DOUT [5])))

	.dataa(\FD|PC|DOUT [4]),
	.datab(\FD|PC|DOUT [7]),
	.datac(\FD|PC|DOUT [6]),
	.datad(\FD|PC|DOUT [5]),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~6_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~6 .lut_mask = 16'h0200;
defparam \FD|MEM_INST|content~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N4
cycloneive_lcell_comb \FD|MEM_INST|content~7 (
// Equation(s):
// \FD|MEM_INST|content~7_combout  = (!\FD|PC|DOUT [2] & (\FD|MEM_INST|content~6_combout  & \FD|PC|DOUT [3]))

	.dataa(\FD|PC|DOUT [2]),
	.datab(gnd),
	.datac(\FD|MEM_INST|content~6_combout ),
	.datad(\FD|PC|DOUT [3]),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~7_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~7 .lut_mask = 16'h5000;
defparam \FD|MEM_INST|content~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N5
dffeas \FD|MEM_INST|q[28] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MEM_INST|content~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|MEM_INST|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|MEM_INST|q[28] .is_wysiwyg = "true";
defparam \FD|MEM_INST|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N12
cycloneive_lcell_comb \FD|MEM_INST|content~3 (
// Equation(s):
// \FD|MEM_INST|content~3_combout  = (!\FD|PC|DOUT [2] & (\FD|PC|DOUT [5] & !\FD|PC|DOUT [6]))

	.dataa(gnd),
	.datab(\FD|PC|DOUT [2]),
	.datac(\FD|PC|DOUT [5]),
	.datad(\FD|PC|DOUT [6]),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~3_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~3 .lut_mask = 16'h0030;
defparam \FD|MEM_INST|content~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N14
cycloneive_lcell_comb \FD|MEM_INST|content~4 (
// Equation(s):
// \FD|MEM_INST|content~4_combout  = (\FD|PC|DOUT [6] & (!\FD|PC|DOUT [2] & (!\FD|PC|DOUT [4]))) # (!\FD|PC|DOUT [6] & ((\FD|PC|DOUT [2]) # ((\FD|PC|DOUT [3]))))

	.dataa(\FD|PC|DOUT [6]),
	.datab(\FD|PC|DOUT [2]),
	.datac(\FD|PC|DOUT [4]),
	.datad(\FD|PC|DOUT [3]),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~4_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~4 .lut_mask = 16'h5746;
defparam \FD|MEM_INST|content~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N8
cycloneive_lcell_comb \FD|MEM_INST|content~5 (
// Equation(s):
// \FD|MEM_INST|content~5_combout  = (\FD|PC|DOUT [5] & (\FD|MEM_INST|content~3_combout  & ((\FD|MEM_INST|content~2_combout )))) # (!\FD|PC|DOUT [5] & ((\FD|MEM_INST|content~4_combout ) # ((\FD|MEM_INST|content~3_combout  & \FD|MEM_INST|content~2_combout 
// ))))

	.dataa(\FD|PC|DOUT [5]),
	.datab(\FD|MEM_INST|content~3_combout ),
	.datac(\FD|MEM_INST|content~4_combout ),
	.datad(\FD|MEM_INST|content~2_combout ),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~5_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~5 .lut_mask = 16'hDC50;
defparam \FD|MEM_INST|content~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N9
dffeas \FD|MEM_INST|q[27] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MEM_INST|content~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FD|PC|DOUT [7]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|MEM_INST|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|MEM_INST|q[27] .is_wysiwyg = "true";
defparam \FD|MEM_INST|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N20
cycloneive_lcell_comb \FD|UC_ULA|q[0]~2 (
// Equation(s):
// \FD|UC_ULA|q[0]~2_combout  = (!\FD|MEM_INST|q [28] & (!\FD|MEM_INST|q [27] & ((\FD|MEM_INST|q [0]) # (\FD|MEM_INST|q [3]))))

	.dataa(\FD|MEM_INST|q [0]),
	.datab(\FD|MEM_INST|q [3]),
	.datac(\FD|MEM_INST|q [28]),
	.datad(\FD|MEM_INST|q [27]),
	.cin(gnd),
	.combout(\FD|UC_ULA|q[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|UC_ULA|q[0]~2 .lut_mask = 16'h000E;
defparam \FD|UC_ULA|q[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N2
cycloneive_lcell_comb \FD|MEM_INST|content~15 (
// Equation(s):
// \FD|MEM_INST|content~15_combout  = (\FD|PC|DOUT [2] & (\FD|PC|DOUT [3] & (\FD|PC|DOUT [5] & !\FD|PC|DOUT [6]))) # (!\FD|PC|DOUT [2] & (\FD|PC|DOUT [5] $ (((\FD|PC|DOUT [3]) # (\FD|PC|DOUT [6])))))

	.dataa(\FD|PC|DOUT [3]),
	.datab(\FD|PC|DOUT [2]),
	.datac(\FD|PC|DOUT [5]),
	.datad(\FD|PC|DOUT [6]),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~15_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~15 .lut_mask = 16'h0392;
defparam \FD|MEM_INST|content~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N28
cycloneive_lcell_comb \FD|MEM_INST|content~16 (
// Equation(s):
// \FD|MEM_INST|content~16_combout  = (\FD|PC|DOUT [4] & (!\FD|PC|DOUT [3] & ((\FD|MEM_INST|content~3_combout )))) # (!\FD|PC|DOUT [4] & (((\FD|MEM_INST|content~15_combout ))))

	.dataa(\FD|PC|DOUT [3]),
	.datab(\FD|MEM_INST|content~15_combout ),
	.datac(\FD|PC|DOUT [4]),
	.datad(\FD|MEM_INST|content~3_combout ),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~16_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~16 .lut_mask = 16'h5C0C;
defparam \FD|MEM_INST|content~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N29
dffeas \FD|MEM_INST|q[2] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MEM_INST|content~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FD|PC|DOUT [7]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|MEM_INST|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|MEM_INST|q[2] .is_wysiwyg = "true";
defparam \FD|MEM_INST|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N10
cycloneive_lcell_comb \FD|UC_ULA|q[1]~0 (
// Equation(s):
// \FD|UC_ULA|q[1]~0_combout  = (\FD|MEM_INST|q [1]) # ((\FD|MEM_INST|q [27]) # ((\FD|MEM_INST|q [28]) # (!\FD|MEM_INST|q [2])))

	.dataa(\FD|MEM_INST|q [1]),
	.datab(\FD|MEM_INST|q [27]),
	.datac(\FD|MEM_INST|q [28]),
	.datad(\FD|MEM_INST|q [2]),
	.cin(gnd),
	.combout(\FD|UC_ULA|q[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|UC_ULA|q[1]~0 .lut_mask = 16'hFEFF;
defparam \FD|UC_ULA|q[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N18
cycloneive_lcell_comb \FD|MEM_INST|content~29 (
// Equation(s):
// \FD|MEM_INST|content~29_combout  = (\FD|PC|DOUT [5] & (\FD|PC|DOUT [4] $ (((\FD|PC|DOUT [2]) # (\FD|PC|DOUT [3])))))

	.dataa(\FD|PC|DOUT [4]),
	.datab(\FD|PC|DOUT [5]),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|PC|DOUT [3]),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~29_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~29 .lut_mask = 16'h4448;
defparam \FD|MEM_INST|content~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N0
cycloneive_lcell_comb \FD|MEM_INST|content~30 (
// Equation(s):
// \FD|MEM_INST|content~30_combout  = (!\FD|PC|DOUT [6] & (!\FD|PC|DOUT [7] & \FD|MEM_INST|content~29_combout ))

	.dataa(gnd),
	.datab(\FD|PC|DOUT [6]),
	.datac(\FD|PC|DOUT [7]),
	.datad(\FD|MEM_INST|content~29_combout ),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~30_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~30 .lut_mask = 16'h0300;
defparam \FD|MEM_INST|content~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N29
dffeas \FD|MEM_INST|q[21] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MEM_INST|content~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|MEM_INST|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|MEM_INST|q[21] .is_wysiwyg = "true";
defparam \FD|MEM_INST|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N22
cycloneive_lcell_comb \FD|MEM_INST|content~31 (
// Equation(s):
// \FD|MEM_INST|content~31_combout  = (\FD|PC|DOUT [4] & (\FD|PC|DOUT [5] & (\FD|PC|DOUT [2] $ (\FD|PC|DOUT [3]))))

	.dataa(\FD|PC|DOUT [4]),
	.datab(\FD|PC|DOUT [5]),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|PC|DOUT [3]),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~31_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~31 .lut_mask = 16'h0880;
defparam \FD|MEM_INST|content~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N28
cycloneive_lcell_comb \FD|MEM_INST|content~32 (
// Equation(s):
// \FD|MEM_INST|content~32_combout  = (\FD|MEM_INST|content~31_combout  & (!\FD|PC|DOUT [6] & !\FD|PC|DOUT [7]))

	.dataa(\FD|MEM_INST|content~31_combout ),
	.datab(gnd),
	.datac(\FD|PC|DOUT [6]),
	.datad(\FD|PC|DOUT [7]),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~32_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~32 .lut_mask = 16'h000A;
defparam \FD|MEM_INST|content~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N3
dffeas \FD|MEM_INST|q[22] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MEM_INST|content~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|MEM_INST|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|MEM_INST|q[22] .is_wysiwyg = "true";
defparam \FD|MEM_INST|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N28
cycloneive_lcell_comb \FD|BANCO_REG|Equal0~0 (
// Equation(s):
// \FD|BANCO_REG|Equal0~0_combout  = (\FD|MEM_INST|q [21]) # (\FD|MEM_INST|q [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MEM_INST|q [21]),
	.datad(\FD|MEM_INST|q [22]),
	.cin(gnd),
	.combout(\FD|BANCO_REG|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|Equal0~0 .lut_mask = 16'hFFF0;
defparam \FD|BANCO_REG|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N6
cycloneive_lcell_comb \FD|MEM_INST|content~0 (
// Equation(s):
// \FD|MEM_INST|content~0_combout  = (\FD|PC|DOUT [5] & (!\FD|PC|DOUT [4] & (!\FD|PC|DOUT [2] & !\FD|PC|DOUT [3]))) # (!\FD|PC|DOUT [5] & ((\FD|PC|DOUT [2] & ((\FD|PC|DOUT [4]) # (!\FD|PC|DOUT [3]))) # (!\FD|PC|DOUT [2] & ((\FD|PC|DOUT [3])))))

	.dataa(\FD|PC|DOUT [4]),
	.datab(\FD|PC|DOUT [5]),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|PC|DOUT [3]),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~0 .lut_mask = 16'h2334;
defparam \FD|MEM_INST|content~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N12
cycloneive_lcell_comb \FD|MEM_INST|content~1 (
// Equation(s):
// \FD|MEM_INST|content~1_combout  = (!\FD|PC|DOUT [7] & (\FD|MEM_INST|content~0_combout  & !\FD|PC|DOUT [6]))

	.dataa(gnd),
	.datab(\FD|PC|DOUT [7]),
	.datac(\FD|MEM_INST|content~0_combout ),
	.datad(\FD|PC|DOUT [6]),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~1 .lut_mask = 16'h0030;
defparam \FD|MEM_INST|content~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N13
dffeas \FD|MEM_INST|q[26] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MEM_INST|content~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|MEM_INST|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|MEM_INST|q[26] .is_wysiwyg = "true";
defparam \FD|MEM_INST|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N30
cycloneive_lcell_comb \UCFD|HAB_ESC_REG (
// Equation(s):
// \UCFD|HAB_ESC_REG~combout  = (\FD|MEM_INST|q [27] & (!\FD|MEM_INST|q [29] & (\FD|MEM_INST|q [26]))) # (!\FD|MEM_INST|q [27] & (((!\FD|MEM_INST|q [28]))))

	.dataa(\FD|MEM_INST|q [29]),
	.datab(\FD|MEM_INST|q [26]),
	.datac(\FD|MEM_INST|q [28]),
	.datad(\FD|MEM_INST|q [27]),
	.cin(gnd),
	.combout(\UCFD|HAB_ESC_REG~combout ),
	.cout());
// synopsys translate_off
defparam \UCFD|HAB_ESC_REG .lut_mask = 16'h440F;
defparam \UCFD|HAB_ESC_REG .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N9
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[0] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UCFD|HAB_ESC_REG~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N20
cycloneive_lcell_comb \FD|MEM_INST|content~23 (
// Equation(s):
// \FD|MEM_INST|content~23_combout  = (\FD|PC|DOUT [5] & (!\FD|PC|DOUT [2] & (\FD|PC|DOUT [4] $ (\FD|PC|DOUT [3]))))

	.dataa(\FD|PC|DOUT [4]),
	.datab(\FD|PC|DOUT [5]),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|PC|DOUT [3]),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~23_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~23 .lut_mask = 16'h0408;
defparam \FD|MEM_INST|content~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N18
cycloneive_lcell_comb \FD|MEM_INST|content~24 (
// Equation(s):
// \FD|MEM_INST|content~24_combout  = (!\FD|PC|DOUT [7] & (!\FD|PC|DOUT [6] & \FD|MEM_INST|content~23_combout ))

	.dataa(gnd),
	.datab(\FD|PC|DOUT [7]),
	.datac(\FD|PC|DOUT [6]),
	.datad(\FD|MEM_INST|content~23_combout ),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~24_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~24 .lut_mask = 16'h0300;
defparam \FD|MEM_INST|content~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N19
dffeas \FD|MEM_INST|q[13] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MEM_INST|content~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|MEM_INST|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|MEM_INST|q[13] .is_wysiwyg = "true";
defparam \FD|MEM_INST|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N10
cycloneive_lcell_comb \FD|MUX_RT_RD|q[2]~2 (
// Equation(s):
// \FD|MUX_RT_RD|q[2]~2_combout  = (!\FD|MEM_INST|q [27] & (!\FD|MEM_INST|q [28] & \FD|MEM_INST|q [13]))

	.dataa(\FD|MEM_INST|q [27]),
	.datab(gnd),
	.datac(\FD|MEM_INST|q [28]),
	.datad(\FD|MEM_INST|q [13]),
	.cin(gnd),
	.combout(\FD|MUX_RT_RD|q[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_RD|q[2]~2 .lut_mask = 16'h0500;
defparam \FD|MUX_RT_RD|q[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N27
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[5] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_RT_RD|q[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N12
cycloneive_lcell_comb \FD|MEM_INST|content~25 (
// Equation(s):
// \FD|MEM_INST|content~25_combout  = (\FD|PC|DOUT [3] & (!\FD|PC|DOUT [2] & (\FD|PC|DOUT [5] $ (!\FD|PC|DOUT [4])))) # (!\FD|PC|DOUT [3] & (\FD|PC|DOUT [2] & (\FD|PC|DOUT [5] & \FD|PC|DOUT [4])))

	.dataa(\FD|PC|DOUT [3]),
	.datab(\FD|PC|DOUT [2]),
	.datac(\FD|PC|DOUT [5]),
	.datad(\FD|PC|DOUT [4]),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~25_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~25 .lut_mask = 16'h6002;
defparam \FD|MEM_INST|content~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N18
cycloneive_lcell_comb \FD|MEM_INST|content~26 (
// Equation(s):
// \FD|MEM_INST|content~26_combout  = (!\FD|PC|DOUT [6] & (!\FD|PC|DOUT [7] & \FD|MEM_INST|content~25_combout ))

	.dataa(\FD|PC|DOUT [6]),
	.datab(\FD|PC|DOUT [7]),
	.datac(gnd),
	.datad(\FD|MEM_INST|content~25_combout ),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~26_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~26 .lut_mask = 16'h1100;
defparam \FD|MEM_INST|content~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N5
dffeas \FD|MEM_INST|q[16] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MEM_INST|content~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|MEM_INST|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|MEM_INST|q[16] .is_wysiwyg = "true";
defparam \FD|MEM_INST|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N10
cycloneive_lcell_comb \FD|MEM_INST|content~21 (
// Equation(s):
// \FD|MEM_INST|content~21_combout  = (\FD|PC|DOUT [5] & (\FD|PC|DOUT [2] & ((!\FD|PC|DOUT [3]) # (!\FD|PC|DOUT [4]))))

	.dataa(\FD|PC|DOUT [4]),
	.datab(\FD|PC|DOUT [5]),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|PC|DOUT [3]),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~21_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~21 .lut_mask = 16'h40C0;
defparam \FD|MEM_INST|content~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N16
cycloneive_lcell_comb \FD|MEM_INST|content~22 (
// Equation(s):
// \FD|MEM_INST|content~22_combout  = (!\FD|PC|DOUT [6] & (\FD|MEM_INST|content~21_combout  & !\FD|PC|DOUT [7]))

	.dataa(\FD|PC|DOUT [6]),
	.datab(\FD|MEM_INST|content~21_combout ),
	.datac(gnd),
	.datad(\FD|PC|DOUT [7]),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~22_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~22 .lut_mask = 16'h0044;
defparam \FD|MEM_INST|content~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N17
dffeas \FD|MEM_INST|q[11] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MEM_INST|content~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|MEM_INST|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|MEM_INST|q[11] .is_wysiwyg = "true";
defparam \FD|MEM_INST|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N8
cycloneive_lcell_comb \FD|MUX_RT_RD|q[0]~0 (
// Equation(s):
// \FD|MUX_RT_RD|q[0]~0_combout  = (\FD|MEM_INST|q [28] & (\FD|MEM_INST|q [16])) # (!\FD|MEM_INST|q [28] & ((\FD|MEM_INST|q [27] & (\FD|MEM_INST|q [16])) # (!\FD|MEM_INST|q [27] & ((\FD|MEM_INST|q [11])))))

	.dataa(\FD|MEM_INST|q [16]),
	.datab(\FD|MEM_INST|q [11]),
	.datac(\FD|MEM_INST|q [28]),
	.datad(\FD|MEM_INST|q [27]),
	.cin(gnd),
	.combout(\FD|MUX_RT_RD|q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_RD|q[0]~0 .lut_mask = 16'hAAAC;
defparam \FD|MUX_RT_RD|q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N31
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[1] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_RT_RD|q[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N22
cycloneive_lcell_comb \FD|MEM_INST|content~27 (
// Equation(s):
// \FD|MEM_INST|content~27_combout  = (\FD|PC|DOUT [5] & (((!\FD|PC|DOUT [4]) # (!\FD|PC|DOUT [2])))) # (!\FD|PC|DOUT [5] & ((\FD|PC|DOUT [3] & ((\FD|PC|DOUT [4]))) # (!\FD|PC|DOUT [3] & (\FD|PC|DOUT [2]))))

	.dataa(\FD|PC|DOUT [3]),
	.datab(\FD|PC|DOUT [2]),
	.datac(\FD|PC|DOUT [5]),
	.datad(\FD|PC|DOUT [4]),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~27_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~27 .lut_mask = 16'h3EF4;
defparam \FD|MEM_INST|content~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N4
cycloneive_lcell_comb \FD|MEM_INST|content~28 (
// Equation(s):
// \FD|MEM_INST|content~28_combout  = (!\FD|PC|DOUT [7] & (!\FD|PC|DOUT [6] & \FD|MEM_INST|content~27_combout ))

	.dataa(gnd),
	.datab(\FD|PC|DOUT [7]),
	.datac(\FD|PC|DOUT [6]),
	.datad(\FD|MEM_INST|content~27_combout ),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~28_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~28 .lut_mask = 16'h0300;
defparam \FD|MEM_INST|content~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N11
dffeas \FD|MEM_INST|q[17] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MEM_INST|content~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|MEM_INST|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|MEM_INST|q[17] .is_wysiwyg = "true";
defparam \FD|MEM_INST|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N4
cycloneive_lcell_comb \FD|MUX_RT_RD|q[1]~1 (
// Equation(s):
// \FD|MUX_RT_RD|q[1]~1_combout  = (\FD|MEM_INST|q [27] & (((\FD|MEM_INST|q [17])))) # (!\FD|MEM_INST|q [27] & ((\FD|MEM_INST|q [28] & ((\FD|MEM_INST|q [17]))) # (!\FD|MEM_INST|q [28] & (\FD|MEM_INST|q [11]))))

	.dataa(\FD|MEM_INST|q [11]),
	.datab(\FD|MEM_INST|q [27]),
	.datac(\FD|MEM_INST|q [28]),
	.datad(\FD|MEM_INST|q [17]),
	.cin(gnd),
	.combout(\FD|MUX_RT_RD|q[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_RD|q[1]~1 .lut_mask = 16'hFE02;
defparam \FD|MUX_RT_RD|q[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N25
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[3] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_RT_RD|q[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y35_N7
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[4] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MEM_INST|content~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y35_N21
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[2] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MEM_INST|content~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N6
cycloneive_lcell_comb \FD|BANCO_REG|Mux31~0 (
// Equation(s):
// \FD|BANCO_REG|Mux31~0_combout  = (\FD|BANCO_REG|registrador_rtl_0_bypass [1] & (\FD|BANCO_REG|registrador_rtl_0_bypass [2] & (\FD|BANCO_REG|registrador_rtl_0_bypass [3] $ (!\FD|BANCO_REG|registrador_rtl_0_bypass [4])))) # 
// (!\FD|BANCO_REG|registrador_rtl_0_bypass [1] & (!\FD|BANCO_REG|registrador_rtl_0_bypass [2] & (\FD|BANCO_REG|registrador_rtl_0_bypass [3] $ (!\FD|BANCO_REG|registrador_rtl_0_bypass [4]))))

	.dataa(\FD|BANCO_REG|registrador_rtl_0_bypass [1]),
	.datab(\FD|BANCO_REG|registrador_rtl_0_bypass [3]),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [4]),
	.datad(\FD|BANCO_REG|registrador_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\FD|BANCO_REG|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|Mux31~0 .lut_mask = 16'h8241;
defparam \FD|BANCO_REG|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N18
cycloneive_lcell_comb \FD|BANCO_REG|Mux31~1 (
// Equation(s):
// \FD|BANCO_REG|Mux31~1_combout  = (\FD|BANCO_REG|registrador_rtl_0_bypass [0] & (!\FD|BANCO_REG|registrador_rtl_0_bypass [5] & \FD|BANCO_REG|Mux31~0_combout ))

	.dataa(gnd),
	.datab(\FD|BANCO_REG|registrador_rtl_0_bypass [0]),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [5]),
	.datad(\FD|BANCO_REG|Mux31~0_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|Mux31~1 .lut_mask = 16'h0C00;
defparam \FD|BANCO_REG|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N15
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[11] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[0]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N4
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N9
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[14] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y34_N11
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[17] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[26]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y31_N7
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[18] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[25]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y34_N1
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[19] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[24]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N20
cycloneive_lcell_comb \FD|UC_ULA|q[2]~1 (
// Equation(s):
// \FD|UC_ULA|q[2]~1_combout  = (\FD|MEM_INST|q [28]) # ((\FD|MEM_INST|q [1] & !\FD|MEM_INST|q [27]))

	.dataa(gnd),
	.datab(\FD|MEM_INST|q [28]),
	.datac(\FD|MEM_INST|q [1]),
	.datad(\FD|MEM_INST|q [27]),
	.cin(gnd),
	.combout(\FD|UC_ULA|q[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|UC_ULA|q[2]~1 .lut_mask = 16'hCCFC;
defparam \FD|UC_ULA|q[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N29
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[0] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UCFD|HAB_ESC_REG~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N19
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[5] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_RT_RD|q[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[5] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N6
cycloneive_lcell_comb \FD|BANCO_REG|Mux63~3 (
// Equation(s):
// \FD|BANCO_REG|Mux63~3_combout  = (\FD|BANCO_REG|registrador_rtl_1_bypass [0] & !\FD|BANCO_REG|registrador_rtl_1_bypass [5])

	.dataa(gnd),
	.datab(\FD|BANCO_REG|registrador_rtl_1_bypass [0]),
	.datac(gnd),
	.datad(\FD|BANCO_REG|registrador_rtl_1_bypass [5]),
	.cin(gnd),
	.combout(\FD|BANCO_REG|Mux63~3_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|Mux63~3 .lut_mask = 16'h00CC;
defparam \FD|BANCO_REG|Mux63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N13
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[1] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_RT_RD|q[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N5
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[4] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MEM_INST|content~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N3
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[2] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MEM_INST|content~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N7
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[3] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_RT_RD|q[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N2
cycloneive_lcell_comb \FD|BANCO_REG|Mux63~2 (
// Equation(s):
// \FD|BANCO_REG|Mux63~2_combout  = (\FD|BANCO_REG|registrador_rtl_1_bypass [1] & (\FD|BANCO_REG|registrador_rtl_1_bypass [2] & (\FD|BANCO_REG|registrador_rtl_1_bypass [4] $ (!\FD|BANCO_REG|registrador_rtl_1_bypass [3])))) # 
// (!\FD|BANCO_REG|registrador_rtl_1_bypass [1] & (!\FD|BANCO_REG|registrador_rtl_1_bypass [2] & (\FD|BANCO_REG|registrador_rtl_1_bypass [4] $ (!\FD|BANCO_REG|registrador_rtl_1_bypass [3]))))

	.dataa(\FD|BANCO_REG|registrador_rtl_1_bypass [1]),
	.datab(\FD|BANCO_REG|registrador_rtl_1_bypass [4]),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [2]),
	.datad(\FD|BANCO_REG|registrador_rtl_1_bypass [3]),
	.cin(gnd),
	.combout(\FD|BANCO_REG|Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|Mux63~2 .lut_mask = 16'h8421;
defparam \FD|BANCO_REG|Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N1
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[11] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[0]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N4
cycloneive_lcell_comb \FD|BANCO_REG|Equal1~0 (
// Equation(s):
// \FD|BANCO_REG|Equal1~0_combout  = (\FD|MEM_INST|q [16]) # (\FD|MEM_INST|q [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MEM_INST|q [16]),
	.datad(\FD|MEM_INST|q [17]),
	.cin(gnd),
	.combout(\FD|BANCO_REG|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|Equal1~0 .lut_mask = 16'hFFF0;
defparam \FD|BANCO_REG|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N0
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[0]~0 (
// Equation(s):
// \FD|BANCO_REG|saidaB[0]~0_combout  = (\FD|BANCO_REG|Mux63~3_combout  & (\FD|BANCO_REG|Mux63~2_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [11] & \FD|BANCO_REG|Equal1~0_combout )))

	.dataa(\FD|BANCO_REG|Mux63~3_combout ),
	.datab(\FD|BANCO_REG|Mux63~2_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [11]),
	.datad(\FD|BANCO_REG|Equal1~0_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[0]~0 .lut_mask = 16'h8000;
defparam \FD|BANCO_REG|saidaB[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N30
cycloneive_lcell_comb \UCFD|MUX3~0 (
// Equation(s):
// \UCFD|MUX3~0_combout  = (\FD|MEM_INST|q [27] & \FD|MEM_INST|q [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MEM_INST|q [27]),
	.datad(\FD|MEM_INST|q [26]),
	.cin(gnd),
	.combout(\UCFD|MUX3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UCFD|MUX3~0 .lut_mask = 16'hF000;
defparam \UCFD|MUX3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N15
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[21] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[22]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N8
cycloneive_lcell_comb \FD|BANCO_REG|Mux63~4 (
// Equation(s):
// \FD|BANCO_REG|Mux63~4_combout  = (\FD|BANCO_REG|Mux63~2_combout  & (!\FD|BANCO_REG|registrador_rtl_1_bypass [5] & \FD|BANCO_REG|registrador_rtl_1_bypass [0]))

	.dataa(\FD|BANCO_REG|Mux63~2_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_1_bypass [5]),
	.datac(gnd),
	.datad(\FD|BANCO_REG|registrador_rtl_1_bypass [0]),
	.cin(gnd),
	.combout(\FD|BANCO_REG|Mux63~4_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|Mux63~4 .lut_mask = 16'h2200;
defparam \FD|BANCO_REG|Mux63~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y34_N25
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[23] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[20]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y34_N15
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[26] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[17]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N5
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[27] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[16]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N1
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[28] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[15]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[30]~15 (
// Equation(s):
// \FD|MUX_RT_IMM|q[30]~15_combout  = (\FD|MEM_INST|q [17] & (((!\FD|MEM_INST|q [27])) # (!\FD|MEM_INST|q [26]))) # (!\FD|MEM_INST|q [17] & (\FD|MEM_INST|q [16] & ((!\FD|MEM_INST|q [27]) # (!\FD|MEM_INST|q [26]))))

	.dataa(\FD|MEM_INST|q [17]),
	.datab(\FD|MEM_INST|q [26]),
	.datac(\FD|MEM_INST|q [16]),
	.datad(\FD|MEM_INST|q [27]),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[30]~15_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[30]~15 .lut_mask = 16'h32FA;
defparam \FD|MUX_RT_IMM|q[30]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N27
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[29] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[29] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N23
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[30] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[13]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N29
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[31] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[12]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N29
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[32] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[11]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N11
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[35] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[8]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N5
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[36] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[36] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N9
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[37] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[6]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N13
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[38] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[5]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y35_N25
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[40] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\UCFD|HAB_ESC_REG~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\divisor1|tick~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\FD|MUX_ULA_MEM|q[1]~1_combout ,\FD|MUX_ULA_MEM|q[2]~0_combout ,\FD|MUX_ULA_MEM|q[3]~3_combout ,\FD|MUX_ULA_MEM|q[4]~31_combout ,\FD|MUX_ULA_MEM|q[5]~30_combout ,\FD|MUX_ULA_MEM|q[6]~29_combout ,\FD|MUX_ULA_MEM|q[7]~28_combout ,
\FD|MUX_ULA_MEM|q[8]~27_combout ,\FD|MUX_ULA_MEM|q[9]~26_combout ,\FD|MUX_ULA_MEM|q[10]~25_combout ,\FD|MUX_ULA_MEM|q[11]~24_combout ,\FD|MUX_ULA_MEM|q[12]~23_combout ,\FD|MUX_ULA_MEM|q[13]~22_combout ,\FD|MUX_ULA_MEM|q[14]~21_combout ,
\FD|MUX_ULA_MEM|q[15]~20_combout ,\FD|MUX_ULA_MEM|q[16]~19_combout ,\FD|MUX_ULA_MEM|q[17]~18_combout ,\FD|MUX_ULA_MEM|q[18]~17_combout ,\FD|MUX_ULA_MEM|q[19]~16_combout ,\FD|MUX_ULA_MEM|q[20]~15_combout ,\FD|MUX_ULA_MEM|q[21]~14_combout ,
\FD|MUX_ULA_MEM|q[22]~13_combout ,\FD|MUX_ULA_MEM|q[23]~12_combout ,\FD|MUX_ULA_MEM|q[24]~11_combout ,\FD|MUX_ULA_MEM|q[25]~10_combout ,\FD|MUX_ULA_MEM|q[26]~9_combout ,\FD|MUX_ULA_MEM|q[27]~8_combout ,\FD|MUX_ULA_MEM|q[28]~7_combout ,
\FD|MUX_ULA_MEM|q[29]~6_combout ,\FD|MUX_ULA_MEM|q[30]~5_combout ,\FD|MUX_ULA_MEM|q[31]~4_combout ,\FD|MUX_ULA_MEM|q[0]~2_combout }),
	.portaaddr({\FD|MUX_RT_RD|q[2]~2_combout ,\FD|MUX_RT_RD|q[1]~1_combout ,\FD|MUX_RT_RD|q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout ,\FD|MEM_INST|content~32_combout ,\FD|MEM_INST|content~30_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_esg1:auto_generated|ALTSYNCRAM";
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N24
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[3]~30 (
// Equation(s):
// \FD|BANCO_REG|saidaA[3]~30_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & (\FD|BANCO_REG|registrador_rtl_0_bypass [40])) # (!\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a29 
// )))))

	.dataa(\FD|BANCO_REG|Mux31~1_combout ),
	.datab(\FD|BANCO_REG|Equal0~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [40]),
	.datad(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[3]~30 .lut_mask = 16'hC480;
defparam \FD|BANCO_REG|saidaA[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N19
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[41] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[2]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N18
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[2]~31 (
// Equation(s):
// \FD|BANCO_REG|saidaA[2]~31_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & (\FD|BANCO_REG|registrador_rtl_0_bypass [41])) # (!\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a30 
// )))))

	.dataa(\FD|BANCO_REG|Mux31~1_combout ),
	.datab(\FD|BANCO_REG|Equal0~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [41]),
	.datad(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[2]~31 .lut_mask = 16'hC480;
defparam \FD|BANCO_REG|saidaA[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N11
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[41] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[2]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[41] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\UCFD|HAB_ESC_REG~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\divisor1|tick~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\FD|MUX_ULA_MEM|q[1]~1_combout ,\FD|MUX_ULA_MEM|q[2]~0_combout ,\FD|MUX_ULA_MEM|q[3]~3_combout ,\FD|MUX_ULA_MEM|q[4]~31_combout ,\FD|MUX_ULA_MEM|q[5]~30_combout ,\FD|MUX_ULA_MEM|q[6]~29_combout ,\FD|MUX_ULA_MEM|q[7]~28_combout ,
\FD|MUX_ULA_MEM|q[8]~27_combout ,\FD|MUX_ULA_MEM|q[9]~26_combout ,\FD|MUX_ULA_MEM|q[10]~25_combout ,\FD|MUX_ULA_MEM|q[11]~24_combout ,\FD|MUX_ULA_MEM|q[12]~23_combout ,\FD|MUX_ULA_MEM|q[13]~22_combout ,\FD|MUX_ULA_MEM|q[14]~21_combout ,
\FD|MUX_ULA_MEM|q[15]~20_combout ,\FD|MUX_ULA_MEM|q[16]~19_combout ,\FD|MUX_ULA_MEM|q[17]~18_combout ,\FD|MUX_ULA_MEM|q[18]~17_combout ,\FD|MUX_ULA_MEM|q[19]~16_combout ,\FD|MUX_ULA_MEM|q[20]~15_combout ,\FD|MUX_ULA_MEM|q[21]~14_combout ,
\FD|MUX_ULA_MEM|q[22]~13_combout ,\FD|MUX_ULA_MEM|q[23]~12_combout ,\FD|MUX_ULA_MEM|q[24]~11_combout ,\FD|MUX_ULA_MEM|q[25]~10_combout ,\FD|MUX_ULA_MEM|q[26]~9_combout ,\FD|MUX_ULA_MEM|q[27]~8_combout ,\FD|MUX_ULA_MEM|q[28]~7_combout ,
\FD|MUX_ULA_MEM|q[29]~6_combout ,\FD|MUX_ULA_MEM|q[30]~5_combout ,\FD|MUX_ULA_MEM|q[31]~4_combout ,\FD|MUX_ULA_MEM|q[0]~2_combout }),
	.portaaddr({\FD|MUX_RT_RD|q[2]~2_combout ,\FD|MUX_RT_RD|q[1]~1_combout ,\FD|MUX_RT_RD|q[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout ,\FD|MEM_INST|content~28_combout ,\FD|MEM_INST|content~26_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_1|altsyncram_esg1:auto_generated|ALTSYNCRAM";
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N10
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[2]~8 (
// Equation(s):
// \FD|BANCO_REG|saidaB[2]~8_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [41])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a30 
// )))))

	.dataa(\FD|BANCO_REG|Equal1~0_combout ),
	.datab(\FD|BANCO_REG|Mux63~4_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [41]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[2]~8 .lut_mask = 16'hA280;
defparam \FD|BANCO_REG|saidaB[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N30
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[2]~46 (
// Equation(s):
// \FD|MUX_RT_IMM|q[2]~46_combout  = (\FD|MEM_INST|q [27] & ((\FD|MEM_INST|q [26] & (\FD|MEM_INST|q [2])) # (!\FD|MEM_INST|q [26] & ((\FD|BANCO_REG|saidaB[2]~8_combout ))))) # (!\FD|MEM_INST|q [27] & (((\FD|BANCO_REG|saidaB[2]~8_combout ))))

	.dataa(\FD|MEM_INST|q [27]),
	.datab(\FD|MEM_INST|q [2]),
	.datac(\FD|MEM_INST|q [26]),
	.datad(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[2]~46 .lut_mask = 16'hDF80;
defparam \FD|MUX_RT_IMM|q[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N6
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[2]~2 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[2]~2_combout  = (\FD|BANCO_REG|saidaA[2]~31_combout  & ((\FD|ULA|SOMA|CarryOut[1]~1_combout ) # (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[2]~46_combout )))) # (!\FD|BANCO_REG|saidaA[2]~31_combout  & 
// (\FD|ULA|SOMA|CarryOut[1]~1_combout  & (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[2]~46_combout ))))

	.dataa(\FD|BANCO_REG|saidaA[2]~31_combout ),
	.datab(\FD|UC_ULA|q[2]~1_combout ),
	.datac(\FD|MUX_RT_IMM|q[2]~46_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[1]~1_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[2]~2 .lut_mask = 16'hBE28;
defparam \FD|ULA|SOMA|CarryOut[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N3
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[40] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[40] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N2
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[3]~7 (
// Equation(s):
// \FD|BANCO_REG|saidaB[3]~7_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [40])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a29 
// )))))

	.dataa(\FD|BANCO_REG|Equal1~0_combout ),
	.datab(\FD|BANCO_REG|Mux63~4_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [40]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[3]~7 .lut_mask = 16'hA280;
defparam \FD|BANCO_REG|saidaB[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N22
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[3]~45 (
// Equation(s):
// \FD|MUX_RT_IMM|q[3]~45_combout  = (\FD|MEM_INST|q [26] & ((\FD|MEM_INST|q [27] & ((\FD|MEM_INST|q [3]))) # (!\FD|MEM_INST|q [27] & (\FD|BANCO_REG|saidaB[3]~7_combout )))) # (!\FD|MEM_INST|q [26] & (\FD|BANCO_REG|saidaB[3]~7_combout ))

	.dataa(\FD|MEM_INST|q [26]),
	.datab(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.datac(\FD|MEM_INST|q [3]),
	.datad(\FD|MEM_INST|q [27]),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[3]~45_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[3]~45 .lut_mask = 16'hE4CC;
defparam \FD|MUX_RT_IMM|q[3]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N28
cycloneive_lcell_comb \FD|ULA|MUX|Mux28~0 (
// Equation(s):
// \FD|ULA|MUX|Mux28~0_combout  = \FD|MUX_RT_IMM|q[3]~45_combout  $ (\FD|UC_ULA|q[2]~1_combout  $ (((\FD|ULA|SOMA|CarryOut[2]~2_combout  & \FD|UC_ULA|q[1]~0_combout ))))

	.dataa(\FD|ULA|SOMA|CarryOut[2]~2_combout ),
	.datab(\FD|MUX_RT_IMM|q[3]~45_combout ),
	.datac(\FD|UC_ULA|q[1]~0_combout ),
	.datad(\FD|UC_ULA|q[2]~1_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux28~0 .lut_mask = 16'h936C;
defparam \FD|ULA|MUX|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N8
cycloneive_lcell_comb \FD|ULA|MUX|Mux28~1 (
// Equation(s):
// \FD|ULA|MUX|Mux28~1_combout  = (\FD|BANCO_REG|saidaA[3]~30_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|UC_ULA|q[0]~2_combout ) # (\FD|ULA|MUX|Mux28~0_combout ))))) # (!\FD|BANCO_REG|saidaA[3]~30_combout  & (\FD|ULA|MUX|Mux28~0_combout  & 
// (\FD|UC_ULA|q[0]~2_combout  $ (\FD|UC_ULA|q[1]~0_combout ))))

	.dataa(\FD|UC_ULA|q[0]~2_combout ),
	.datab(\FD|UC_ULA|q[1]~0_combout ),
	.datac(\FD|BANCO_REG|saidaA[3]~30_combout ),
	.datad(\FD|ULA|MUX|Mux28~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux28~1 .lut_mask = 16'h3660;
defparam \FD|ULA|MUX|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N22
cycloneive_lcell_comb \FD|RAM|ram_block~1865feeder (
// Equation(s):
// \FD|RAM|ram_block~1865feeder_combout  = \FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1865feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1865feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1865feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3433 (
// Equation(s):
// \FD|RAM|ram_block~3433_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (!\FD|ULA|MUX|Mux29~1_combout  & (!\FD|ULA|MUX|Mux30~1_combout  & \FD|ULA|MUX|Mux31~1_combout )))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3433_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3433 .lut_mask = 16'h0200;
defparam \FD|RAM|ram_block~3433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N12
cycloneive_lcell_comb \FD|DECODER|LessThan0~8 (
// Equation(s):
// \FD|DECODER|LessThan0~8_combout  = (!\FD|ULA|MUX|Mux27~1_combout  & (!\FD|ULA|MUX|Mux25~1_combout  & !\FD|ULA|MUX|Mux28~1_combout ))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux25~1_combout ),
	.datac(gnd),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|DECODER|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \FD|DECODER|LessThan0~8 .lut_mask = 16'h0011;
defparam \FD|DECODER|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N12
cycloneive_lcell_comb \FD|DECODER|LessThan0~9 (
// Equation(s):
// \FD|DECODER|LessThan0~9_combout  = (!\FD|ULA|MUX|Mux26~1_combout  & (!\FD|ULA|MUX|Mux24~1_combout  & (\FD|DECODER|LessThan0~8_combout  & !\FD|ULA|MUX|Mux23~1_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux24~1_combout ),
	.datac(\FD|DECODER|LessThan0~8_combout ),
	.datad(\FD|ULA|MUX|Mux23~1_combout ),
	.cin(gnd),
	.combout(\FD|DECODER|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \FD|DECODER|LessThan0~9 .lut_mask = 16'h0010;
defparam \FD|DECODER|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N6
cycloneive_lcell_comb \FD|DECODER|LessThan0~10 (
// Equation(s):
// \FD|DECODER|LessThan0~10_combout  = (\FD|ULA|MUX|Mux30~1_combout ) # ((\FD|ULA|MUX|Mux29~1_combout ) # ((\FD|ULA|MUX|Mux31~1_combout ) # (!\FD|DECODER|LessThan0~9_combout )))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|DECODER|LessThan0~9_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|DECODER|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \FD|DECODER|LessThan0~10 .lut_mask = 16'hFFEF;
defparam \FD|DECODER|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N24
cycloneive_lcell_comb \FD|comb~3 (
// Equation(s):
// \FD|comb~3_combout  = (\FD|MEM_INST|q [29] & (\FD|DECODER|LessThan0~7_combout  & ((!\FD|DECODER|LessThan0~10_combout ) # (!\FD|ULA|MUX|Mux22~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux22~1_combout ),
	.datab(\FD|MEM_INST|q [29]),
	.datac(\FD|DECODER|LessThan0~7_combout ),
	.datad(\FD|DECODER|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\FD|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comb~3 .lut_mask = 16'h40C0;
defparam \FD|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3499 (
// Equation(s):
// \FD|RAM|ram_block~3499_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~3433_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~3433_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3499_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3499 .lut_mask = 16'h8000;
defparam \FD|RAM|ram_block~3499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N23
dffeas \FD|RAM|ram_block~1865 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1865feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1865 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1865 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N8
cycloneive_lcell_comb \FD|RAM|ram_block~3455 (
// Equation(s):
// \FD|RAM|ram_block~3455_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (!\FD|ULA|MUX|Mux30~1_combout  & (\FD|ULA|MUX|Mux29~1_combout  & \FD|ULA|MUX|Mux31~1_combout )))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|ULA|MUX|Mux29~1_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3455_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3455 .lut_mask = 16'h2000;
defparam \FD|RAM|ram_block~3455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N20
cycloneive_lcell_comb \FD|RAM|ram_block~3502 (
// Equation(s):
// \FD|RAM|ram_block~3502_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~3455_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~3455_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3502_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3502 .lut_mask = 16'h8000;
defparam \FD|RAM|ram_block~3502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N17
dffeas \FD|RAM|ram_block~1993 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1993 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1993 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N6
cycloneive_lcell_comb \FD|RAM|ram_block~1737feeder (
// Equation(s):
// \FD|RAM|ram_block~1737feeder_combout  = \FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1737feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1737feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1737feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3439 (
// Equation(s):
// \FD|RAM|ram_block~3439_combout  = (!\FD|ULA|MUX|Mux28~1_combout  & (!\FD|ULA|MUX|Mux30~1_combout  & (\FD|ULA|MUX|Mux29~1_combout  & \FD|ULA|MUX|Mux31~1_combout )))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|ULA|MUX|Mux29~1_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3439_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3439 .lut_mask = 16'h1000;
defparam \FD|RAM|ram_block~3439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3500 (
// Equation(s):
// \FD|RAM|ram_block~3500_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~3439_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~3439_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3500_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3500 .lut_mask = 16'h8000;
defparam \FD|RAM|ram_block~3500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N7
dffeas \FD|RAM|ram_block~1737 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1737feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1737 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1737 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3449 (
// Equation(s):
// \FD|RAM|ram_block~3449_combout  = (!\FD|ULA|MUX|Mux28~1_combout  & (!\FD|ULA|MUX|Mux30~1_combout  & (!\FD|ULA|MUX|Mux29~1_combout  & \FD|ULA|MUX|Mux31~1_combout )))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|ULA|MUX|Mux29~1_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3449_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3449 .lut_mask = 16'h0100;
defparam \FD|RAM|ram_block~3449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3501 (
// Equation(s):
// \FD|RAM|ram_block~3501_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~3449_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~3449_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3501_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3501 .lut_mask = 16'h8000;
defparam \FD|RAM|ram_block~3501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N29
dffeas \FD|RAM|ram_block~1609 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1609 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1609 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2204 (
// Equation(s):
// \FD|RAM|ram_block~2204_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1737_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1609_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~1737_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1609_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2204_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2204 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2205 (
// Equation(s):
// \FD|RAM|ram_block~2205_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2204_combout  & ((\FD|RAM|ram_block~1993_q ))) # (!\FD|RAM|ram_block~2204_combout  & (\FD|RAM|ram_block~1865_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2204_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~1865_q ),
	.datac(\FD|RAM|ram_block~1993_q ),
	.datad(\FD|RAM|ram_block~2204_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2205_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2205 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3451 (
// Equation(s):
// \FD|RAM|ram_block~3451_combout  = (!\FD|ULA|MUX|Mux28~1_combout  & (!\FD|ULA|MUX|Mux30~1_combout  & (!\FD|ULA|MUX|Mux29~1_combout  & !\FD|ULA|MUX|Mux31~1_combout )))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|ULA|MUX|Mux29~1_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3451_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3451 .lut_mask = 16'h0001;
defparam \FD|RAM|ram_block~3451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3505 (
// Equation(s):
// \FD|RAM|ram_block~3505_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (\FD|comb~3_combout  & (\FD|ULA|MUX|Mux27~1_combout  & \FD|RAM|ram_block~3451_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|comb~3_combout ),
	.datac(\FD|ULA|MUX|Mux27~1_combout ),
	.datad(\FD|RAM|ram_block~3451_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3505_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3505 .lut_mask = 16'h8000;
defparam \FD|RAM|ram_block~3505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N11
dffeas \FD|RAM|ram_block~1577 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1577 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1577 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1833feeder (
// Equation(s):
// \FD|RAM|ram_block~1833feeder_combout  = \FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1833feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1833feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1833feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N8
cycloneive_lcell_comb \FD|RAM|ram_block~3435 (
// Equation(s):
// \FD|RAM|ram_block~3435_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (!\FD|ULA|MUX|Mux29~1_combout  & (!\FD|ULA|MUX|Mux30~1_combout  & !\FD|ULA|MUX|Mux31~1_combout )))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3435_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3435 .lut_mask = 16'h0002;
defparam \FD|RAM|ram_block~3435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3504 (
// Equation(s):
// \FD|RAM|ram_block~3504_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~3435_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~3435_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3504_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3504 .lut_mask = 16'h8000;
defparam \FD|RAM|ram_block~3504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N17
dffeas \FD|RAM|ram_block~1833 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1833feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1833 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1833 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2206 (
// Equation(s):
// \FD|RAM|ram_block~2206_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (\FD|ULA|MUX|Mux28~1_combout )) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~1833_q ))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (\FD|RAM|ram_block~1577_q ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~1577_q ),
	.datad(\FD|RAM|ram_block~1833_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2206_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2206 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~2206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1705feeder (
// Equation(s):
// \FD|RAM|ram_block~1705feeder_combout  = \FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1705feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1705feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1705feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
cycloneive_lcell_comb \FD|RAM|ram_block~3443 (
// Equation(s):
// \FD|RAM|ram_block~3443_combout  = (!\FD|ULA|MUX|Mux28~1_combout  & (!\FD|ULA|MUX|Mux30~1_combout  & (\FD|ULA|MUX|Mux29~1_combout  & !\FD|ULA|MUX|Mux31~1_combout )))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|ULA|MUX|Mux29~1_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3443_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3443 .lut_mask = 16'h0010;
defparam \FD|RAM|ram_block~3443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N2
cycloneive_lcell_comb \FD|RAM|ram_block~3503 (
// Equation(s):
// \FD|RAM|ram_block~3503_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout  & (\FD|comb~3_combout  & \FD|RAM|ram_block~3443_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|comb~3_combout ),
	.datad(\FD|RAM|ram_block~3443_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3503_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3503 .lut_mask = 16'h8000;
defparam \FD|RAM|ram_block~3503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N5
dffeas \FD|RAM|ram_block~1705 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1705feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1705 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1705 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3459 (
// Equation(s):
// \FD|RAM|ram_block~3459_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (!\FD|ULA|MUX|Mux30~1_combout  & (\FD|ULA|MUX|Mux28~1_combout  & !\FD|ULA|MUX|Mux31~1_combout )))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|ULA|MUX|Mux28~1_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3459_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3459 .lut_mask = 16'h0020;
defparam \FD|RAM|ram_block~3459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3506 (
// Equation(s):
// \FD|RAM|ram_block~3506_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout  & (\FD|comb~3_combout  & \FD|RAM|ram_block~3459_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|comb~3_combout ),
	.datad(\FD|RAM|ram_block~3459_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3506_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3506 .lut_mask = 16'h8000;
defparam \FD|RAM|ram_block~3506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N19
dffeas \FD|RAM|ram_block~1961 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1961 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1961 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2207 (
// Equation(s):
// \FD|RAM|ram_block~2207_combout  = (\FD|RAM|ram_block~2206_combout  & (((\FD|RAM|ram_block~1961_q ) # (!\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|RAM|ram_block~2206_combout  & (\FD|RAM|ram_block~1705_q  & ((\FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|RAM|ram_block~2206_combout ),
	.datab(\FD|RAM|ram_block~1705_q ),
	.datac(\FD|RAM|ram_block~1961_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2207_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2207 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~2207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2208 (
// Equation(s):
// \FD|RAM|ram_block~2208_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2205_combout ) # ((\FD|ULA|MUX|Mux30~1_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & (((\FD|RAM|ram_block~2207_combout  & !\FD|ULA|MUX|Mux30~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~2205_combout ),
	.datac(\FD|RAM|ram_block~2207_combout ),
	.datad(\FD|ULA|MUX|Mux30~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2208_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2208 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N10
cycloneive_lcell_comb \FD|RAM|ram_block~1929feeder (
// Equation(s):
// \FD|RAM|ram_block~1929feeder_combout  = \FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1929feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1929feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1929feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3437 (
// Equation(s):
// \FD|RAM|ram_block~3437_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (!\FD|ULA|MUX|Mux29~1_combout  & (\FD|ULA|MUX|Mux30~1_combout  & \FD|ULA|MUX|Mux31~1_combout )))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3437_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3437 .lut_mask = 16'h2000;
defparam \FD|RAM|ram_block~3437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3507 (
// Equation(s):
// \FD|RAM|ram_block~3507_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~3437_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~3437_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3507_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3507 .lut_mask = 16'h8000;
defparam \FD|RAM|ram_block~3507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N11
dffeas \FD|RAM|ram_block~1929 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1929feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1929 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1929 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1801feeder (
// Equation(s):
// \FD|RAM|ram_block~1801feeder_combout  = \FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1801feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1801feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1801feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3445 (
// Equation(s):
// \FD|RAM|ram_block~3445_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (\FD|ULA|MUX|Mux30~1_combout  & (!\FD|ULA|MUX|Mux28~1_combout  & \FD|ULA|MUX|Mux31~1_combout )))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|ULA|MUX|Mux28~1_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3445_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3445 .lut_mask = 16'h0800;
defparam \FD|RAM|ram_block~3445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3508 (
// Equation(s):
// \FD|RAM|ram_block~3508_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (\FD|comb~3_combout  & (\FD|ULA|MUX|Mux26~1_combout  & \FD|RAM|ram_block~3445_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|comb~3_combout ),
	.datac(\FD|ULA|MUX|Mux26~1_combout ),
	.datad(\FD|RAM|ram_block~3445_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3508_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3508 .lut_mask = 16'h8000;
defparam \FD|RAM|ram_block~3508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N17
dffeas \FD|RAM|ram_block~1801 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1801feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1801 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1801 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3453 (
// Equation(s):
// \FD|RAM|ram_block~3453_combout  = (!\FD|ULA|MUX|Mux29~1_combout  & (!\FD|ULA|MUX|Mux28~1_combout  & (\FD|ULA|MUX|Mux31~1_combout  & \FD|ULA|MUX|Mux30~1_combout )))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|ULA|MUX|Mux30~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3453_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3453 .lut_mask = 16'h1000;
defparam \FD|RAM|ram_block~3453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3509 (
// Equation(s):
// \FD|RAM|ram_block~3509_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout  & (\FD|comb~3_combout  & \FD|RAM|ram_block~3453_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|comb~3_combout ),
	.datad(\FD|RAM|ram_block~3453_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3509_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3509 .lut_mask = 16'h8000;
defparam \FD|RAM|ram_block~3509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N17
dffeas \FD|RAM|ram_block~1673 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1673 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1673 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2209 (
// Equation(s):
// \FD|RAM|ram_block~2209_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1801_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1673_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1801_q ),
	.datac(\FD|RAM|ram_block~1673_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2209_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2209 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3461 (
// Equation(s):
// \FD|RAM|ram_block~3461_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (\FD|ULA|MUX|Mux28~1_combout  & (\FD|ULA|MUX|Mux29~1_combout  & \FD|ULA|MUX|Mux31~1_combout )))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|ULA|MUX|Mux29~1_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3461_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3461 .lut_mask = 16'h8000;
defparam \FD|RAM|ram_block~3461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3510 (
// Equation(s):
// \FD|RAM|ram_block~3510_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (\FD|ULA|MUX|Mux26~1_combout  & (\FD|comb~3_combout  & \FD|RAM|ram_block~3461_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|comb~3_combout ),
	.datad(\FD|RAM|ram_block~3461_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3510_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3510 .lut_mask = 16'h8000;
defparam \FD|RAM|ram_block~3510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N29
dffeas \FD|RAM|ram_block~2057 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2057_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2057 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2057 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2210 (
// Equation(s):
// \FD|RAM|ram_block~2210_combout  = (\FD|RAM|ram_block~2209_combout  & (((\FD|RAM|ram_block~2057_q ) # (!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~2209_combout  & (\FD|RAM|ram_block~1929_q  & ((\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~1929_q ),
	.datab(\FD|RAM|ram_block~2209_combout ),
	.datac(\FD|RAM|ram_block~2057_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2210_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2210 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~2210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2025feeder (
// Equation(s):
// \FD|RAM|ram_block~2025feeder_combout  = \FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2025feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2025feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2025feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3457 (
// Equation(s):
// \FD|RAM|ram_block~3457_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (!\FD|ULA|MUX|Mux31~1_combout  & (\FD|ULA|MUX|Mux30~1_combout  & \FD|ULA|MUX|Mux28~1_combout )))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3457_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3457 .lut_mask = 16'h2000;
defparam \FD|RAM|ram_block~3457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3498 (
// Equation(s):
// \FD|RAM|ram_block~3498_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~3457_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~3457_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3498_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3498 .lut_mask = 16'h8000;
defparam \FD|RAM|ram_block~3498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N31
dffeas \FD|RAM|ram_block~2025 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2025feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2025_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2025 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2025 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3441 (
// Equation(s):
// \FD|RAM|ram_block~3441_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (!\FD|ULA|MUX|Mux31~1_combout  & (\FD|ULA|MUX|Mux30~1_combout  & !\FD|ULA|MUX|Mux28~1_combout )))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3441_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3441 .lut_mask = 16'h0020;
defparam \FD|RAM|ram_block~3441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3495 (
// Equation(s):
// \FD|RAM|ram_block~3495_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~3441_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~3441_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3495_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3495 .lut_mask = 16'h8000;
defparam \FD|RAM|ram_block~3495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N25
dffeas \FD|RAM|ram_block~1769 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1769 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1769 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1897feeder (
// Equation(s):
// \FD|RAM|ram_block~1897feeder_combout  = \FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1897feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1897feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1897feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N4
cycloneive_lcell_comb \FD|RAM|ram_block~3431 (
// Equation(s):
// \FD|RAM|ram_block~3431_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (!\FD|ULA|MUX|Mux29~1_combout  & (\FD|ULA|MUX|Mux30~1_combout  & !\FD|ULA|MUX|Mux31~1_combout )))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3431_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3431 .lut_mask = 16'h0020;
defparam \FD|RAM|ram_block~3431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3496 (
// Equation(s):
// \FD|RAM|ram_block~3496_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~3431_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~3431_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3496_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3496 .lut_mask = 16'h8000;
defparam \FD|RAM|ram_block~3496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N29
dffeas \FD|RAM|ram_block~1897 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1897feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1897 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1897 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3447 (
// Equation(s):
// \FD|RAM|ram_block~3447_combout  = (!\FD|ULA|MUX|Mux28~1_combout  & (!\FD|ULA|MUX|Mux29~1_combout  & (\FD|ULA|MUX|Mux30~1_combout  & !\FD|ULA|MUX|Mux31~1_combout )))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3447_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3447 .lut_mask = 16'h0010;
defparam \FD|RAM|ram_block~3447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3497 (
// Equation(s):
// \FD|RAM|ram_block~3497_combout  = (\FD|RAM|ram_block~3447_combout  & (\FD|ULA|MUX|Mux27~1_combout  & (\FD|ULA|MUX|Mux26~1_combout  & \FD|comb~3_combout )))

	.dataa(\FD|RAM|ram_block~3447_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|ULA|MUX|Mux26~1_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3497_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3497 .lut_mask = 16'h8000;
defparam \FD|RAM|ram_block~3497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N13
dffeas \FD|RAM|ram_block~1641 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1641 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1641 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2202 (
// Equation(s):
// \FD|RAM|ram_block~2202_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1897_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1641_q )))))

	.dataa(\FD|RAM|ram_block~1897_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1641_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2202_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2202 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2203 (
// Equation(s):
// \FD|RAM|ram_block~2203_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2202_combout  & (\FD|RAM|ram_block~2025_q )) # (!\FD|RAM|ram_block~2202_combout  & ((\FD|RAM|ram_block~1769_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2202_combout ))))

	.dataa(\FD|RAM|ram_block~2025_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1769_q ),
	.datad(\FD|RAM|ram_block~2202_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2203_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2203 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2211 (
// Equation(s):
// \FD|RAM|ram_block~2211_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2208_combout  & (\FD|RAM|ram_block~2210_combout )) # (!\FD|RAM|ram_block~2208_combout  & ((\FD|RAM|ram_block~2203_combout ))))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (\FD|RAM|ram_block~2208_combout ))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~2208_combout ),
	.datac(\FD|RAM|ram_block~2210_combout ),
	.datad(\FD|RAM|ram_block~2203_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2211_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2211 .lut_mask = 16'hE6C4;
defparam \FD|RAM|ram_block~2211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N26
cycloneive_lcell_comb \FD|RAM|ram_block~1545feeder (
// Equation(s):
// \FD|RAM|ram_block~1545feeder_combout  = \FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1545feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1545feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1545feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3462 (
// Equation(s):
// \FD|RAM|ram_block~3462_combout  = (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|ULA|MUX|Mux26~1_combout  & (\FD|comb~3_combout  & \FD|RAM|ram_block~3461_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|comb~3_combout ),
	.datad(\FD|RAM|ram_block~3461_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3462_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3462 .lut_mask = 16'h4000;
defparam \FD|RAM|ram_block~3462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N27
dffeas \FD|RAM|ram_block~1545 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1545feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1545 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1545 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3456 (
// Equation(s):
// \FD|RAM|ram_block~3456_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~3455_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~3455_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3456_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3456 .lut_mask = 16'h2000;
defparam \FD|RAM|ram_block~3456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N19
dffeas \FD|RAM|ram_block~1481 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1481 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1481 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1513feeder (
// Equation(s):
// \FD|RAM|ram_block~1513feeder_combout  = \FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1513feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1513feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1513feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N20
cycloneive_lcell_comb \FD|RAM|ram_block~3458 (
// Equation(s):
// \FD|RAM|ram_block~3458_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~3457_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~3457_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3458_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3458 .lut_mask = 16'h2000;
defparam \FD|RAM|ram_block~3458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N25
dffeas \FD|RAM|ram_block~1513 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1513feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1513 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1513 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3460 (
// Equation(s):
// \FD|RAM|ram_block~3460_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|comb~3_combout  & \FD|RAM|ram_block~3459_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|comb~3_combout ),
	.datad(\FD|RAM|ram_block~3459_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3460_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3460 .lut_mask = 16'h2000;
defparam \FD|RAM|ram_block~3460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N17
dffeas \FD|RAM|ram_block~1449 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1449 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1449 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2178 (
// Equation(s):
// \FD|RAM|ram_block~2178_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1513_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1449_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1513_q ),
	.datac(\FD|RAM|ram_block~1449_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2178_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2178 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2179 (
// Equation(s):
// \FD|RAM|ram_block~2179_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2178_combout  & (\FD|RAM|ram_block~1545_q )) # (!\FD|RAM|ram_block~2178_combout  & ((\FD|RAM|ram_block~1481_q ))))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2178_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~1545_q ),
	.datac(\FD|RAM|ram_block~1481_q ),
	.datad(\FD|RAM|ram_block~2178_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2179_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2179 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N26
cycloneive_lcell_comb \FD|RAM|ram_block~1417feeder (
// Equation(s):
// \FD|RAM|ram_block~1417feeder_combout  = \FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1417feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1417feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1417feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N4
cycloneive_lcell_comb \FD|RAM|ram_block~3438 (
// Equation(s):
// \FD|RAM|ram_block~3438_combout  = (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~3437_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~3437_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3438_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3438 .lut_mask = 16'h4000;
defparam \FD|RAM|ram_block~3438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N27
dffeas \FD|RAM|ram_block~1417 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1417feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1417 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1417 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3432 (
// Equation(s):
// \FD|RAM|ram_block~3432_combout  = (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~3431_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~3431_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3432_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3432 .lut_mask = 16'h4000;
defparam \FD|RAM|ram_block~3432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N29
dffeas \FD|RAM|ram_block~1385 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1385 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1385 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N6
cycloneive_lcell_comb \FD|RAM|ram_block~1353feeder (
// Equation(s):
// \FD|RAM|ram_block~1353feeder_combout  = \FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1353feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1353feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1353feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
cycloneive_lcell_comb \FD|RAM|ram_block~3434 (
// Equation(s):
// \FD|RAM|ram_block~3434_combout  = (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~3433_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~3433_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3434_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3434 .lut_mask = 16'h4000;
defparam \FD|RAM|ram_block~3434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N7
dffeas \FD|RAM|ram_block~1353 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1353feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1353 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1353 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3436 (
// Equation(s):
// \FD|RAM|ram_block~3436_combout  = (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~3435_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~3435_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3436_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3436 .lut_mask = 16'h4000;
defparam \FD|RAM|ram_block~3436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N27
dffeas \FD|RAM|ram_block~1321 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1321 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1321 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2171 (
// Equation(s):
// \FD|RAM|ram_block~2171_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1353_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1321_q )))))

	.dataa(\FD|RAM|ram_block~1353_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1321_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2171_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2171 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2172 (
// Equation(s):
// \FD|RAM|ram_block~2172_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2171_combout  & (\FD|RAM|ram_block~1417_q )) # (!\FD|RAM|ram_block~2171_combout  & ((\FD|RAM|ram_block~1385_q ))))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2171_combout ))))

	.dataa(\FD|RAM|ram_block~1417_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1385_q ),
	.datad(\FD|RAM|ram_block~2171_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2172_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2172 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1225feeder (
// Equation(s):
// \FD|RAM|ram_block~1225feeder_combout  = \FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1225feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1225feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1225feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3440 (
// Equation(s):
// \FD|RAM|ram_block~3440_combout  = (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~3439_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~3439_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3440_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3440 .lut_mask = 16'h4000;
defparam \FD|RAM|ram_block~3440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N9
dffeas \FD|RAM|ram_block~1225 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1225feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1225 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1225 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3446 (
// Equation(s):
// \FD|RAM|ram_block~3446_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|comb~3_combout  & \FD|RAM|ram_block~3445_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|comb~3_combout ),
	.datad(\FD|RAM|ram_block~3445_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3446_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3446 .lut_mask = 16'h2000;
defparam \FD|RAM|ram_block~3446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N3
dffeas \FD|RAM|ram_block~1289 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1289 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1289 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1257feeder (
// Equation(s):
// \FD|RAM|ram_block~1257feeder_combout  = \FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1257feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1257feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1257feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3442 (
// Equation(s):
// \FD|RAM|ram_block~3442_combout  = (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~3441_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~3441_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3442_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3442 .lut_mask = 16'h4000;
defparam \FD|RAM|ram_block~3442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N9
dffeas \FD|RAM|ram_block~1257 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1257feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1257 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1257 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3444 (
// Equation(s):
// \FD|RAM|ram_block~3444_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|comb~3_combout  & \FD|RAM|ram_block~3443_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|comb~3_combout ),
	.datad(\FD|RAM|ram_block~3443_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3444_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3444 .lut_mask = 16'h2000;
defparam \FD|RAM|ram_block~3444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N27
dffeas \FD|RAM|ram_block~1193 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1193 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1193 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2173 (
// Equation(s):
// \FD|RAM|ram_block~2173_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1257_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1193_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1257_q ),
	.datac(\FD|RAM|ram_block~1193_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2173_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2173 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2174 (
// Equation(s):
// \FD|RAM|ram_block~2174_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2173_combout  & ((\FD|RAM|ram_block~1289_q ))) # (!\FD|RAM|ram_block~2173_combout  & (\FD|RAM|ram_block~1225_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2173_combout ))))

	.dataa(\FD|RAM|ram_block~1225_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~1289_q ),
	.datad(\FD|RAM|ram_block~2173_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2174_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2174 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1129feeder (
// Equation(s):
// \FD|RAM|ram_block~1129feeder_combout  = \FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1129feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1129feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1129feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3448 (
// Equation(s):
// \FD|RAM|ram_block~3448_combout  = (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|comb~3_combout  & (\FD|RAM|ram_block~3447_combout  & \FD|ULA|MUX|Mux26~1_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|comb~3_combout ),
	.datac(\FD|RAM|ram_block~3447_combout ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3448_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3448 .lut_mask = 16'h4000;
defparam \FD|RAM|ram_block~3448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N25
dffeas \FD|RAM|ram_block~1129 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1129feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1129 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1129 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
cycloneive_lcell_comb \FD|RAM|ram_block~3454 (
// Equation(s):
// \FD|RAM|ram_block~3454_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|comb~3_combout  & \FD|RAM|ram_block~3453_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|comb~3_combout ),
	.datad(\FD|RAM|ram_block~3453_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3454_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3454 .lut_mask = 16'h2000;
defparam \FD|RAM|ram_block~3454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N25
dffeas \FD|RAM|ram_block~1161 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1161 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1161 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1097feeder (
// Equation(s):
// \FD|RAM|ram_block~1097feeder_combout  = \FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1097feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1097feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1097feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3450 (
// Equation(s):
// \FD|RAM|ram_block~3450_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~3449_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~3449_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3450_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3450 .lut_mask = 16'h2000;
defparam \FD|RAM|ram_block~3450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N25
dffeas \FD|RAM|ram_block~1097 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1097feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1097_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1097 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1097 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N20
cycloneive_lcell_comb \FD|RAM|ram_block~3452 (
// Equation(s):
// \FD|RAM|ram_block~3452_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (\FD|comb~3_combout  & (!\FD|ULA|MUX|Mux27~1_combout  & \FD|RAM|ram_block~3451_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|comb~3_combout ),
	.datac(\FD|ULA|MUX|Mux27~1_combout ),
	.datad(\FD|RAM|ram_block~3451_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3452_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3452 .lut_mask = 16'h0800;
defparam \FD|RAM|ram_block~3452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N11
dffeas \FD|RAM|ram_block~1065 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1065_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1065 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1065 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2175 (
// Equation(s):
// \FD|RAM|ram_block~2175_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1097_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1065_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1097_q ),
	.datac(\FD|RAM|ram_block~1065_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2175_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2175 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2176 (
// Equation(s):
// \FD|RAM|ram_block~2176_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2175_combout  & ((\FD|RAM|ram_block~1161_q ))) # (!\FD|RAM|ram_block~2175_combout  & (\FD|RAM|ram_block~1129_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2175_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1129_q ),
	.datac(\FD|RAM|ram_block~1161_q ),
	.datad(\FD|RAM|ram_block~2175_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2176_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2176 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2177 (
// Equation(s):
// \FD|RAM|ram_block~2177_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (\FD|ULA|MUX|Mux29~1_combout )) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~2174_combout )) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// ((\FD|RAM|ram_block~2176_combout )))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2174_combout ),
	.datad(\FD|RAM|ram_block~2176_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2177_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2177 .lut_mask = 16'hD9C8;
defparam \FD|RAM|ram_block~2177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2180 (
// Equation(s):
// \FD|RAM|ram_block~2180_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2177_combout  & (\FD|RAM|ram_block~2179_combout )) # (!\FD|RAM|ram_block~2177_combout  & ((\FD|RAM|ram_block~2172_combout ))))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2177_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~2179_combout ),
	.datac(\FD|RAM|ram_block~2172_combout ),
	.datad(\FD|RAM|ram_block~2177_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2180_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2180 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3475 (
// Equation(s):
// \FD|RAM|ram_block~3475_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (\FD|comb~3_combout  & (!\FD|ULA|MUX|Mux26~1_combout  & \FD|RAM|ram_block~3445_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|comb~3_combout ),
	.datac(\FD|ULA|MUX|Mux26~1_combout ),
	.datad(\FD|RAM|ram_block~3445_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3475_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3475 .lut_mask = 16'h0800;
defparam \FD|RAM|ram_block~3475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N21
dffeas \FD|RAM|ram_block~777 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~777 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~777 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3478 (
// Equation(s):
// \FD|RAM|ram_block~3478_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (!\FD|ULA|MUX|Mux26~1_combout  & (\FD|comb~3_combout  & \FD|RAM|ram_block~3461_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|comb~3_combout ),
	.datad(\FD|RAM|ram_block~3461_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3478_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3478 .lut_mask = 16'h2000;
defparam \FD|RAM|ram_block~3478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N31
dffeas \FD|RAM|ram_block~1033 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1033_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1033 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1033 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N22
cycloneive_lcell_comb \FD|RAM|ram_block~905feeder (
// Equation(s):
// \FD|RAM|ram_block~905feeder_combout  = \FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~905feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~905feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~905feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3476 (
// Equation(s):
// \FD|RAM|ram_block~3476_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (!\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~3437_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~3437_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3476_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3476 .lut_mask = 16'h2000;
defparam \FD|RAM|ram_block~3476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N23
dffeas \FD|RAM|ram_block~905 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~905feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~905 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~905 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3477 (
// Equation(s):
// \FD|RAM|ram_block~3477_combout  = (!\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout  & (\FD|comb~3_combout  & \FD|RAM|ram_block~3453_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|comb~3_combout ),
	.datad(\FD|RAM|ram_block~3453_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3477_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3477 .lut_mask = 16'h4000;
defparam \FD|RAM|ram_block~3477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N17
dffeas \FD|RAM|ram_block~649 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~649 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~649 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2188 (
// Equation(s):
// \FD|RAM|ram_block~2188_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~905_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~649_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~905_q ),
	.datac(\FD|RAM|ram_block~649_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2188_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2188 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2189 (
// Equation(s):
// \FD|RAM|ram_block~2189_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2188_combout  & ((\FD|RAM|ram_block~1033_q ))) # (!\FD|RAM|ram_block~2188_combout  & (\FD|RAM|ram_block~777_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2188_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~777_q ),
	.datac(\FD|RAM|ram_block~1033_q ),
	.datad(\FD|RAM|ram_block~2188_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2189_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2189 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N16
cycloneive_lcell_comb \FD|RAM|ram_block~841feeder (
// Equation(s):
// \FD|RAM|ram_block~841feeder_combout  = \FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~841feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~841feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~841feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3464 (
// Equation(s):
// \FD|RAM|ram_block~3464_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (!\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~3433_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~3433_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3464_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3464 .lut_mask = 16'h2000;
defparam \FD|RAM|ram_block~3464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N17
dffeas \FD|RAM|ram_block~841 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~841feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~841 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~841 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3465 (
// Equation(s):
// \FD|RAM|ram_block~3465_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (!\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~3449_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~3449_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3465_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3465 .lut_mask = 16'h2000;
defparam \FD|RAM|ram_block~3465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N25
dffeas \FD|RAM|ram_block~585 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~585 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~585 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2181 (
// Equation(s):
// \FD|RAM|ram_block~2181_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~841_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~585_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~841_q ),
	.datac(\FD|RAM|ram_block~585_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2181_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2181 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N4
cycloneive_lcell_comb \FD|RAM|ram_block~3466 (
// Equation(s):
// \FD|RAM|ram_block~3466_combout  = (!\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~3455_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~3455_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3466_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3466 .lut_mask = 16'h4000;
defparam \FD|RAM|ram_block~3466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N15
dffeas \FD|RAM|ram_block~969 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~969 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~969 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N18
cycloneive_lcell_comb \FD|RAM|ram_block~713feeder (
// Equation(s):
// \FD|RAM|ram_block~713feeder_combout  = \FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~713feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~713feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~713feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3463 (
// Equation(s):
// \FD|RAM|ram_block~3463_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (!\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~3439_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~3439_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3463_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3463 .lut_mask = 16'h2000;
defparam \FD|RAM|ram_block~3463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N19
dffeas \FD|RAM|ram_block~713 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~713feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~713 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~713 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2182 (
// Equation(s):
// \FD|RAM|ram_block~2182_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2181_combout  & (\FD|RAM|ram_block~969_q )) # (!\FD|RAM|ram_block~2181_combout  & ((\FD|RAM|ram_block~713_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (\FD|RAM|ram_block~2181_combout ))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~2181_combout ),
	.datac(\FD|RAM|ram_block~969_q ),
	.datad(\FD|RAM|ram_block~713_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2182_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2182 .lut_mask = 16'hE6C4;
defparam \FD|RAM|ram_block~2182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N12
cycloneive_lcell_comb \FD|RAM|ram_block~809feeder (
// Equation(s):
// \FD|RAM|ram_block~809feeder_combout  = \FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~809feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~809feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~809feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3471 (
// Equation(s):
// \FD|RAM|ram_block~3471_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (!\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~3435_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~3435_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3471_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3471 .lut_mask = 16'h2000;
defparam \FD|RAM|ram_block~3471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N13
dffeas \FD|RAM|ram_block~809 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~809feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~809 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~809 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3474 (
// Equation(s):
// \FD|RAM|ram_block~3474_combout  = (!\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout  & (\FD|comb~3_combout  & \FD|RAM|ram_block~3459_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|comb~3_combout ),
	.datad(\FD|RAM|ram_block~3459_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3474_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3474 .lut_mask = 16'h4000;
defparam \FD|RAM|ram_block~3474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N31
dffeas \FD|RAM|ram_block~937 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~937 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~937 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N4
cycloneive_lcell_comb \FD|RAM|ram_block~681feeder (
// Equation(s):
// \FD|RAM|ram_block~681feeder_combout  = \FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~681feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~681feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~681feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3472 (
// Equation(s):
// \FD|RAM|ram_block~3472_combout  = (!\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout  & (\FD|comb~3_combout  & \FD|RAM|ram_block~3443_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|comb~3_combout ),
	.datad(\FD|RAM|ram_block~3443_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3472_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3472 .lut_mask = 16'h4000;
defparam \FD|RAM|ram_block~3472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N5
dffeas \FD|RAM|ram_block~681 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~681feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~681 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~681 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3473 (
// Equation(s):
// \FD|RAM|ram_block~3473_combout  = (!\FD|ULA|MUX|Mux26~1_combout  & (\FD|comb~3_combout  & (\FD|ULA|MUX|Mux27~1_combout  & \FD|RAM|ram_block~3451_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|comb~3_combout ),
	.datac(\FD|ULA|MUX|Mux27~1_combout ),
	.datad(\FD|RAM|ram_block~3451_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3473_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3473 .lut_mask = 16'h4000;
defparam \FD|RAM|ram_block~3473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N31
dffeas \FD|RAM|ram_block~553 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~553 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~553 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2185 (
// Equation(s):
// \FD|RAM|ram_block~2185_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~681_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~553_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~681_q ),
	.datac(\FD|RAM|ram_block~553_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2185_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2185 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2186 (
// Equation(s):
// \FD|RAM|ram_block~2186_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2185_combout  & ((\FD|RAM|ram_block~937_q ))) # (!\FD|RAM|ram_block~2185_combout  & (\FD|RAM|ram_block~809_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2185_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~809_q ),
	.datac(\FD|RAM|ram_block~937_q ),
	.datad(\FD|RAM|ram_block~2185_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2186_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2186 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N2
cycloneive_lcell_comb \FD|RAM|ram_block~745feeder (
// Equation(s):
// \FD|RAM|ram_block~745feeder_combout  = \FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~745feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~745feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~745feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3468 (
// Equation(s):
// \FD|RAM|ram_block~3468_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (!\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~3441_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~3441_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3468_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3468 .lut_mask = 16'h2000;
defparam \FD|RAM|ram_block~3468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N3
dffeas \FD|RAM|ram_block~745 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~745feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~745 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~745 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3469 (
// Equation(s):
// \FD|RAM|ram_block~3469_combout  = (!\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout  & (\FD|comb~3_combout  & \FD|RAM|ram_block~3447_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|comb~3_combout ),
	.datad(\FD|RAM|ram_block~3447_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3469_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3469 .lut_mask = 16'h4000;
defparam \FD|RAM|ram_block~3469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N15
dffeas \FD|RAM|ram_block~617 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~617 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~617 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2183 (
// Equation(s):
// \FD|RAM|ram_block~2183_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~745_q )) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// ((\FD|RAM|ram_block~617_q )))))

	.dataa(\FD|RAM|ram_block~745_q ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~617_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2183_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2183 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3470 (
// Equation(s):
// \FD|RAM|ram_block~3470_combout  = (!\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~3457_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~3457_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3470_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3470 .lut_mask = 16'h4000;
defparam \FD|RAM|ram_block~3470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y29_N7
dffeas \FD|RAM|ram_block~1001 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1001 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N24
cycloneive_lcell_comb \FD|RAM|ram_block~873feeder (
// Equation(s):
// \FD|RAM|ram_block~873feeder_combout  = \FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~873feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~873feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~873feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3467 (
// Equation(s):
// \FD|RAM|ram_block~3467_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (!\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~3431_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~3431_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3467_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3467 .lut_mask = 16'h2000;
defparam \FD|RAM|ram_block~3467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y29_N25
dffeas \FD|RAM|ram_block~873 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~873feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~873 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~873 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2184 (
// Equation(s):
// \FD|RAM|ram_block~2184_combout  = (\FD|RAM|ram_block~2183_combout  & (((\FD|RAM|ram_block~1001_q )) # (!\FD|ULA|MUX|Mux28~1_combout ))) # (!\FD|RAM|ram_block~2183_combout  & (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~873_q ))))

	.dataa(\FD|RAM|ram_block~2183_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~1001_q ),
	.datad(\FD|RAM|ram_block~873_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2184_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2184 .lut_mask = 16'hE6A2;
defparam \FD|RAM|ram_block~2184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2187 (
// Equation(s):
// \FD|RAM|ram_block~2187_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~2184_combout ) # (\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (\FD|RAM|ram_block~2186_combout  & ((!\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~2186_combout ),
	.datab(\FD|RAM|ram_block~2184_combout ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2187_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2187 .lut_mask = 16'hF0CA;
defparam \FD|RAM|ram_block~2187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2190 (
// Equation(s):
// \FD|RAM|ram_block~2190_combout  = (\FD|RAM|ram_block~2187_combout  & ((\FD|RAM|ram_block~2189_combout ) # ((!\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|RAM|ram_block~2187_combout  & (((\FD|RAM|ram_block~2182_combout  & \FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~2189_combout ),
	.datab(\FD|RAM|ram_block~2182_combout ),
	.datac(\FD|RAM|ram_block~2187_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2190_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2190 .lut_mask = 16'hACF0;
defparam \FD|RAM|ram_block~2190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N16
cycloneive_lcell_comb \FD|RAM|ram_block~3517 (
// Equation(s):
// \FD|RAM|ram_block~3517_combout  = !\FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3517_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3517 .lut_mask = 16'h00FF;
defparam \FD|RAM|ram_block~3517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N16
cycloneive_lcell_comb \FD|RAM|ram_block~3479 (
// Equation(s):
// \FD|RAM|ram_block~3479_combout  = (!\FD|ULA|MUX|Mux27~1_combout  & (!\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~3441_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~3441_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3479_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3479 .lut_mask = 16'h1000;
defparam \FD|RAM|ram_block~3479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N17
dffeas \FD|RAM|ram_block~233 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~3517_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~233 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~233 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneive_lcell_comb \FD|RAM|ram_block~3482 (
// Equation(s):
// \FD|RAM|ram_block~3482_combout  = (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|comb~3_combout  & (!\FD|ULA|MUX|Mux26~1_combout  & \FD|RAM|ram_block~3445_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|comb~3_combout ),
	.datac(\FD|ULA|MUX|Mux26~1_combout ),
	.datad(\FD|RAM|ram_block~3445_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3482_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3482 .lut_mask = 16'h0400;
defparam \FD|RAM|ram_block~3482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N1
dffeas \FD|RAM|ram_block~265 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~265 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~265 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3518 (
// Equation(s):
// \FD|RAM|ram_block~3518_combout  = !\FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3518_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3518 .lut_mask = 16'h00FF;
defparam \FD|RAM|ram_block~3518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N4
cycloneive_lcell_comb \FD|RAM|ram_block~3480 (
// Equation(s):
// \FD|RAM|ram_block~3480_combout  = (!\FD|ULA|MUX|Mux27~1_combout  & (!\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~3439_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~3439_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3480_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3480 .lut_mask = 16'h1000;
defparam \FD|RAM|ram_block~3480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N1
dffeas \FD|RAM|ram_block~201 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~3518_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~201 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~201 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N4
cycloneive_lcell_comb \FD|RAM|ram_block~3519 (
// Equation(s):
// \FD|RAM|ram_block~3519_combout  = !\FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3519_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3519 .lut_mask = 16'h0F0F;
defparam \FD|RAM|ram_block~3519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N8
cycloneive_lcell_comb \FD|RAM|ram_block~3481 (
// Equation(s):
// \FD|RAM|ram_block~3481_combout  = (!\FD|ULA|MUX|Mux26~1_combout  & (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|comb~3_combout  & \FD|RAM|ram_block~3443_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|comb~3_combout ),
	.datad(\FD|RAM|ram_block~3443_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3481_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3481 .lut_mask = 16'h1000;
defparam \FD|RAM|ram_block~3481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N5
dffeas \FD|RAM|ram_block~169 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~3519_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~169 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~169 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2191 (
// Equation(s):
// \FD|RAM|ram_block~2191_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (!\FD|RAM|ram_block~201_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((!\FD|RAM|ram_block~169_q )))))

	.dataa(\FD|RAM|ram_block~201_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~169_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2191_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2191 .lut_mask = 16'hDD03;
defparam \FD|RAM|ram_block~2191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2192 (
// Equation(s):
// \FD|RAM|ram_block~2192_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2191_combout  & ((\FD|RAM|ram_block~265_q ))) # (!\FD|RAM|ram_block~2191_combout  & (!\FD|RAM|ram_block~233_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2191_combout ))))

	.dataa(\FD|RAM|ram_block~233_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~265_q ),
	.datad(\FD|RAM|ram_block~2191_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2192_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2192 .lut_mask = 16'hF344;
defparam \FD|RAM|ram_block~2192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N18
cycloneive_lcell_comb \FD|RAM|ram_block~329feeder (
// Equation(s):
// \FD|RAM|ram_block~329feeder_combout  = \FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~329feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~329feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~329feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N4
cycloneive_lcell_comb \FD|RAM|ram_block~3483 (
// Equation(s):
// \FD|RAM|ram_block~3483_combout  = (!\FD|ULA|MUX|Mux27~1_combout  & (!\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~3433_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~3433_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3483_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3483 .lut_mask = 16'h1000;
defparam \FD|RAM|ram_block~3483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N19
dffeas \FD|RAM|ram_block~329 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~329feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~329 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~329 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3486 (
// Equation(s):
// \FD|RAM|ram_block~3486_combout  = (!\FD|ULA|MUX|Mux27~1_combout  & (!\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~3437_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~3437_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3486_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3486 .lut_mask = 16'h1000;
defparam \FD|RAM|ram_block~3486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N3
dffeas \FD|RAM|ram_block~393 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~393 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~393 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N24
cycloneive_lcell_comb \FD|RAM|ram_block~361feeder (
// Equation(s):
// \FD|RAM|ram_block~361feeder_combout  = \FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~361feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~361feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~361feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N16
cycloneive_lcell_comb \FD|RAM|ram_block~3484 (
// Equation(s):
// \FD|RAM|ram_block~3484_combout  = (!\FD|ULA|MUX|Mux27~1_combout  & (!\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~3431_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~3431_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3484_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3484 .lut_mask = 16'h1000;
defparam \FD|RAM|ram_block~3484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N25
dffeas \FD|RAM|ram_block~361 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~361feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~361 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~361 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3485 (
// Equation(s):
// \FD|RAM|ram_block~3485_combout  = (!\FD|ULA|MUX|Mux27~1_combout  & (!\FD|ULA|MUX|Mux26~1_combout  & (\FD|comb~3_combout  & \FD|RAM|ram_block~3435_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|comb~3_combout ),
	.datad(\FD|RAM|ram_block~3435_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3485_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3485 .lut_mask = 16'h1000;
defparam \FD|RAM|ram_block~3485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N17
dffeas \FD|RAM|ram_block~297 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~297 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~297 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2193 (
// Equation(s):
// \FD|RAM|ram_block~2193_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~361_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~297_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~361_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~297_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2193_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2193 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2194 (
// Equation(s):
// \FD|RAM|ram_block~2194_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2193_combout  & ((\FD|RAM|ram_block~393_q ))) # (!\FD|RAM|ram_block~2193_combout  & (\FD|RAM|ram_block~329_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2193_combout ))))

	.dataa(\FD|RAM|ram_block~329_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~393_q ),
	.datad(\FD|RAM|ram_block~2193_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2194_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2194 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N22
cycloneive_lcell_comb \FD|RAM|ram_block~73feeder (
// Equation(s):
// \FD|RAM|ram_block~73feeder_combout  = \FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~73feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~73feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~73feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3487 (
// Equation(s):
// \FD|RAM|ram_block~3487_combout  = (!\FD|ULA|MUX|Mux26~1_combout  & (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|comb~3_combout  & \FD|RAM|ram_block~3449_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|comb~3_combout ),
	.datad(\FD|RAM|ram_block~3449_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3487_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3487 .lut_mask = 16'h1000;
defparam \FD|RAM|ram_block~3487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N23
dffeas \FD|RAM|ram_block~73 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~73feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~73 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3490 (
// Equation(s):
// \FD|RAM|ram_block~3490_combout  = (!\FD|ULA|MUX|Mux26~1_combout  & (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|comb~3_combout  & \FD|RAM|ram_block~3453_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|comb~3_combout ),
	.datad(\FD|RAM|ram_block~3453_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3490_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3490 .lut_mask = 16'h1000;
defparam \FD|RAM|ram_block~3490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N9
dffeas \FD|RAM|ram_block~137 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~137 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~137 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N14
cycloneive_lcell_comb \FD|RAM|ram_block~105feeder (
// Equation(s):
// \FD|RAM|ram_block~105feeder_combout  = \FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~105feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~105feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~105feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3488 (
// Equation(s):
// \FD|RAM|ram_block~3488_combout  = (!\FD|ULA|MUX|Mux27~1_combout  & (!\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~3447_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~3447_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3488_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3488 .lut_mask = 16'h1000;
defparam \FD|RAM|ram_block~3488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N15
dffeas \FD|RAM|ram_block~105 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~105feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~105 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N24
cycloneive_lcell_comb \FD|RAM|ram_block~3489 (
// Equation(s):
// \FD|RAM|ram_block~3489_combout  = (!\FD|ULA|MUX|Mux26~1_combout  & (\FD|comb~3_combout  & (!\FD|ULA|MUX|Mux27~1_combout  & \FD|RAM|ram_block~3451_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|comb~3_combout ),
	.datac(\FD|ULA|MUX|Mux27~1_combout ),
	.datad(\FD|RAM|ram_block~3451_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3489_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3489 .lut_mask = 16'h0400;
defparam \FD|RAM|ram_block~3489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N7
dffeas \FD|RAM|ram_block~41 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~41 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2195 (
// Equation(s):
// \FD|RAM|ram_block~2195_combout  = (\FD|ULA|MUX|Mux31~1_combout  & (((\FD|ULA|MUX|Mux30~1_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & ((\FD|ULA|MUX|Mux30~1_combout  & (\FD|RAM|ram_block~105_q )) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// ((\FD|RAM|ram_block~41_q )))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~105_q ),
	.datac(\FD|RAM|ram_block~41_q ),
	.datad(\FD|ULA|MUX|Mux30~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2195_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2195 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2196 (
// Equation(s):
// \FD|RAM|ram_block~2196_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2195_combout  & ((\FD|RAM|ram_block~137_q ))) # (!\FD|RAM|ram_block~2195_combout  & (\FD|RAM|ram_block~73_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2195_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~73_q ),
	.datac(\FD|RAM|ram_block~137_q ),
	.datad(\FD|RAM|ram_block~2195_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2196_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2196 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2197 (
// Equation(s):
// \FD|RAM|ram_block~2197_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout ) # ((\FD|RAM|ram_block~2194_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2196_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2194_combout ),
	.datad(\FD|RAM|ram_block~2196_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2197_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2197 .lut_mask = 16'hB9A8;
defparam \FD|RAM|ram_block~2197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N26
cycloneive_lcell_comb \FD|RAM|ram_block~489feeder (
// Equation(s):
// \FD|RAM|ram_block~489feeder_combout  = \FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~489feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~489feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~489feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N4
cycloneive_lcell_comb \FD|RAM|ram_block~3491 (
// Equation(s):
// \FD|RAM|ram_block~3491_combout  = (!\FD|ULA|MUX|Mux26~1_combout  & (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~3457_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~3457_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3491_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3491 .lut_mask = 16'h1000;
defparam \FD|RAM|ram_block~3491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N27
dffeas \FD|RAM|ram_block~489 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~489feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~489 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~489 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
cycloneive_lcell_comb \FD|RAM|ram_block~3494 (
// Equation(s):
// \FD|RAM|ram_block~3494_combout  = (!\FD|ULA|MUX|Mux27~1_combout  & (!\FD|ULA|MUX|Mux26~1_combout  & (\FD|comb~3_combout  & \FD|RAM|ram_block~3461_combout )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|comb~3_combout ),
	.datad(\FD|RAM|ram_block~3461_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3494_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3494 .lut_mask = 16'h1000;
defparam \FD|RAM|ram_block~3494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N11
dffeas \FD|RAM|ram_block~521 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~521 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~521 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
cycloneive_lcell_comb \FD|RAM|ram_block~457feeder (
// Equation(s):
// \FD|RAM|ram_block~457feeder_combout  = \FD|BANCO_REG|saidaB[2]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~457feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~457feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~457feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3492 (
// Equation(s):
// \FD|RAM|ram_block~3492_combout  = (!\FD|ULA|MUX|Mux26~1_combout  & (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~3455_combout  & \FD|comb~3_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~3455_combout ),
	.datad(\FD|comb~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3492_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3492 .lut_mask = 16'h1000;
defparam \FD|RAM|ram_block~3492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N9
dffeas \FD|RAM|ram_block~457 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~457feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~457 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~457 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N8
cycloneive_lcell_comb \FD|RAM|ram_block~3493 (
// Equation(s):
// \FD|RAM|ram_block~3493_combout  = (!\FD|ULA|MUX|Mux26~1_combout  & (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|comb~3_combout  & \FD|RAM|ram_block~3459_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|comb~3_combout ),
	.datad(\FD|RAM|ram_block~3459_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3493_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3493 .lut_mask = 16'h1000;
defparam \FD|RAM|ram_block~3493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N17
dffeas \FD|RAM|ram_block~425 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~425 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~425 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2198 (
// Equation(s):
// \FD|RAM|ram_block~2198_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~457_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~425_q )))))

	.dataa(\FD|RAM|ram_block~457_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~425_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2198_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2198 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2199 (
// Equation(s):
// \FD|RAM|ram_block~2199_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2198_combout  & ((\FD|RAM|ram_block~521_q ))) # (!\FD|RAM|ram_block~2198_combout  & (\FD|RAM|ram_block~489_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2198_combout ))))

	.dataa(\FD|RAM|ram_block~489_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~521_q ),
	.datad(\FD|RAM|ram_block~2198_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2199_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2199 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2200 (
// Equation(s):
// \FD|RAM|ram_block~2200_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2197_combout  & ((\FD|RAM|ram_block~2199_combout ))) # (!\FD|RAM|ram_block~2197_combout  & (\FD|RAM|ram_block~2192_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2197_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~2192_combout ),
	.datac(\FD|RAM|ram_block~2197_combout ),
	.datad(\FD|RAM|ram_block~2199_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2200_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2200 .lut_mask = 16'hF858;
defparam \FD|RAM|ram_block~2200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2201 (
// Equation(s):
// \FD|RAM|ram_block~2201_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout ) # ((\FD|RAM|ram_block~2190_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2200_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~2190_combout ),
	.datad(\FD|RAM|ram_block~2200_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2201_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2201 .lut_mask = 16'hB9A8;
defparam \FD|RAM|ram_block~2201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2212 (
// Equation(s):
// \FD|RAM|ram_block~2212_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2201_combout  & (\FD|RAM|ram_block~2211_combout )) # (!\FD|RAM|ram_block~2201_combout  & ((\FD|RAM|ram_block~2180_combout ))))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~2201_combout ))))

	.dataa(\FD|RAM|ram_block~2211_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~2180_combout ),
	.datad(\FD|RAM|ram_block~2201_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2212_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2212 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N18
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[2]~0 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[2]~0_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (\FD|comb~0_combout  & ((\FD|RAM|ram_block~2212_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (((\FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|comb~0_combout ),
	.datab(\UCFD|HAB_LE_MEM~0_combout ),
	.datac(\FD|ULA|MUX|Mux29~1_combout ),
	.datad(\FD|RAM|ram_block~2212_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[2]~0 .lut_mask = 16'hB830;
defparam \FD|MUX_ULA_MEM|q[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N9
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[39] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[4]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N8
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[4]~29 (
// Equation(s):
// \FD|BANCO_REG|saidaA[4]~29_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0_bypass [39]))) # (!\FD|BANCO_REG|Mux31~1_combout  & (\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a28 
// ))))

	.dataa(\FD|BANCO_REG|Equal0~0_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a28 ),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [39]),
	.datad(\FD|BANCO_REG|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[4]~29 .lut_mask = 16'hA088;
defparam \FD|BANCO_REG|saidaA[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N27
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[39] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[4]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[39] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N26
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[4]~38 (
// Equation(s):
// \FD|MUX_RT_IMM|q[4]~38_combout  = (\FD|MUX_RT_IMM|q[30]~15_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [39])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a28 
// )))))

	.dataa(\FD|BANCO_REG|Mux63~4_combout ),
	.datab(\FD|MUX_RT_IMM|q[30]~15_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [39]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[4]~38_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[4]~38 .lut_mask = 16'hC480;
defparam \FD|MUX_RT_IMM|q[4]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N0
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[3]~3 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[3]~3_combout  = (\FD|BANCO_REG|saidaA[3]~30_combout  & ((\FD|ULA|SOMA|CarryOut[2]~2_combout ) # (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[3]~45_combout )))) # (!\FD|BANCO_REG|saidaA[3]~30_combout  & 
// (\FD|ULA|SOMA|CarryOut[2]~2_combout  & (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[3]~45_combout ))))

	.dataa(\FD|UC_ULA|q[2]~1_combout ),
	.datab(\FD|BANCO_REG|saidaA[3]~30_combout ),
	.datac(\FD|MUX_RT_IMM|q[3]~45_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[2]~2_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[3]~3 .lut_mask = 16'hDE48;
defparam \FD|ULA|SOMA|CarryOut[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N20
cycloneive_lcell_comb \FD|ULA|MUX|Mux27~0 (
// Equation(s):
// \FD|ULA|MUX|Mux27~0_combout  = \FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[4]~38_combout  $ (((\FD|UC_ULA|q[1]~0_combout  & \FD|ULA|SOMA|CarryOut[3]~3_combout ))))

	.dataa(\FD|UC_ULA|q[1]~0_combout ),
	.datab(\FD|UC_ULA|q[2]~1_combout ),
	.datac(\FD|MUX_RT_IMM|q[4]~38_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[3]~3_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux27~0 .lut_mask = 16'h963C;
defparam \FD|ULA|MUX|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N2
cycloneive_lcell_comb \FD|ULA|MUX|Mux27~1 (
// Equation(s):
// \FD|ULA|MUX|Mux27~1_combout  = (\FD|BANCO_REG|saidaA[4]~29_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|UC_ULA|q[0]~2_combout ) # (\FD|ULA|MUX|Mux27~0_combout ))))) # (!\FD|BANCO_REG|saidaA[4]~29_combout  & (\FD|ULA|MUX|Mux27~0_combout  & 
// (\FD|UC_ULA|q[1]~0_combout  $ (\FD|UC_ULA|q[0]~2_combout ))))

	.dataa(\FD|UC_ULA|q[1]~0_combout ),
	.datab(\FD|UC_ULA|q[0]~2_combout ),
	.datac(\FD|BANCO_REG|saidaA[4]~29_combout ),
	.datad(\FD|ULA|MUX|Mux27~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux27~1 .lut_mask = 16'h5660;
defparam \FD|ULA|MUX|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N26
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[4]~13 (
// Equation(s):
// \FD|BANCO_REG|saidaB[4]~13_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [39]))) # (!\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a28 
// ))))

	.dataa(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a28 ),
	.datab(\FD|BANCO_REG|registrador_rtl_1_bypass [39]),
	.datac(\FD|BANCO_REG|Mux63~4_combout ),
	.datad(\FD|BANCO_REG|Equal1~0_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[4]~13 .lut_mask = 16'hCA00;
defparam \FD|BANCO_REG|saidaB[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1803feeder (
// Equation(s):
// \FD|RAM|ram_block~1803feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1803feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1803feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1803feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N21
dffeas \FD|RAM|ram_block~1803 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1803feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1803 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1803 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N31
dffeas \FD|RAM|ram_block~1675 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1675 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1675 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2293 (
// Equation(s):
// \FD|RAM|ram_block~2293_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1803_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1675_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1803_q ),
	.datac(\FD|RAM|ram_block~1675_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2293_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2293 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2059feeder (
// Equation(s):
// \FD|RAM|ram_block~2059feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2059feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2059feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2059feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N3
dffeas \FD|RAM|ram_block~2059 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2059feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2059_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2059 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2059 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N1
dffeas \FD|RAM|ram_block~1931 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1931 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1931 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2294 (
// Equation(s):
// \FD|RAM|ram_block~2294_combout  = (\FD|RAM|ram_block~2293_combout  & ((\FD|RAM|ram_block~2059_q ) # ((!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~2293_combout  & (((\FD|RAM|ram_block~1931_q  & \FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~2293_combout ),
	.datab(\FD|RAM|ram_block~2059_q ),
	.datac(\FD|RAM|ram_block~1931_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2294_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2294 .lut_mask = 16'hD8AA;
defparam \FD|RAM|ram_block~2294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N6
cycloneive_lcell_comb \FD|RAM|ram_block~1899feeder (
// Equation(s):
// \FD|RAM|ram_block~1899feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1899feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1899feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1899feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N7
dffeas \FD|RAM|ram_block~1899 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1899feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1899 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1899 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y33_N21
dffeas \FD|RAM|ram_block~1643 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1643 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1643 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2286 (
// Equation(s):
// \FD|RAM|ram_block~2286_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~1899_q ) # ((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (((\FD|RAM|ram_block~1643_q  & !\FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|RAM|ram_block~1899_q ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~1643_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2286_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2286 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N29
dffeas \FD|RAM|ram_block~1771 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1771 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1771 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2027feeder (
// Equation(s):
// \FD|RAM|ram_block~2027feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2027feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2027feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2027feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N7
dffeas \FD|RAM|ram_block~2027 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2027feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2027_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2027 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2027 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2287 (
// Equation(s):
// \FD|RAM|ram_block~2287_combout  = (\FD|RAM|ram_block~2286_combout  & (((\FD|RAM|ram_block~2027_q )) # (!\FD|ULA|MUX|Mux29~1_combout ))) # (!\FD|RAM|ram_block~2286_combout  & (\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~1771_q )))

	.dataa(\FD|RAM|ram_block~2286_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1771_q ),
	.datad(\FD|RAM|ram_block~2027_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2287_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2287 .lut_mask = 16'hEA62;
defparam \FD|RAM|ram_block~2287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1707feeder (
// Equation(s):
// \FD|RAM|ram_block~1707feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1707feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1707feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1707feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N1
dffeas \FD|RAM|ram_block~1707 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1707feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1707 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1707 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N27
dffeas \FD|RAM|ram_block~1963 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1963 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1963 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1835feeder (
// Equation(s):
// \FD|RAM|ram_block~1835feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1835feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1835feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1835feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N25
dffeas \FD|RAM|ram_block~1835 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1835feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1835 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1835 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N27
dffeas \FD|RAM|ram_block~1579 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1579 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1579 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2290 (
// Equation(s):
// \FD|RAM|ram_block~2290_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1835_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1579_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1835_q ),
	.datac(\FD|RAM|ram_block~1579_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2290_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2290 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2291 (
// Equation(s):
// \FD|RAM|ram_block~2291_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2290_combout  & ((\FD|RAM|ram_block~1963_q ))) # (!\FD|RAM|ram_block~2290_combout  & (\FD|RAM|ram_block~1707_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2290_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1707_q ),
	.datac(\FD|RAM|ram_block~1963_q ),
	.datad(\FD|RAM|ram_block~2290_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2291_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2291 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N30
cycloneive_lcell_comb \FD|RAM|ram_block~1867feeder (
// Equation(s):
// \FD|RAM|ram_block~1867feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1867feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1867feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1867feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N31
dffeas \FD|RAM|ram_block~1867 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1867feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1867 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1867 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N25
dffeas \FD|RAM|ram_block~1995 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1995 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1995 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1739feeder (
// Equation(s):
// \FD|RAM|ram_block~1739feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1739feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1739feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1739feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N25
dffeas \FD|RAM|ram_block~1739 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1739feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1739 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1739 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N27
dffeas \FD|RAM|ram_block~1611 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1611 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1611 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2288 (
// Equation(s):
// \FD|RAM|ram_block~2288_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1739_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1611_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1739_q ),
	.datac(\FD|RAM|ram_block~1611_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2288_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2288 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2289 (
// Equation(s):
// \FD|RAM|ram_block~2289_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2288_combout  & ((\FD|RAM|ram_block~1995_q ))) # (!\FD|RAM|ram_block~2288_combout  & (\FD|RAM|ram_block~1867_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2288_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~1867_q ),
	.datac(\FD|RAM|ram_block~1995_q ),
	.datad(\FD|RAM|ram_block~2288_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2289_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2289 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2292 (
// Equation(s):
// \FD|RAM|ram_block~2292_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2289_combout ))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (\FD|RAM|ram_block~2291_combout ))))

	.dataa(\FD|RAM|ram_block~2291_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~2289_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2292_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2292 .lut_mask = 16'hFC22;
defparam \FD|RAM|ram_block~2292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2295 (
// Equation(s):
// \FD|RAM|ram_block~2295_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2292_combout  & (\FD|RAM|ram_block~2294_combout )) # (!\FD|RAM|ram_block~2292_combout  & ((\FD|RAM|ram_block~2287_combout ))))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2292_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~2294_combout ),
	.datac(\FD|RAM|ram_block~2287_combout ),
	.datad(\FD|RAM|ram_block~2292_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2295_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2295 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N26
cycloneive_lcell_comb \FD|RAM|ram_block~715feeder (
// Equation(s):
// \FD|RAM|ram_block~715feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~715feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~715feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~715feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N27
dffeas \FD|RAM|ram_block~715 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~715feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~715 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~715 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N9
dffeas \FD|RAM|ram_block~971 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~971 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~971 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N28
cycloneive_lcell_comb \FD|RAM|ram_block~843feeder (
// Equation(s):
// \FD|RAM|ram_block~843feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~843feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~843feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~843feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N29
dffeas \FD|RAM|ram_block~843 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~843feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~843 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~843 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N13
dffeas \FD|RAM|ram_block~587 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~587 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~587 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2265 (
// Equation(s):
// \FD|RAM|ram_block~2265_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~843_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~587_q )))))

	.dataa(\FD|RAM|ram_block~843_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~587_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2265_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2265 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2266 (
// Equation(s):
// \FD|RAM|ram_block~2266_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2265_combout  & ((\FD|RAM|ram_block~971_q ))) # (!\FD|RAM|ram_block~2265_combout  & (\FD|RAM|ram_block~715_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2265_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~715_q ),
	.datac(\FD|RAM|ram_block~971_q ),
	.datad(\FD|RAM|ram_block~2265_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2266_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2266 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N0
cycloneive_lcell_comb \FD|RAM|ram_block~779feeder (
// Equation(s):
// \FD|RAM|ram_block~779feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~779feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~779feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~779feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N1
dffeas \FD|RAM|ram_block~779 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~779feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~779 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~779 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N27
dffeas \FD|RAM|ram_block~1035 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1035_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1035 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1035 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N2
cycloneive_lcell_comb \FD|RAM|ram_block~907feeder (
// Equation(s):
// \FD|RAM|ram_block~907feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~907feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~907feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~907feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N3
dffeas \FD|RAM|ram_block~907 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~907feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~907 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~907 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N19
dffeas \FD|RAM|ram_block~651 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~651 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~651 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2272 (
// Equation(s):
// \FD|RAM|ram_block~2272_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~907_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~651_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~907_q ),
	.datac(\FD|RAM|ram_block~651_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2272_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2272 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2273 (
// Equation(s):
// \FD|RAM|ram_block~2273_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2272_combout  & ((\FD|RAM|ram_block~1035_q ))) # (!\FD|RAM|ram_block~2272_combout  & (\FD|RAM|ram_block~779_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2272_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~779_q ),
	.datac(\FD|RAM|ram_block~1035_q ),
	.datad(\FD|RAM|ram_block~2272_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2273_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2273 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N6
cycloneive_lcell_comb \FD|RAM|ram_block~811feeder (
// Equation(s):
// \FD|RAM|ram_block~811feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~811feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~811feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~811feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N7
dffeas \FD|RAM|ram_block~811 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~811feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~811 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~811 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N9
dffeas \FD|RAM|ram_block~939 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~939 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~939 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N19
dffeas \FD|RAM|ram_block~555 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~555 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~555 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N0
cycloneive_lcell_comb \FD|RAM|ram_block~683feeder (
// Equation(s):
// \FD|RAM|ram_block~683feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~683feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~683feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~683feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N1
dffeas \FD|RAM|ram_block~683 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~683feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~683 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~683 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2269 (
// Equation(s):
// \FD|RAM|ram_block~2269_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout ) # ((\FD|RAM|ram_block~683_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (!\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~555_q )))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~555_q ),
	.datad(\FD|RAM|ram_block~683_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2269_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2269 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~2269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2270 (
// Equation(s):
// \FD|RAM|ram_block~2270_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2269_combout  & ((\FD|RAM|ram_block~939_q ))) # (!\FD|RAM|ram_block~2269_combout  & (\FD|RAM|ram_block~811_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2269_combout ))))

	.dataa(\FD|RAM|ram_block~811_q ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~939_q ),
	.datad(\FD|RAM|ram_block~2269_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2270_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2270 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N6
cycloneive_lcell_comb \FD|RAM|ram_block~875feeder (
// Equation(s):
// \FD|RAM|ram_block~875feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~875feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~875feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~875feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N7
dffeas \FD|RAM|ram_block~875 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~875feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~875 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~875 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N3
dffeas \FD|RAM|ram_block~1003 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1003 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1003 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N6
cycloneive_lcell_comb \FD|RAM|ram_block~747feeder (
// Equation(s):
// \FD|RAM|ram_block~747feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~747feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~747feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~747feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N7
dffeas \FD|RAM|ram_block~747 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~747feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~747 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~747 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N27
dffeas \FD|RAM|ram_block~619 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~619 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~619 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2267 (
// Equation(s):
// \FD|RAM|ram_block~2267_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~747_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~619_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~747_q ),
	.datac(\FD|RAM|ram_block~619_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2267_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2267 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2268 (
// Equation(s):
// \FD|RAM|ram_block~2268_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2267_combout  & ((\FD|RAM|ram_block~1003_q ))) # (!\FD|RAM|ram_block~2267_combout  & (\FD|RAM|ram_block~875_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2267_combout ))))

	.dataa(\FD|RAM|ram_block~875_q ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~1003_q ),
	.datad(\FD|RAM|ram_block~2267_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2268_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2268 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2271 (
// Equation(s):
// \FD|RAM|ram_block~2271_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~2268_combout ) # (\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (\FD|RAM|ram_block~2270_combout  & ((!\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~2270_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~2268_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2271_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2271 .lut_mask = 16'hCCE2;
defparam \FD|RAM|ram_block~2271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2274 (
// Equation(s):
// \FD|RAM|ram_block~2274_combout  = (\FD|RAM|ram_block~2271_combout  & (((\FD|RAM|ram_block~2273_combout ) # (!\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|RAM|ram_block~2271_combout  & (\FD|RAM|ram_block~2266_combout  & ((\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~2266_combout ),
	.datab(\FD|RAM|ram_block~2273_combout ),
	.datac(\FD|RAM|ram_block~2271_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2274_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2274 .lut_mask = 16'hCAF0;
defparam \FD|RAM|ram_block~2274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N4
cycloneive_lcell_comb \FD|RAM|ram_block~235feeder (
// Equation(s):
// \FD|RAM|ram_block~235feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~235feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~235feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~235feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N5
dffeas \FD|RAM|ram_block~235 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~235feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~235 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N7
dffeas \FD|RAM|ram_block~267 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~267 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~267 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N22
cycloneive_lcell_comb \FD|RAM|ram_block~203feeder (
// Equation(s):
// \FD|RAM|ram_block~203feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~203feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~203feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~203feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N23
dffeas \FD|RAM|ram_block~203 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~203feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~203 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~203 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N9
dffeas \FD|RAM|ram_block~171 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~171 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~171 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2275 (
// Equation(s):
// \FD|RAM|ram_block~2275_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~203_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~171_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~203_q ),
	.datac(\FD|RAM|ram_block~171_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2275_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2275 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2276 (
// Equation(s):
// \FD|RAM|ram_block~2276_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2275_combout  & ((\FD|RAM|ram_block~267_q ))) # (!\FD|RAM|ram_block~2275_combout  & (\FD|RAM|ram_block~235_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2275_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~235_q ),
	.datac(\FD|RAM|ram_block~267_q ),
	.datad(\FD|RAM|ram_block~2275_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2276_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2276 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N6
cycloneive_lcell_comb \FD|RAM|ram_block~491feeder (
// Equation(s):
// \FD|RAM|ram_block~491feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~491feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~491feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~491feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N7
dffeas \FD|RAM|ram_block~491 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~491feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~491 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~491 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N3
dffeas \FD|RAM|ram_block~523 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~523 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~523 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N0
cycloneive_lcell_comb \FD|RAM|ram_block~459feeder (
// Equation(s):
// \FD|RAM|ram_block~459feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~459feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~459feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~459feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N1
dffeas \FD|RAM|ram_block~459 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~459feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~459 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~459 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N5
dffeas \FD|RAM|ram_block~427 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~427 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~427 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2282 (
// Equation(s):
// \FD|RAM|ram_block~2282_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~459_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~427_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~459_q ),
	.datac(\FD|RAM|ram_block~427_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2282_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2282 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2283 (
// Equation(s):
// \FD|RAM|ram_block~2283_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2282_combout  & ((\FD|RAM|ram_block~523_q ))) # (!\FD|RAM|ram_block~2282_combout  & (\FD|RAM|ram_block~491_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2282_combout ))))

	.dataa(\FD|RAM|ram_block~491_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~523_q ),
	.datad(\FD|RAM|ram_block~2282_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2283_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2283 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N10
cycloneive_lcell_comb \FD|RAM|ram_block~331feeder (
// Equation(s):
// \FD|RAM|ram_block~331feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~331feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~331feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~331feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N11
dffeas \FD|RAM|ram_block~331 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~331feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~331 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~331 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N5
dffeas \FD|RAM|ram_block~395 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~395 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~395 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N12
cycloneive_lcell_comb \FD|RAM|ram_block~299feeder (
// Equation(s):
// \FD|RAM|ram_block~299feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~299feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~299feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~299feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N13
dffeas \FD|RAM|ram_block~299 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~299feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~299 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~299 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N4
cycloneive_lcell_comb \FD|RAM|ram_block~363feeder (
// Equation(s):
// \FD|RAM|ram_block~363feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~363feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~363feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~363feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N5
dffeas \FD|RAM|ram_block~363 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~363feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~363 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~363 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2277 (
// Equation(s):
// \FD|RAM|ram_block~2277_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout ) # (\FD|RAM|ram_block~363_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (\FD|RAM|ram_block~299_q  & (!\FD|ULA|MUX|Mux31~1_combout )))

	.dataa(\FD|RAM|ram_block~299_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~363_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2277_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2277 .lut_mask = 16'hCEC2;
defparam \FD|RAM|ram_block~2277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2278 (
// Equation(s):
// \FD|RAM|ram_block~2278_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2277_combout  & ((\FD|RAM|ram_block~395_q ))) # (!\FD|RAM|ram_block~2277_combout  & (\FD|RAM|ram_block~331_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2277_combout ))))

	.dataa(\FD|RAM|ram_block~331_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~395_q ),
	.datad(\FD|RAM|ram_block~2277_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2278_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2278 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneive_lcell_comb \FD|RAM|ram_block~75feeder (
// Equation(s):
// \FD|RAM|ram_block~75feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~75feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~75feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~75feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N21
dffeas \FD|RAM|ram_block~75 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~75feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~75 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N19
dffeas \FD|RAM|ram_block~139 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~139 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~139 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
cycloneive_lcell_comb \FD|RAM|ram_block~107feeder (
// Equation(s):
// \FD|RAM|ram_block~107feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~107feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~107feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~107feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N11
dffeas \FD|RAM|ram_block~107 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~107feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~107 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N29
dffeas \FD|RAM|ram_block~43 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~43 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2279 (
// Equation(s):
// \FD|RAM|ram_block~2279_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~107_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~43_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~107_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~43_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2279_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2279 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2280 (
// Equation(s):
// \FD|RAM|ram_block~2280_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2279_combout  & ((\FD|RAM|ram_block~139_q ))) # (!\FD|RAM|ram_block~2279_combout  & (\FD|RAM|ram_block~75_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2279_combout ))))

	.dataa(\FD|RAM|ram_block~75_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~139_q ),
	.datad(\FD|RAM|ram_block~2279_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2280_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2280 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2281 (
// Equation(s):
// \FD|RAM|ram_block~2281_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (\FD|ULA|MUX|Mux28~1_combout )) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~2278_combout )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~2280_combout )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2278_combout ),
	.datad(\FD|RAM|ram_block~2280_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2281_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2281 .lut_mask = 16'hD9C8;
defparam \FD|RAM|ram_block~2281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2284 (
// Equation(s):
// \FD|RAM|ram_block~2284_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2281_combout  & ((\FD|RAM|ram_block~2283_combout ))) # (!\FD|RAM|ram_block~2281_combout  & (\FD|RAM|ram_block~2276_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2281_combout ))))

	.dataa(\FD|RAM|ram_block~2276_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2283_combout ),
	.datad(\FD|RAM|ram_block~2281_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2284_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2284 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2285 (
// Equation(s):
// \FD|RAM|ram_block~2285_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout )) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~2274_combout )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~2284_combout )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~2274_combout ),
	.datad(\FD|RAM|ram_block~2284_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2285_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2285 .lut_mask = 16'hD9C8;
defparam \FD|RAM|ram_block~2285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1547feeder (
// Equation(s):
// \FD|RAM|ram_block~1547feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1547feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1547feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1547feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N21
dffeas \FD|RAM|ram_block~1547 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1547feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1547 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1547 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N13
dffeas \FD|RAM|ram_block~1483 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1483 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1483 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1515feeder (
// Equation(s):
// \FD|RAM|ram_block~1515feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1515feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1515feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1515feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N25
dffeas \FD|RAM|ram_block~1515 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1515feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1515 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1515 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N23
dffeas \FD|RAM|ram_block~1451 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1451 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1451 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2262 (
// Equation(s):
// \FD|RAM|ram_block~2262_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1515_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1451_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~1515_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1451_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2262_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2262 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2263 (
// Equation(s):
// \FD|RAM|ram_block~2263_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2262_combout  & (\FD|RAM|ram_block~1547_q )) # (!\FD|RAM|ram_block~2262_combout  & ((\FD|RAM|ram_block~1483_q ))))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2262_combout ))))

	.dataa(\FD|RAM|ram_block~1547_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~1483_q ),
	.datad(\FD|RAM|ram_block~2262_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2263_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2263 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1419feeder (
// Equation(s):
// \FD|RAM|ram_block~1419feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1419feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1419feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1419feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N9
dffeas \FD|RAM|ram_block~1419 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1419feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1419 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1419 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N15
dffeas \FD|RAM|ram_block~1387 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1387 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1387 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N22
cycloneive_lcell_comb \FD|RAM|ram_block~1355feeder (
// Equation(s):
// \FD|RAM|ram_block~1355feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1355feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1355feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1355feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N23
dffeas \FD|RAM|ram_block~1355 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1355feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1355 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1355 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N31
dffeas \FD|RAM|ram_block~1323 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1323 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1323 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2255 (
// Equation(s):
// \FD|RAM|ram_block~2255_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1355_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1323_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1355_q ),
	.datac(\FD|RAM|ram_block~1323_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2255_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2255 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2256 (
// Equation(s):
// \FD|RAM|ram_block~2256_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2255_combout  & (\FD|RAM|ram_block~1419_q )) # (!\FD|RAM|ram_block~2255_combout  & ((\FD|RAM|ram_block~1387_q ))))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2255_combout ))))

	.dataa(\FD|RAM|ram_block~1419_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1387_q ),
	.datad(\FD|RAM|ram_block~2255_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2256_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2256 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1131feeder (
// Equation(s):
// \FD|RAM|ram_block~1131feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1131feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1131feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1131feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N21
dffeas \FD|RAM|ram_block~1131 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1131feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1131 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1131 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N31
dffeas \FD|RAM|ram_block~1163 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1163 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1163 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1099feeder (
// Equation(s):
// \FD|RAM|ram_block~1099feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1099feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1099feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1099feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N17
dffeas \FD|RAM|ram_block~1099 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1099feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1099_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1099 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1099 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N29
dffeas \FD|RAM|ram_block~1067 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1067_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1067 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1067 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2259 (
// Equation(s):
// \FD|RAM|ram_block~2259_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1099_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1067_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1099_q ),
	.datac(\FD|RAM|ram_block~1067_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2259_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2259 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2260 (
// Equation(s):
// \FD|RAM|ram_block~2260_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2259_combout  & ((\FD|RAM|ram_block~1163_q ))) # (!\FD|RAM|ram_block~2259_combout  & (\FD|RAM|ram_block~1131_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2259_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1131_q ),
	.datac(\FD|RAM|ram_block~1163_q ),
	.datad(\FD|RAM|ram_block~2259_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2260_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2260 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N6
cycloneive_lcell_comb \FD|RAM|ram_block~1227feeder (
// Equation(s):
// \FD|RAM|ram_block~1227feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1227feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1227feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1227feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N7
dffeas \FD|RAM|ram_block~1227 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1227feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1227 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1227 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N9
dffeas \FD|RAM|ram_block~1291 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1291 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1291 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1259feeder (
// Equation(s):
// \FD|RAM|ram_block~1259feeder_combout  = \FD|BANCO_REG|saidaB[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1259feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1259feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1259feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N1
dffeas \FD|RAM|ram_block~1259 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1259feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1259 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1259 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N3
dffeas \FD|RAM|ram_block~1195 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1195 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1195 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2257 (
// Equation(s):
// \FD|RAM|ram_block~2257_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1259_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1195_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1259_q ),
	.datac(\FD|RAM|ram_block~1195_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2257_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2257 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2258 (
// Equation(s):
// \FD|RAM|ram_block~2258_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2257_combout  & ((\FD|RAM|ram_block~1291_q ))) # (!\FD|RAM|ram_block~2257_combout  & (\FD|RAM|ram_block~1227_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2257_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~1227_q ),
	.datac(\FD|RAM|ram_block~1291_q ),
	.datad(\FD|RAM|ram_block~2257_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2258_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2258 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2261 (
// Equation(s):
// \FD|RAM|ram_block~2261_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout ) # ((\FD|RAM|ram_block~2258_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (!\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~2260_combout )))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2260_combout ),
	.datad(\FD|RAM|ram_block~2258_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2261_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2261 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~2261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2264 (
// Equation(s):
// \FD|RAM|ram_block~2264_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2261_combout  & (\FD|RAM|ram_block~2263_combout )) # (!\FD|RAM|ram_block~2261_combout  & ((\FD|RAM|ram_block~2256_combout ))))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2261_combout ))))

	.dataa(\FD|RAM|ram_block~2263_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2256_combout ),
	.datad(\FD|RAM|ram_block~2261_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2264_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2264 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2296 (
// Equation(s):
// \FD|RAM|ram_block~2296_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2285_combout  & (\FD|RAM|ram_block~2295_combout )) # (!\FD|RAM|ram_block~2285_combout  & ((\FD|RAM|ram_block~2264_combout ))))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~2285_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~2295_combout ),
	.datac(\FD|RAM|ram_block~2285_combout ),
	.datad(\FD|RAM|ram_block~2264_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2296_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2296 .lut_mask = 16'hDAD0;
defparam \FD|RAM|ram_block~2296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N16
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[4]~31 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[4]~31_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (((\FD|comb~0_combout  & \FD|RAM|ram_block~2296_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (\FD|ULA|MUX|Mux27~1_combout ))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\UCFD|HAB_LE_MEM~0_combout ),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~2296_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[4]~31 .lut_mask = 16'hE222;
defparam \FD|MUX_ULA_MEM|q[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N12
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[5]~28 (
// Equation(s):
// \FD|BANCO_REG|saidaA[5]~28_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & (\FD|BANCO_REG|registrador_rtl_0_bypass [38])) # (!\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a27 
// )))))

	.dataa(\FD|BANCO_REG|Equal0~0_combout ),
	.datab(\FD|BANCO_REG|Mux31~1_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [38]),
	.datad(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[5]~28 .lut_mask = 16'hA280;
defparam \FD|BANCO_REG|saidaA[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N6
cycloneive_lcell_comb \FD|MEM_INST|content~19 (
// Equation(s):
// \FD|MEM_INST|content~19_combout  = (\FD|PC|DOUT [5] & ((\FD|PC|DOUT [3] & ((!\FD|PC|DOUT [4]))) # (!\FD|PC|DOUT [3] & ((\FD|PC|DOUT [2]) # (\FD|PC|DOUT [4])))))

	.dataa(\FD|PC|DOUT [3]),
	.datab(\FD|PC|DOUT [2]),
	.datac(\FD|PC|DOUT [5]),
	.datad(\FD|PC|DOUT [4]),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~19_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~19 .lut_mask = 16'h50E0;
defparam \FD|MEM_INST|content~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N28
cycloneive_lcell_comb \FD|MEM_INST|content~20 (
// Equation(s):
// \FD|MEM_INST|content~20_combout  = (\FD|MEM_INST|content~19_combout  & (!\FD|PC|DOUT [6] & !\FD|PC|DOUT [7]))

	.dataa(\FD|MEM_INST|content~19_combout ),
	.datab(\FD|PC|DOUT [6]),
	.datac(gnd),
	.datad(\FD|PC|DOUT [7]),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~20_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~20 .lut_mask = 16'h0022;
defparam \FD|MEM_INST|content~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N17
dffeas \FD|MEM_INST|q[5] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MEM_INST|content~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|MEM_INST|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|MEM_INST|q[5] .is_wysiwyg = "true";
defparam \FD|MEM_INST|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N7
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[38] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[5]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[38] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N6
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[5]~6 (
// Equation(s):
// \FD|BANCO_REG|saidaB[5]~6_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [38])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a27 
// )))))

	.dataa(\FD|BANCO_REG|Mux63~4_combout ),
	.datab(\FD|BANCO_REG|Equal1~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [38]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[5]~6 .lut_mask = 16'hC480;
defparam \FD|BANCO_REG|saidaB[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N16
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[5]~44 (
// Equation(s):
// \FD|MUX_RT_IMM|q[5]~44_combout  = (\FD|MEM_INST|q [26] & ((\FD|MEM_INST|q [27] & (\FD|MEM_INST|q [5])) # (!\FD|MEM_INST|q [27] & ((\FD|BANCO_REG|saidaB[5]~6_combout ))))) # (!\FD|MEM_INST|q [26] & (((\FD|BANCO_REG|saidaB[5]~6_combout ))))

	.dataa(\FD|MEM_INST|q [26]),
	.datab(\FD|MEM_INST|q [27]),
	.datac(\FD|MEM_INST|q [5]),
	.datad(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[5]~44_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[5]~44 .lut_mask = 16'hF780;
defparam \FD|MUX_RT_IMM|q[5]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N14
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[4]~4 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[4]~4_combout  = (\FD|BANCO_REG|saidaA[4]~29_combout  & ((\FD|ULA|SOMA|CarryOut[3]~3_combout ) # (\FD|MUX_RT_IMM|q[4]~38_combout  $ (\FD|UC_ULA|q[2]~1_combout )))) # (!\FD|BANCO_REG|saidaA[4]~29_combout  & 
// (\FD|ULA|SOMA|CarryOut[3]~3_combout  & (\FD|MUX_RT_IMM|q[4]~38_combout  $ (\FD|UC_ULA|q[2]~1_combout ))))

	.dataa(\FD|MUX_RT_IMM|q[4]~38_combout ),
	.datab(\FD|UC_ULA|q[2]~1_combout ),
	.datac(\FD|BANCO_REG|saidaA[4]~29_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[3]~3_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[4]~4 .lut_mask = 16'hF660;
defparam \FD|ULA|SOMA|CarryOut[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N28
cycloneive_lcell_comb \FD|ULA|MUX|Mux26~0 (
// Equation(s):
// \FD|ULA|MUX|Mux26~0_combout  = \FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[5]~44_combout  $ (((\FD|UC_ULA|q[1]~0_combout  & \FD|ULA|SOMA|CarryOut[4]~4_combout ))))

	.dataa(\FD|UC_ULA|q[1]~0_combout ),
	.datab(\FD|UC_ULA|q[2]~1_combout ),
	.datac(\FD|MUX_RT_IMM|q[5]~44_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[4]~4_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux26~0 .lut_mask = 16'h963C;
defparam \FD|ULA|MUX|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N22
cycloneive_lcell_comb \FD|ULA|MUX|Mux26~1 (
// Equation(s):
// \FD|ULA|MUX|Mux26~1_combout  = (\FD|BANCO_REG|saidaA[5]~28_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|UC_ULA|q[0]~2_combout ) # (\FD|ULA|MUX|Mux26~0_combout ))))) # (!\FD|BANCO_REG|saidaA[5]~28_combout  & (\FD|ULA|MUX|Mux26~0_combout  & 
// (\FD|UC_ULA|q[0]~2_combout  $ (\FD|UC_ULA|q[1]~0_combout ))))

	.dataa(\FD|BANCO_REG|saidaA[5]~28_combout ),
	.datab(\FD|UC_ULA|q[0]~2_combout ),
	.datac(\FD|UC_ULA|q[1]~0_combout ),
	.datad(\FD|ULA|MUX|Mux26~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux26~1 .lut_mask = 16'h1E28;
defparam \FD|ULA|MUX|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2028feeder (
// Equation(s):
// \FD|RAM|ram_block~2028feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2028feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2028feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2028feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N19
dffeas \FD|RAM|ram_block~2028 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2028feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2028_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2028 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2028 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y31_N17
dffeas \FD|RAM|ram_block~1772 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1772 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1772 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1900feeder (
// Equation(s):
// \FD|RAM|ram_block~1900feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1900feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1900feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1900feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N19
dffeas \FD|RAM|ram_block~1900 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1900feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1900 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1900 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y34_N5
dffeas \FD|RAM|ram_block~1644 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1644 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1644 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2328 (
// Equation(s):
// \FD|RAM|ram_block~2328_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1900_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1644_q )))))

	.dataa(\FD|RAM|ram_block~1900_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1644_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2328_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2328 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2329 (
// Equation(s):
// \FD|RAM|ram_block~2329_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2328_combout  & (\FD|RAM|ram_block~2028_q )) # (!\FD|RAM|ram_block~2328_combout  & ((\FD|RAM|ram_block~1772_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2328_combout ))))

	.dataa(\FD|RAM|ram_block~2028_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1772_q ),
	.datad(\FD|RAM|ram_block~2328_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2329_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2329 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneive_lcell_comb \FD|RAM|ram_block~1804feeder (
// Equation(s):
// \FD|RAM|ram_block~1804feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1804feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1804feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1804feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N23
dffeas \FD|RAM|ram_block~1804 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1804feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1804 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1804 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N7
dffeas \FD|RAM|ram_block~1676 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1676 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1676 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2335 (
// Equation(s):
// \FD|RAM|ram_block~2335_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1804_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1676_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1804_q ),
	.datac(\FD|RAM|ram_block~1676_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2335_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2335 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N21
dffeas \FD|RAM|ram_block~2060 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2060_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2060 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2060 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1932feeder (
// Equation(s):
// \FD|RAM|ram_block~1932feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1932feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1932feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1932feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N25
dffeas \FD|RAM|ram_block~1932 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1932feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1932 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1932 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2336 (
// Equation(s):
// \FD|RAM|ram_block~2336_combout  = (\FD|RAM|ram_block~2335_combout  & (((\FD|RAM|ram_block~2060_q )) # (!\FD|ULA|MUX|Mux28~1_combout ))) # (!\FD|RAM|ram_block~2335_combout  & (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~1932_q ))))

	.dataa(\FD|RAM|ram_block~2335_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2060_q ),
	.datad(\FD|RAM|ram_block~1932_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2336_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2336 .lut_mask = 16'hE6A2;
defparam \FD|RAM|ram_block~2336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1836feeder (
// Equation(s):
// \FD|RAM|ram_block~1836feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1836feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1836feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1836feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N9
dffeas \FD|RAM|ram_block~1836 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1836feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1836 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1836 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N3
dffeas \FD|RAM|ram_block~1580 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1580 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1580 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2332 (
// Equation(s):
// \FD|RAM|ram_block~2332_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1836_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1580_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1836_q ),
	.datac(\FD|RAM|ram_block~1580_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2332_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2332 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1708feeder (
// Equation(s):
// \FD|RAM|ram_block~1708feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1708feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1708feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1708feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N21
dffeas \FD|RAM|ram_block~1708 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1708feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1708 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1708 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N23
dffeas \FD|RAM|ram_block~1964 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1964 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1964 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2333 (
// Equation(s):
// \FD|RAM|ram_block~2333_combout  = (\FD|RAM|ram_block~2332_combout  & (((\FD|RAM|ram_block~1964_q ) # (!\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|RAM|ram_block~2332_combout  & (\FD|RAM|ram_block~1708_q  & ((\FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|RAM|ram_block~2332_combout ),
	.datab(\FD|RAM|ram_block~1708_q ),
	.datac(\FD|RAM|ram_block~1964_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2333_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2333 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~2333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N14
cycloneive_lcell_comb \FD|RAM|ram_block~1868feeder (
// Equation(s):
// \FD|RAM|ram_block~1868feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1868feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1868feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1868feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N15
dffeas \FD|RAM|ram_block~1868 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1868feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1868 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1868 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N1
dffeas \FD|RAM|ram_block~1996 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1996 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1996 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N14
cycloneive_lcell_comb \FD|RAM|ram_block~1740feeder (
// Equation(s):
// \FD|RAM|ram_block~1740feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1740feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1740feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1740feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N15
dffeas \FD|RAM|ram_block~1740 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1740feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1740 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1740 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N17
dffeas \FD|RAM|ram_block~1612 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1612 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1612 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2330 (
// Equation(s):
// \FD|RAM|ram_block~2330_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1740_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1612_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~1740_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1612_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2330_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2330 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2331 (
// Equation(s):
// \FD|RAM|ram_block~2331_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2330_combout  & ((\FD|RAM|ram_block~1996_q ))) # (!\FD|RAM|ram_block~2330_combout  & (\FD|RAM|ram_block~1868_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2330_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~1868_q ),
	.datac(\FD|RAM|ram_block~1996_q ),
	.datad(\FD|RAM|ram_block~2330_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2331_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2331 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2334 (
// Equation(s):
// \FD|RAM|ram_block~2334_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2331_combout ))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (\FD|RAM|ram_block~2333_combout ))))

	.dataa(\FD|RAM|ram_block~2333_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~2331_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2334_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2334 .lut_mask = 16'hFC22;
defparam \FD|RAM|ram_block~2334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2337 (
// Equation(s):
// \FD|RAM|ram_block~2337_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2334_combout  & ((\FD|RAM|ram_block~2336_combout ))) # (!\FD|RAM|ram_block~2334_combout  & (\FD|RAM|ram_block~2329_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2334_combout ))))

	.dataa(\FD|RAM|ram_block~2329_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~2336_combout ),
	.datad(\FD|RAM|ram_block~2334_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2337_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2337 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N6
cycloneive_lcell_comb \FD|RAM|ram_block~972feeder (
// Equation(s):
// \FD|RAM|ram_block~972feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~972feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~972feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~972feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N7
dffeas \FD|RAM|ram_block~972 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~972feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~972 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~972 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N31
dffeas \FD|RAM|ram_block~716 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~716 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~716 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N22
cycloneive_lcell_comb \FD|RAM|ram_block~844feeder (
// Equation(s):
// \FD|RAM|ram_block~844feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~844feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~844feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~844feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N23
dffeas \FD|RAM|ram_block~844 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~844feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~844 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~844 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N29
dffeas \FD|RAM|ram_block~588 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~588 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~588 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2297 (
// Equation(s):
// \FD|RAM|ram_block~2297_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~844_q ) # ((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (((\FD|RAM|ram_block~588_q  & !\FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~844_q ),
	.datac(\FD|RAM|ram_block~588_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2297_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2297 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2298 (
// Equation(s):
// \FD|RAM|ram_block~2298_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2297_combout  & (\FD|RAM|ram_block~972_q )) # (!\FD|RAM|ram_block~2297_combout  & ((\FD|RAM|ram_block~716_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2297_combout ))))

	.dataa(\FD|RAM|ram_block~972_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~716_q ),
	.datad(\FD|RAM|ram_block~2297_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2298_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2298 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N10
cycloneive_lcell_comb \FD|RAM|ram_block~1036feeder (
// Equation(s):
// \FD|RAM|ram_block~1036feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1036feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1036feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1036feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N11
dffeas \FD|RAM|ram_block~1036 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1036feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1036_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1036 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1036 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N25
dffeas \FD|RAM|ram_block~780 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~780 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~780 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N26
cycloneive_lcell_comb \FD|RAM|ram_block~908feeder (
// Equation(s):
// \FD|RAM|ram_block~908feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~908feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~908feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~908feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N27
dffeas \FD|RAM|ram_block~908 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~908feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~908 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~908 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N21
dffeas \FD|RAM|ram_block~652 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~652 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~652 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2304 (
// Equation(s):
// \FD|RAM|ram_block~2304_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~908_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~652_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~908_q ),
	.datac(\FD|RAM|ram_block~652_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2304_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2304 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2305 (
// Equation(s):
// \FD|RAM|ram_block~2305_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2304_combout  & (\FD|RAM|ram_block~1036_q )) # (!\FD|RAM|ram_block~2304_combout  & ((\FD|RAM|ram_block~780_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2304_combout ))))

	.dataa(\FD|RAM|ram_block~1036_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~780_q ),
	.datad(\FD|RAM|ram_block~2304_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2305_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2305 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N8
cycloneive_lcell_comb \FD|RAM|ram_block~812feeder (
// Equation(s):
// \FD|RAM|ram_block~812feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~812feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~812feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~812feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N9
dffeas \FD|RAM|ram_block~812 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~812feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~812 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~812 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N8
cycloneive_lcell_comb \FD|RAM|ram_block~684feeder (
// Equation(s):
// \FD|RAM|ram_block~684feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~684feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~684feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~684feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N9
dffeas \FD|RAM|ram_block~684 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~684feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~684 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~684 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N3
dffeas \FD|RAM|ram_block~556 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~556 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~556 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2301 (
// Equation(s):
// \FD|RAM|ram_block~2301_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~684_q )) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// ((\FD|RAM|ram_block~556_q )))))

	.dataa(\FD|RAM|ram_block~684_q ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~556_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2301_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2301 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N13
dffeas \FD|RAM|ram_block~940 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~940 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~940 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2302 (
// Equation(s):
// \FD|RAM|ram_block~2302_combout  = (\FD|RAM|ram_block~2301_combout  & (((\FD|RAM|ram_block~940_q ) # (!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~2301_combout  & (\FD|RAM|ram_block~812_q  & ((\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~812_q ),
	.datab(\FD|RAM|ram_block~2301_combout ),
	.datac(\FD|RAM|ram_block~940_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2302_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2302 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~2302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N12
cycloneive_lcell_comb \FD|RAM|ram_block~876feeder (
// Equation(s):
// \FD|RAM|ram_block~876feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~876feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~876feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~876feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N13
dffeas \FD|RAM|ram_block~876 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~876feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~876 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~876 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N31
dffeas \FD|RAM|ram_block~1004 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1004 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1004 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N4
cycloneive_lcell_comb \FD|RAM|ram_block~748feeder (
// Equation(s):
// \FD|RAM|ram_block~748feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~748feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~748feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~748feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N5
dffeas \FD|RAM|ram_block~748 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~748feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~748 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~748 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N13
dffeas \FD|RAM|ram_block~620 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~620 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~620 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2299 (
// Equation(s):
// \FD|RAM|ram_block~2299_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~748_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~620_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~748_q ),
	.datac(\FD|RAM|ram_block~620_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2299_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2299 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2300 (
// Equation(s):
// \FD|RAM|ram_block~2300_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2299_combout  & ((\FD|RAM|ram_block~1004_q ))) # (!\FD|RAM|ram_block~2299_combout  & (\FD|RAM|ram_block~876_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2299_combout ))))

	.dataa(\FD|RAM|ram_block~876_q ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~1004_q ),
	.datad(\FD|RAM|ram_block~2299_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2300_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2300 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2303 (
// Equation(s):
// \FD|RAM|ram_block~2303_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~2300_combout ) # (\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (\FD|RAM|ram_block~2302_combout  & ((!\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~2302_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~2300_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2303_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2303 .lut_mask = 16'hCCE2;
defparam \FD|RAM|ram_block~2303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2306 (
// Equation(s):
// \FD|RAM|ram_block~2306_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2303_combout  & ((\FD|RAM|ram_block~2305_combout ))) # (!\FD|RAM|ram_block~2303_combout  & (\FD|RAM|ram_block~2298_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2303_combout ))))

	.dataa(\FD|RAM|ram_block~2298_combout ),
	.datab(\FD|RAM|ram_block~2305_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~2303_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2306_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2306 .lut_mask = 16'hCFA0;
defparam \FD|RAM|ram_block~2306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \FD|RAM|ram_block~492feeder (
// Equation(s):
// \FD|RAM|ram_block~492feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~492feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~492feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~492feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N17
dffeas \FD|RAM|ram_block~492 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~492feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~492 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~492 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N27
dffeas \FD|RAM|ram_block~524 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~524 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~524 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N0
cycloneive_lcell_comb \FD|RAM|ram_block~460feeder (
// Equation(s):
// \FD|RAM|ram_block~460feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~460feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~460feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~460feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N1
dffeas \FD|RAM|ram_block~460 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~460feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~460 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~460 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N29
dffeas \FD|RAM|ram_block~428 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~428 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~428 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2324 (
// Equation(s):
// \FD|RAM|ram_block~2324_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~460_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~428_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~460_q ),
	.datac(\FD|RAM|ram_block~428_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2324_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2324 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2325 (
// Equation(s):
// \FD|RAM|ram_block~2325_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2324_combout  & ((\FD|RAM|ram_block~524_q ))) # (!\FD|RAM|ram_block~2324_combout  & (\FD|RAM|ram_block~492_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2324_combout ))))

	.dataa(\FD|RAM|ram_block~492_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~524_q ),
	.datad(\FD|RAM|ram_block~2324_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2325_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2325 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N4
cycloneive_lcell_comb \FD|RAM|ram_block~332feeder (
// Equation(s):
// \FD|RAM|ram_block~332feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~332feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~332feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~332feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N5
dffeas \FD|RAM|ram_block~332 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~332feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~332 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~332 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N27
dffeas \FD|RAM|ram_block~396 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~396 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~396 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N30
cycloneive_lcell_comb \FD|RAM|ram_block~364feeder (
// Equation(s):
// \FD|RAM|ram_block~364feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~364feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~364feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~364feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N31
dffeas \FD|RAM|ram_block~364 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~364feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~364 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~364 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N29
dffeas \FD|RAM|ram_block~300 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~300 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~300 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2319 (
// Equation(s):
// \FD|RAM|ram_block~2319_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~364_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~300_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~364_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~300_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2319_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2319 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2320 (
// Equation(s):
// \FD|RAM|ram_block~2320_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2319_combout  & ((\FD|RAM|ram_block~396_q ))) # (!\FD|RAM|ram_block~2319_combout  & (\FD|RAM|ram_block~332_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2319_combout ))))

	.dataa(\FD|RAM|ram_block~332_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~396_q ),
	.datad(\FD|RAM|ram_block~2319_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2320_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2320 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N30
cycloneive_lcell_comb \FD|RAM|ram_block~76feeder (
// Equation(s):
// \FD|RAM|ram_block~76feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~76feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~76feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~76feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N31
dffeas \FD|RAM|ram_block~76 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~76feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~76 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N17
dffeas \FD|RAM|ram_block~140 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~140 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~140 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N26
cycloneive_lcell_comb \FD|RAM|ram_block~108feeder (
// Equation(s):
// \FD|RAM|ram_block~108feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~108feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~108feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~108feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N27
dffeas \FD|RAM|ram_block~108 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~108feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~108 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N11
dffeas \FD|RAM|ram_block~44 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~44 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2321 (
// Equation(s):
// \FD|RAM|ram_block~2321_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~108_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~44_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~108_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~44_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2321_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2321 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2322 (
// Equation(s):
// \FD|RAM|ram_block~2322_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2321_combout  & ((\FD|RAM|ram_block~140_q ))) # (!\FD|RAM|ram_block~2321_combout  & (\FD|RAM|ram_block~76_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2321_combout ))))

	.dataa(\FD|RAM|ram_block~76_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~140_q ),
	.datad(\FD|RAM|ram_block~2321_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2322_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2322 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2323 (
// Equation(s):
// \FD|RAM|ram_block~2323_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout ) # ((\FD|RAM|ram_block~2320_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2322_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2320_combout ),
	.datad(\FD|RAM|ram_block~2322_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2323_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2323 .lut_mask = 16'hB9A8;
defparam \FD|RAM|ram_block~2323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N8
cycloneive_lcell_comb \FD|RAM|ram_block~236feeder (
// Equation(s):
// \FD|RAM|ram_block~236feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~236feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~236feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~236feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N9
dffeas \FD|RAM|ram_block~236 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~236feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~236 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N11
dffeas \FD|RAM|ram_block~268 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~268 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~268 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N18
cycloneive_lcell_comb \FD|RAM|ram_block~204feeder (
// Equation(s):
// \FD|RAM|ram_block~204feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~204feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~204feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~204feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N19
dffeas \FD|RAM|ram_block~204 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~204feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~204 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N1
dffeas \FD|RAM|ram_block~172 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~172 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~172 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2317 (
// Equation(s):
// \FD|RAM|ram_block~2317_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~204_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~172_q )))))

	.dataa(\FD|RAM|ram_block~204_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~172_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2317_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2317 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2318 (
// Equation(s):
// \FD|RAM|ram_block~2318_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2317_combout  & ((\FD|RAM|ram_block~268_q ))) # (!\FD|RAM|ram_block~2317_combout  & (\FD|RAM|ram_block~236_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2317_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~236_q ),
	.datac(\FD|RAM|ram_block~268_q ),
	.datad(\FD|RAM|ram_block~2317_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2318_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2318 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2326 (
// Equation(s):
// \FD|RAM|ram_block~2326_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2323_combout  & (\FD|RAM|ram_block~2325_combout )) # (!\FD|RAM|ram_block~2323_combout  & ((\FD|RAM|ram_block~2318_combout ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2323_combout ))))

	.dataa(\FD|RAM|ram_block~2325_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2323_combout ),
	.datad(\FD|RAM|ram_block~2318_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2326_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2326 .lut_mask = 16'hBCB0;
defparam \FD|RAM|ram_block~2326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1484feeder (
// Equation(s):
// \FD|RAM|ram_block~1484feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1484feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1484feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1484feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N19
dffeas \FD|RAM|ram_block~1484 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1484feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1484 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1484 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N9
dffeas \FD|RAM|ram_block~1548 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1548 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1548 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N30
cycloneive_lcell_comb \FD|RAM|ram_block~1516feeder (
// Equation(s):
// \FD|RAM|ram_block~1516feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1516feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1516feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1516feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N31
dffeas \FD|RAM|ram_block~1516 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1516feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1516 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1516 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N7
dffeas \FD|RAM|ram_block~1452 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1452 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1452 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2314 (
// Equation(s):
// \FD|RAM|ram_block~2314_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1516_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1452_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~1516_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1452_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2314_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2314 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2315 (
// Equation(s):
// \FD|RAM|ram_block~2315_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2314_combout  & ((\FD|RAM|ram_block~1548_q ))) # (!\FD|RAM|ram_block~2314_combout  & (\FD|RAM|ram_block~1484_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2314_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~1484_q ),
	.datac(\FD|RAM|ram_block~1548_q ),
	.datad(\FD|RAM|ram_block~2314_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2315_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2315 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N30
cycloneive_lcell_comb \FD|RAM|ram_block~1388feeder (
// Equation(s):
// \FD|RAM|ram_block~1388feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1388feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1388feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1388feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N31
dffeas \FD|RAM|ram_block~1388 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1388feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1388 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1388 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1420feeder (
// Equation(s):
// \FD|RAM|ram_block~1420feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1420feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1420feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1420feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N17
dffeas \FD|RAM|ram_block~1420 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1420feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1420 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1420 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1356feeder (
// Equation(s):
// \FD|RAM|ram_block~1356feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1356feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1356feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1356feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N9
dffeas \FD|RAM|ram_block~1356 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1356feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1356 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1356 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N21
dffeas \FD|RAM|ram_block~1324 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1324 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1324 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2307 (
// Equation(s):
// \FD|RAM|ram_block~2307_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1356_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1324_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1356_q ),
	.datac(\FD|RAM|ram_block~1324_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2307_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2307 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2308 (
// Equation(s):
// \FD|RAM|ram_block~2308_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2307_combout  & ((\FD|RAM|ram_block~1420_q ))) # (!\FD|RAM|ram_block~2307_combout  & (\FD|RAM|ram_block~1388_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2307_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1388_q ),
	.datac(\FD|RAM|ram_block~1420_q ),
	.datad(\FD|RAM|ram_block~2307_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2308_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2308 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1228feeder (
// Equation(s):
// \FD|RAM|ram_block~1228feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1228feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1228feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1228feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N13
dffeas \FD|RAM|ram_block~1228 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1228feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1228 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1228 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N1
dffeas \FD|RAM|ram_block~1292 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1292 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1292 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N26
cycloneive_lcell_comb \FD|RAM|ram_block~1260feeder (
// Equation(s):
// \FD|RAM|ram_block~1260feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1260feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1260feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1260feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N27
dffeas \FD|RAM|ram_block~1260 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1260feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1260 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1260 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N11
dffeas \FD|RAM|ram_block~1196 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1196 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1196 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2309 (
// Equation(s):
// \FD|RAM|ram_block~2309_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1260_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1196_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1260_q ),
	.datac(\FD|RAM|ram_block~1196_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2309_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2309 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2310 (
// Equation(s):
// \FD|RAM|ram_block~2310_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2309_combout  & ((\FD|RAM|ram_block~1292_q ))) # (!\FD|RAM|ram_block~2309_combout  & (\FD|RAM|ram_block~1228_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2309_combout ))))

	.dataa(\FD|RAM|ram_block~1228_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~1292_q ),
	.datad(\FD|RAM|ram_block~2309_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2310_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2310 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N26
cycloneive_lcell_comb \FD|RAM|ram_block~1132feeder (
// Equation(s):
// \FD|RAM|ram_block~1132feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1132feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1132feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1132feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N27
dffeas \FD|RAM|ram_block~1132 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1132feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1132 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1132 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N27
dffeas \FD|RAM|ram_block~1164 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1164 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1164 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1100feeder (
// Equation(s):
// \FD|RAM|ram_block~1100feeder_combout  = \FD|BANCO_REG|saidaB[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1100feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1100feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1100feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N19
dffeas \FD|RAM|ram_block~1100 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1100feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1100 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1100 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N13
dffeas \FD|RAM|ram_block~1068 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1068_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1068 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1068 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2311 (
// Equation(s):
// \FD|RAM|ram_block~2311_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1100_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1068_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1100_q ),
	.datac(\FD|RAM|ram_block~1068_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2311_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2311 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2312 (
// Equation(s):
// \FD|RAM|ram_block~2312_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2311_combout  & ((\FD|RAM|ram_block~1164_q ))) # (!\FD|RAM|ram_block~2311_combout  & (\FD|RAM|ram_block~1132_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2311_combout ))))

	.dataa(\FD|RAM|ram_block~1132_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1164_q ),
	.datad(\FD|RAM|ram_block~2311_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2312_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2312 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2313 (
// Equation(s):
// \FD|RAM|ram_block~2313_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (\FD|ULA|MUX|Mux29~1_combout )) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~2310_combout )) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// ((\FD|RAM|ram_block~2312_combout )))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2310_combout ),
	.datad(\FD|RAM|ram_block~2312_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2313_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2313 .lut_mask = 16'hD9C8;
defparam \FD|RAM|ram_block~2313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2316 (
// Equation(s):
// \FD|RAM|ram_block~2316_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2313_combout  & (\FD|RAM|ram_block~2315_combout )) # (!\FD|RAM|ram_block~2313_combout  & ((\FD|RAM|ram_block~2308_combout ))))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2313_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~2315_combout ),
	.datac(\FD|RAM|ram_block~2308_combout ),
	.datad(\FD|RAM|ram_block~2313_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2316_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2316 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2327 (
// Equation(s):
// \FD|RAM|ram_block~2327_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout ) # ((\FD|RAM|ram_block~2316_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~2326_combout )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~2326_combout ),
	.datad(\FD|RAM|ram_block~2316_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2327_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2327 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~2327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2338 (
// Equation(s):
// \FD|RAM|ram_block~2338_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2327_combout  & (\FD|RAM|ram_block~2337_combout )) # (!\FD|RAM|ram_block~2327_combout  & ((\FD|RAM|ram_block~2306_combout ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2327_combout ))))

	.dataa(\FD|RAM|ram_block~2337_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~2306_combout ),
	.datad(\FD|RAM|ram_block~2327_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2338_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2338 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N4
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[5]~30 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[5]~30_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (((\FD|comb~0_combout  & \FD|RAM|ram_block~2338_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (\FD|ULA|MUX|Mux26~1_combout ))

	.dataa(\UCFD|HAB_LE_MEM~0_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~2338_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[5]~30 .lut_mask = 16'hE444;
defparam \FD|MUX_ULA_MEM|q[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N8
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[6]~27 (
// Equation(s):
// \FD|BANCO_REG|saidaA[6]~27_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & (\FD|BANCO_REG|registrador_rtl_0_bypass [37])) # (!\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a26 
// )))))

	.dataa(\FD|BANCO_REG|Equal0~0_combout ),
	.datab(\FD|BANCO_REG|Mux31~1_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [37]),
	.datad(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[6]~27 .lut_mask = 16'hA280;
defparam \FD|BANCO_REG|saidaA[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N18
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[5]~5 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[5]~5_combout  = (\FD|BANCO_REG|saidaA[5]~28_combout  & ((\FD|ULA|SOMA|CarryOut[4]~4_combout ) # (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[5]~44_combout )))) # (!\FD|BANCO_REG|saidaA[5]~28_combout  & 
// (\FD|ULA|SOMA|CarryOut[4]~4_combout  & (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[5]~44_combout ))))

	.dataa(\FD|BANCO_REG|saidaA[5]~28_combout ),
	.datab(\FD|UC_ULA|q[2]~1_combout ),
	.datac(\FD|MUX_RT_IMM|q[5]~44_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[4]~4_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[5]~5 .lut_mask = 16'hBE28;
defparam \FD|ULA|SOMA|CarryOut[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N23
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[37] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[6]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[37] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N22
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[6]~37 (
// Equation(s):
// \FD|MUX_RT_IMM|q[6]~37_combout  = (\FD|MUX_RT_IMM|q[30]~15_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [37])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a26 
// )))))

	.dataa(\FD|BANCO_REG|Mux63~4_combout ),
	.datab(\FD|MUX_RT_IMM|q[30]~15_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [37]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[6]~37 .lut_mask = 16'hC480;
defparam \FD|MUX_RT_IMM|q[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N10
cycloneive_lcell_comb \FD|ULA|MUX|Mux25~0 (
// Equation(s):
// \FD|ULA|MUX|Mux25~0_combout  = \FD|MUX_RT_IMM|q[6]~37_combout  $ (\FD|UC_ULA|q[2]~1_combout  $ (((\FD|UC_ULA|q[1]~0_combout  & \FD|ULA|SOMA|CarryOut[5]~5_combout ))))

	.dataa(\FD|UC_ULA|q[1]~0_combout ),
	.datab(\FD|ULA|SOMA|CarryOut[5]~5_combout ),
	.datac(\FD|MUX_RT_IMM|q[6]~37_combout ),
	.datad(\FD|UC_ULA|q[2]~1_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux25~0 .lut_mask = 16'h8778;
defparam \FD|ULA|MUX|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N0
cycloneive_lcell_comb \FD|ULA|MUX|Mux25~1 (
// Equation(s):
// \FD|ULA|MUX|Mux25~1_combout  = (\FD|BANCO_REG|saidaA[6]~27_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|UC_ULA|q[0]~2_combout ) # (\FD|ULA|MUX|Mux25~0_combout ))))) # (!\FD|BANCO_REG|saidaA[6]~27_combout  & (\FD|ULA|MUX|Mux25~0_combout  & 
// (\FD|UC_ULA|q[0]~2_combout  $ (\FD|UC_ULA|q[1]~0_combout ))))

	.dataa(\FD|UC_ULA|q[0]~2_combout ),
	.datab(\FD|BANCO_REG|saidaA[6]~27_combout ),
	.datac(\FD|UC_ULA|q[1]~0_combout ),
	.datad(\FD|ULA|MUX|Mux25~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux25~1 .lut_mask = 16'h1E48;
defparam \FD|ULA|MUX|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N6
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[6]~14 (
// Equation(s):
// \FD|BANCO_REG|saidaB[6]~14_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [37]))) # (!\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a26 
// ))))

	.dataa(\FD|BANCO_REG|Equal1~0_combout ),
	.datab(\FD|BANCO_REG|Mux63~4_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a26 ),
	.datad(\FD|BANCO_REG|registrador_rtl_1_bypass [37]),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[6]~14 .lut_mask = 16'hA820;
defparam \FD|BANCO_REG|saidaB[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2029feeder (
// Equation(s):
// \FD|RAM|ram_block~2029feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2029feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2029feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2029feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N23
dffeas \FD|RAM|ram_block~2029 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2029feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2029_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2029 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2029 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y31_N13
dffeas \FD|RAM|ram_block~1773 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1773 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1773 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1901feeder (
// Equation(s):
// \FD|RAM|ram_block~1901feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1901feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1901feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1901feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N13
dffeas \FD|RAM|ram_block~1901 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1901feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1901 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1901 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y34_N15
dffeas \FD|RAM|ram_block~1645 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1645 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1645 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2370 (
// Equation(s):
// \FD|RAM|ram_block~2370_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1901_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1645_q )))))

	.dataa(\FD|RAM|ram_block~1901_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1645_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2370_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2370 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2371 (
// Equation(s):
// \FD|RAM|ram_block~2371_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2370_combout  & (\FD|RAM|ram_block~2029_q )) # (!\FD|RAM|ram_block~2370_combout  & ((\FD|RAM|ram_block~1773_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2370_combout ))))

	.dataa(\FD|RAM|ram_block~2029_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1773_q ),
	.datad(\FD|RAM|ram_block~2370_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2371_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2371 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1709feeder (
// Equation(s):
// \FD|RAM|ram_block~1709feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1709feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1709feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1709feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N25
dffeas \FD|RAM|ram_block~1709 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1709feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1709 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1709 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N3
dffeas \FD|RAM|ram_block~1965 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1965 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1965 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1837feeder (
// Equation(s):
// \FD|RAM|ram_block~1837feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1837feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1837feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1837feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N5
dffeas \FD|RAM|ram_block~1837 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1837feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1837 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1837 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N31
dffeas \FD|RAM|ram_block~1581 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1581 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1581 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2374 (
// Equation(s):
// \FD|RAM|ram_block~2374_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1837_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1581_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1837_q ),
	.datac(\FD|RAM|ram_block~1581_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2374_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2374 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2375 (
// Equation(s):
// \FD|RAM|ram_block~2375_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2374_combout  & ((\FD|RAM|ram_block~1965_q ))) # (!\FD|RAM|ram_block~2374_combout  & (\FD|RAM|ram_block~1709_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2374_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1709_q ),
	.datac(\FD|RAM|ram_block~1965_q ),
	.datad(\FD|RAM|ram_block~2374_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2375_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2375 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N26
cycloneive_lcell_comb \FD|RAM|ram_block~1869feeder (
// Equation(s):
// \FD|RAM|ram_block~1869feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1869feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1869feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1869feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N27
dffeas \FD|RAM|ram_block~1869 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1869feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1869 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1869 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N13
dffeas \FD|RAM|ram_block~1997 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1997 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1997 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1741feeder (
// Equation(s):
// \FD|RAM|ram_block~1741feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1741feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1741feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1741feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N17
dffeas \FD|RAM|ram_block~1741 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1741feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1741 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1741 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N31
dffeas \FD|RAM|ram_block~1613 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1613 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1613 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2372 (
// Equation(s):
// \FD|RAM|ram_block~2372_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1741_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1613_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~1741_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1613_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2372_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2372 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2373 (
// Equation(s):
// \FD|RAM|ram_block~2373_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2372_combout  & ((\FD|RAM|ram_block~1997_q ))) # (!\FD|RAM|ram_block~2372_combout  & (\FD|RAM|ram_block~1869_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2372_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~1869_q ),
	.datac(\FD|RAM|ram_block~1997_q ),
	.datad(\FD|RAM|ram_block~2372_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2373_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2373 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2376 (
// Equation(s):
// \FD|RAM|ram_block~2376_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2373_combout ))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (\FD|RAM|ram_block~2375_combout ))))

	.dataa(\FD|RAM|ram_block~2375_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~2373_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2376_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2376 .lut_mask = 16'hF2C2;
defparam \FD|RAM|ram_block~2376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1805feeder (
// Equation(s):
// \FD|RAM|ram_block~1805feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1805feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1805feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1805feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N5
dffeas \FD|RAM|ram_block~1805 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1805feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1805 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1805 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N23
dffeas \FD|RAM|ram_block~1677 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1677 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1677 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2377 (
// Equation(s):
// \FD|RAM|ram_block~2377_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~1805_q )) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// ((\FD|RAM|ram_block~1677_q )))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~1805_q ),
	.datac(\FD|RAM|ram_block~1677_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2377_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2377 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2061feeder (
// Equation(s):
// \FD|RAM|ram_block~2061feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2061feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2061feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~2061feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N15
dffeas \FD|RAM|ram_block~2061 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2061feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2061_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2061 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2061 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N5
dffeas \FD|RAM|ram_block~1933 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1933 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1933 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2378 (
// Equation(s):
// \FD|RAM|ram_block~2378_combout  = (\FD|RAM|ram_block~2377_combout  & ((\FD|RAM|ram_block~2061_q ) # ((!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~2377_combout  & (((\FD|RAM|ram_block~1933_q  & \FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~2377_combout ),
	.datab(\FD|RAM|ram_block~2061_q ),
	.datac(\FD|RAM|ram_block~1933_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2378_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2378 .lut_mask = 16'hD8AA;
defparam \FD|RAM|ram_block~2378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2379 (
// Equation(s):
// \FD|RAM|ram_block~2379_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2376_combout  & ((\FD|RAM|ram_block~2378_combout ))) # (!\FD|RAM|ram_block~2376_combout  & (\FD|RAM|ram_block~2371_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2376_combout ))))

	.dataa(\FD|RAM|ram_block~2371_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~2376_combout ),
	.datad(\FD|RAM|ram_block~2378_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2379_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2379 .lut_mask = 16'hF838;
defparam \FD|RAM|ram_block~2379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1549feeder (
// Equation(s):
// \FD|RAM|ram_block~1549feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1549feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1549feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1549feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N25
dffeas \FD|RAM|ram_block~1549 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1549feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1549 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1549 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N27
dffeas \FD|RAM|ram_block~1485 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1485 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1485 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1517feeder (
// Equation(s):
// \FD|RAM|ram_block~1517feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1517feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1517feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1517feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N1
dffeas \FD|RAM|ram_block~1517 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1517feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1517 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1517 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N31
dffeas \FD|RAM|ram_block~1453 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1453 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1453 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2346 (
// Equation(s):
// \FD|RAM|ram_block~2346_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1517_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1453_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1517_q ),
	.datac(\FD|RAM|ram_block~1453_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2346_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2346 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2347 (
// Equation(s):
// \FD|RAM|ram_block~2347_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2346_combout  & (\FD|RAM|ram_block~1549_q )) # (!\FD|RAM|ram_block~2346_combout  & ((\FD|RAM|ram_block~1485_q ))))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2346_combout ))))

	.dataa(\FD|RAM|ram_block~1549_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~1485_q ),
	.datad(\FD|RAM|ram_block~2346_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2347_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2347 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N14
cycloneive_lcell_comb \FD|RAM|ram_block~1421feeder (
// Equation(s):
// \FD|RAM|ram_block~1421feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1421feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1421feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1421feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N15
dffeas \FD|RAM|ram_block~1421 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1421feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1421 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1421 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N9
dffeas \FD|RAM|ram_block~1389 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1389 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1389 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N30
cycloneive_lcell_comb \FD|RAM|ram_block~1357feeder (
// Equation(s):
// \FD|RAM|ram_block~1357feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1357feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1357feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1357feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N31
dffeas \FD|RAM|ram_block~1357 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1357feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1357 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1357 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N17
dffeas \FD|RAM|ram_block~1325 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1325 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1325 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2339 (
// Equation(s):
// \FD|RAM|ram_block~2339_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1357_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1325_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1357_q ),
	.datac(\FD|RAM|ram_block~1325_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2339_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2339 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2340 (
// Equation(s):
// \FD|RAM|ram_block~2340_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2339_combout  & (\FD|RAM|ram_block~1421_q )) # (!\FD|RAM|ram_block~2339_combout  & ((\FD|RAM|ram_block~1389_q ))))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2339_combout ))))

	.dataa(\FD|RAM|ram_block~1421_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1389_q ),
	.datad(\FD|RAM|ram_block~2339_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2340_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2340 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N10
cycloneive_lcell_comb \FD|RAM|ram_block~1133feeder (
// Equation(s):
// \FD|RAM|ram_block~1133feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1133feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1133feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1133feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N11
dffeas \FD|RAM|ram_block~1133 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1133feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1133 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1133 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N6
cycloneive_lcell_comb \FD|RAM|ram_block~1101feeder (
// Equation(s):
// \FD|RAM|ram_block~1101feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1101feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1101feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1101feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N7
dffeas \FD|RAM|ram_block~1101 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1101feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1101 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1101 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N5
dffeas \FD|RAM|ram_block~1069 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1069_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1069 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1069 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2343 (
// Equation(s):
// \FD|RAM|ram_block~2343_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1101_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1069_q )))))

	.dataa(\FD|RAM|ram_block~1101_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1069_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2343_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2343 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N23
dffeas \FD|RAM|ram_block~1165 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1165 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1165 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2344 (
// Equation(s):
// \FD|RAM|ram_block~2344_combout  = (\FD|RAM|ram_block~2343_combout  & (((\FD|RAM|ram_block~1165_q ) # (!\FD|ULA|MUX|Mux30~1_combout )))) # (!\FD|RAM|ram_block~2343_combout  & (\FD|RAM|ram_block~1133_q  & ((\FD|ULA|MUX|Mux30~1_combout ))))

	.dataa(\FD|RAM|ram_block~1133_q ),
	.datab(\FD|RAM|ram_block~2343_combout ),
	.datac(\FD|RAM|ram_block~1165_q ),
	.datad(\FD|ULA|MUX|Mux30~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2344_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2344 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~2344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1229feeder (
// Equation(s):
// \FD|RAM|ram_block~1229feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1229feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1229feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1229feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N17
dffeas \FD|RAM|ram_block~1229 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1229feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1229 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1229 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N23
dffeas \FD|RAM|ram_block~1293 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1293 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1293 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1261feeder (
// Equation(s):
// \FD|RAM|ram_block~1261feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1261feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1261feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1261feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N21
dffeas \FD|RAM|ram_block~1261 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1261feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1261 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1261 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N15
dffeas \FD|RAM|ram_block~1197 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1197 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1197 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2341 (
// Equation(s):
// \FD|RAM|ram_block~2341_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1261_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1197_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1261_q ),
	.datac(\FD|RAM|ram_block~1197_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2341_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2341 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2342 (
// Equation(s):
// \FD|RAM|ram_block~2342_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2341_combout  & ((\FD|RAM|ram_block~1293_q ))) # (!\FD|RAM|ram_block~2341_combout  & (\FD|RAM|ram_block~1229_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2341_combout ))))

	.dataa(\FD|RAM|ram_block~1229_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~1293_q ),
	.datad(\FD|RAM|ram_block~2341_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2342_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2342 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2345 (
// Equation(s):
// \FD|RAM|ram_block~2345_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (\FD|ULA|MUX|Mux29~1_combout )) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2342_combout ))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (\FD|RAM|ram_block~2344_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2344_combout ),
	.datad(\FD|RAM|ram_block~2342_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2345_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2345 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~2345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2348 (
// Equation(s):
// \FD|RAM|ram_block~2348_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2345_combout  & (\FD|RAM|ram_block~2347_combout )) # (!\FD|RAM|ram_block~2345_combout  & ((\FD|RAM|ram_block~2340_combout ))))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2345_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~2347_combout ),
	.datac(\FD|RAM|ram_block~2340_combout ),
	.datad(\FD|RAM|ram_block~2345_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2348_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2348 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N16
cycloneive_lcell_comb \FD|RAM|ram_block~813feeder (
// Equation(s):
// \FD|RAM|ram_block~813feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~813feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~813feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~813feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N17
dffeas \FD|RAM|ram_block~813 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~813feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~813 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~813 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N17
dffeas \FD|RAM|ram_block~941 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~941 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~941 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N11
dffeas \FD|RAM|ram_block~557 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~557 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~557 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N12
cycloneive_lcell_comb \FD|RAM|ram_block~685feeder (
// Equation(s):
// \FD|RAM|ram_block~685feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~685feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~685feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~685feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N13
dffeas \FD|RAM|ram_block~685 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~685feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~685 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~685 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2353 (
// Equation(s):
// \FD|RAM|ram_block~2353_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout ) # ((\FD|RAM|ram_block~685_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (!\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~557_q )))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~557_q ),
	.datad(\FD|RAM|ram_block~685_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2353_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2353 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~2353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2354 (
// Equation(s):
// \FD|RAM|ram_block~2354_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2353_combout  & ((\FD|RAM|ram_block~941_q ))) # (!\FD|RAM|ram_block~2353_combout  & (\FD|RAM|ram_block~813_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2353_combout ))))

	.dataa(\FD|RAM|ram_block~813_q ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~941_q ),
	.datad(\FD|RAM|ram_block~2353_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2354_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2354 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N18
cycloneive_lcell_comb \FD|RAM|ram_block~877feeder (
// Equation(s):
// \FD|RAM|ram_block~877feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~877feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~877feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~877feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N19
dffeas \FD|RAM|ram_block~877 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~877feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~877 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~877 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N0
cycloneive_lcell_comb \FD|RAM|ram_block~749feeder (
// Equation(s):
// \FD|RAM|ram_block~749feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~749feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~749feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~749feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N1
dffeas \FD|RAM|ram_block~749 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~749feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~749 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~749 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N3
dffeas \FD|RAM|ram_block~621 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~621 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~621 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2351 (
// Equation(s):
// \FD|RAM|ram_block~2351_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~749_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~621_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~749_q ),
	.datac(\FD|RAM|ram_block~621_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2351_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2351 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N23
dffeas \FD|RAM|ram_block~1005 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1005 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1005 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2352 (
// Equation(s):
// \FD|RAM|ram_block~2352_combout  = (\FD|RAM|ram_block~2351_combout  & (((\FD|RAM|ram_block~1005_q ) # (!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~2351_combout  & (\FD|RAM|ram_block~877_q  & ((\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~877_q ),
	.datab(\FD|RAM|ram_block~2351_combout ),
	.datac(\FD|RAM|ram_block~1005_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2352_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2352 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~2352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2355 (
// Equation(s):
// \FD|RAM|ram_block~2355_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout ) # (\FD|RAM|ram_block~2352_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (\FD|RAM|ram_block~2354_combout  & (!\FD|ULA|MUX|Mux31~1_combout )))

	.dataa(\FD|RAM|ram_block~2354_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~2352_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2355_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2355 .lut_mask = 16'hCEC2;
defparam \FD|RAM|ram_block~2355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N12
cycloneive_lcell_comb \FD|RAM|ram_block~781feeder (
// Equation(s):
// \FD|RAM|ram_block~781feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~781feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~781feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~781feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N13
dffeas \FD|RAM|ram_block~781 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~781feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~781 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~781 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N23
dffeas \FD|RAM|ram_block~1037 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1037_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1037 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1037 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N20
cycloneive_lcell_comb \FD|RAM|ram_block~909feeder (
// Equation(s):
// \FD|RAM|ram_block~909feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~909feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~909feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~909feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N21
dffeas \FD|RAM|ram_block~909 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~909feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~909 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~909 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N7
dffeas \FD|RAM|ram_block~653 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~653 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~653 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2356 (
// Equation(s):
// \FD|RAM|ram_block~2356_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~909_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~653_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~909_q ),
	.datac(\FD|RAM|ram_block~653_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2356_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2356 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2357 (
// Equation(s):
// \FD|RAM|ram_block~2357_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2356_combout  & ((\FD|RAM|ram_block~1037_q ))) # (!\FD|RAM|ram_block~2356_combout  & (\FD|RAM|ram_block~781_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2356_combout ))))

	.dataa(\FD|RAM|ram_block~781_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1037_q ),
	.datad(\FD|RAM|ram_block~2356_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2357_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2357 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N26
cycloneive_lcell_comb \FD|RAM|ram_block~845feeder (
// Equation(s):
// \FD|RAM|ram_block~845feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~845feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~845feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~845feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N27
dffeas \FD|RAM|ram_block~845 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~845feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~845 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~845 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N23
dffeas \FD|RAM|ram_block~589 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~589 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~589 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2349 (
// Equation(s):
// \FD|RAM|ram_block~2349_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~845_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~589_q )))))

	.dataa(\FD|RAM|ram_block~845_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~589_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2349_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2349 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N24
cycloneive_lcell_comb \FD|RAM|ram_block~717feeder (
// Equation(s):
// \FD|RAM|ram_block~717feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~717feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~717feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~717feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N25
dffeas \FD|RAM|ram_block~717 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~717feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~717 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~717 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N17
dffeas \FD|RAM|ram_block~973 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~973 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~973 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2350 (
// Equation(s):
// \FD|RAM|ram_block~2350_combout  = (\FD|RAM|ram_block~2349_combout  & (((\FD|RAM|ram_block~973_q ) # (!\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|RAM|ram_block~2349_combout  & (\FD|RAM|ram_block~717_q  & ((\FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|RAM|ram_block~2349_combout ),
	.datab(\FD|RAM|ram_block~717_q ),
	.datac(\FD|RAM|ram_block~973_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2350_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2350 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~2350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2358 (
// Equation(s):
// \FD|RAM|ram_block~2358_combout  = (\FD|RAM|ram_block~2355_combout  & ((\FD|RAM|ram_block~2357_combout ) # ((!\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|RAM|ram_block~2355_combout  & (((\FD|ULA|MUX|Mux31~1_combout  & \FD|RAM|ram_block~2350_combout ))))

	.dataa(\FD|RAM|ram_block~2355_combout ),
	.datab(\FD|RAM|ram_block~2357_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~2350_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2358_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2358 .lut_mask = 16'hDA8A;
defparam \FD|RAM|ram_block~2358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \FD|RAM|ram_block~493feeder (
// Equation(s):
// \FD|RAM|ram_block~493feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~493feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~493feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~493feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N11
dffeas \FD|RAM|ram_block~493 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~493feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~493 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~493 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N31
dffeas \FD|RAM|ram_block~525 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~525 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~525 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N6
cycloneive_lcell_comb \FD|RAM|ram_block~461feeder (
// Equation(s):
// \FD|RAM|ram_block~461feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~461feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~461feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~461feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N7
dffeas \FD|RAM|ram_block~461 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~461feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~461 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~461 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N9
dffeas \FD|RAM|ram_block~429 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~429 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~429 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2366 (
// Equation(s):
// \FD|RAM|ram_block~2366_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~461_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~429_q )))))

	.dataa(\FD|RAM|ram_block~461_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~429_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2366_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2366 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2367 (
// Equation(s):
// \FD|RAM|ram_block~2367_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2366_combout  & ((\FD|RAM|ram_block~525_q ))) # (!\FD|RAM|ram_block~2366_combout  & (\FD|RAM|ram_block~493_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2366_combout ))))

	.dataa(\FD|RAM|ram_block~493_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~525_q ),
	.datad(\FD|RAM|ram_block~2366_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2367_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2367 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N28
cycloneive_lcell_comb \FD|RAM|ram_block~237feeder (
// Equation(s):
// \FD|RAM|ram_block~237feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~237feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~237feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~237feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N29
dffeas \FD|RAM|ram_block~237 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~237feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~237 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N23
dffeas \FD|RAM|ram_block~269 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~269 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~269 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N2
cycloneive_lcell_comb \FD|RAM|ram_block~205feeder (
// Equation(s):
// \FD|RAM|ram_block~205feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~205feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~205feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~205feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N3
dffeas \FD|RAM|ram_block~205 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~205feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~205 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~205 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N21
dffeas \FD|RAM|ram_block~173 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~173 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~173 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2359 (
// Equation(s):
// \FD|RAM|ram_block~2359_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~205_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~173_q )))))

	.dataa(\FD|RAM|ram_block~205_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~173_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2359_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2359 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2360 (
// Equation(s):
// \FD|RAM|ram_block~2360_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2359_combout  & ((\FD|RAM|ram_block~269_q ))) # (!\FD|RAM|ram_block~2359_combout  & (\FD|RAM|ram_block~237_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2359_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~237_q ),
	.datac(\FD|RAM|ram_block~269_q ),
	.datad(\FD|RAM|ram_block~2359_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2360_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2360 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N12
cycloneive_lcell_comb \FD|RAM|ram_block~333feeder (
// Equation(s):
// \FD|RAM|ram_block~333feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~333feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~333feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~333feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N13
dffeas \FD|RAM|ram_block~333 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~333feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~333 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~333 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N23
dffeas \FD|RAM|ram_block~397 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~397 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~397 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N12
cycloneive_lcell_comb \FD|RAM|ram_block~365feeder (
// Equation(s):
// \FD|RAM|ram_block~365feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~365feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~365feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~365feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N13
dffeas \FD|RAM|ram_block~365 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~365feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~365 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~365 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N17
dffeas \FD|RAM|ram_block~301 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~301 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~301 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2361 (
// Equation(s):
// \FD|RAM|ram_block~2361_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~365_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~301_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~365_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~301_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2361_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2361 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2362 (
// Equation(s):
// \FD|RAM|ram_block~2362_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2361_combout  & ((\FD|RAM|ram_block~397_q ))) # (!\FD|RAM|ram_block~2361_combout  & (\FD|RAM|ram_block~333_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2361_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~333_q ),
	.datac(\FD|RAM|ram_block~397_q ),
	.datad(\FD|RAM|ram_block~2361_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2362_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2362 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N4
cycloneive_lcell_comb \FD|RAM|ram_block~77feeder (
// Equation(s):
// \FD|RAM|ram_block~77feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~77feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~77feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~77feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N5
dffeas \FD|RAM|ram_block~77 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~77feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~77 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N29
dffeas \FD|RAM|ram_block~141 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~141 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~141 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
cycloneive_lcell_comb \FD|RAM|ram_block~109feeder (
// Equation(s):
// \FD|RAM|ram_block~109feeder_combout  = \FD|BANCO_REG|saidaB[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~109feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~109feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~109feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N9
dffeas \FD|RAM|ram_block~109 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~109feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~109 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N27
dffeas \FD|RAM|ram_block~45 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~45 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2363 (
// Equation(s):
// \FD|RAM|ram_block~2363_combout  = (\FD|ULA|MUX|Mux31~1_combout  & (((\FD|ULA|MUX|Mux30~1_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & ((\FD|ULA|MUX|Mux30~1_combout  & (\FD|RAM|ram_block~109_q )) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// ((\FD|RAM|ram_block~45_q )))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~109_q ),
	.datac(\FD|RAM|ram_block~45_q ),
	.datad(\FD|ULA|MUX|Mux30~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2363_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2363 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2364 (
// Equation(s):
// \FD|RAM|ram_block~2364_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2363_combout  & ((\FD|RAM|ram_block~141_q ))) # (!\FD|RAM|ram_block~2363_combout  & (\FD|RAM|ram_block~77_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2363_combout ))))

	.dataa(\FD|RAM|ram_block~77_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~141_q ),
	.datad(\FD|RAM|ram_block~2363_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2364_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2364 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2365 (
// Equation(s):
// \FD|RAM|ram_block~2365_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2362_combout ) # ((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (((!\FD|ULA|MUX|Mux29~1_combout  & \FD|RAM|ram_block~2364_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~2362_combout ),
	.datac(\FD|ULA|MUX|Mux29~1_combout ),
	.datad(\FD|RAM|ram_block~2364_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2365_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2365 .lut_mask = 16'hADA8;
defparam \FD|RAM|ram_block~2365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2368 (
// Equation(s):
// \FD|RAM|ram_block~2368_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2365_combout  & (\FD|RAM|ram_block~2367_combout )) # (!\FD|RAM|ram_block~2365_combout  & ((\FD|RAM|ram_block~2360_combout ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2365_combout ))))

	.dataa(\FD|RAM|ram_block~2367_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2360_combout ),
	.datad(\FD|RAM|ram_block~2365_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2368_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2368 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2369 (
// Equation(s):
// \FD|RAM|ram_block~2369_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout )) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~2358_combout )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~2368_combout )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~2358_combout ),
	.datad(\FD|RAM|ram_block~2368_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2369_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2369 .lut_mask = 16'hD9C8;
defparam \FD|RAM|ram_block~2369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2380 (
// Equation(s):
// \FD|RAM|ram_block~2380_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2369_combout  & (\FD|RAM|ram_block~2379_combout )) # (!\FD|RAM|ram_block~2369_combout  & ((\FD|RAM|ram_block~2348_combout ))))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~2369_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~2379_combout ),
	.datac(\FD|RAM|ram_block~2348_combout ),
	.datad(\FD|RAM|ram_block~2369_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2380_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2380 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N26
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[6]~29 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[6]~29_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (\FD|comb~0_combout  & ((\FD|RAM|ram_block~2380_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (((\FD|ULA|MUX|Mux25~1_combout ))))

	.dataa(\UCFD|HAB_LE_MEM~0_combout ),
	.datab(\FD|comb~0_combout ),
	.datac(\FD|ULA|MUX|Mux25~1_combout ),
	.datad(\FD|RAM|ram_block~2380_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[6]~29 .lut_mask = 16'hD850;
defparam \FD|MUX_ULA_MEM|q[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N4
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[7]~36 (
// Equation(s):
// \FD|MUX_RT_IMM|q[7]~36_combout  = (\FD|MUX_RT_IMM|q[30]~15_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [36])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a25 
// )))))

	.dataa(\FD|BANCO_REG|Mux63~4_combout ),
	.datab(\FD|MUX_RT_IMM|q[30]~15_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [36]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[7]~36 .lut_mask = 16'hC480;
defparam \FD|MUX_RT_IMM|q[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N20
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[6]~6 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[6]~6_combout  = (\FD|BANCO_REG|saidaA[6]~27_combout  & ((\FD|ULA|SOMA|CarryOut[5]~5_combout ) # (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[6]~37_combout )))) # (!\FD|BANCO_REG|saidaA[6]~27_combout  & 
// (\FD|ULA|SOMA|CarryOut[5]~5_combout  & (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[6]~37_combout ))))

	.dataa(\FD|BANCO_REG|saidaA[6]~27_combout ),
	.datab(\FD|UC_ULA|q[2]~1_combout ),
	.datac(\FD|MUX_RT_IMM|q[6]~37_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[5]~5_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[6]~6 .lut_mask = 16'hBE28;
defparam \FD|ULA|SOMA|CarryOut[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N22
cycloneive_lcell_comb \FD|ULA|MUX|Mux24~0 (
// Equation(s):
// \FD|ULA|MUX|Mux24~0_combout  = \FD|MUX_RT_IMM|q[7]~36_combout  $ (\FD|UC_ULA|q[2]~1_combout  $ (((\FD|UC_ULA|q[1]~0_combout  & \FD|ULA|SOMA|CarryOut[6]~6_combout ))))

	.dataa(\FD|MUX_RT_IMM|q[7]~36_combout ),
	.datab(\FD|UC_ULA|q[1]~0_combout ),
	.datac(\FD|UC_ULA|q[2]~1_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[6]~6_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux24~0 .lut_mask = 16'h965A;
defparam \FD|ULA|MUX|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N27
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[36] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[7]~26 (
// Equation(s):
// \FD|BANCO_REG|saidaA[7]~26_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0_bypass [36]))) # (!\FD|BANCO_REG|Mux31~1_combout  & (\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a25 
// ))))

	.dataa(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\FD|BANCO_REG|Equal0~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [36]),
	.datad(\FD|BANCO_REG|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[7]~26 .lut_mask = 16'hC088;
defparam \FD|BANCO_REG|saidaA[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N28
cycloneive_lcell_comb \FD|ULA|MUX|Mux24~1 (
// Equation(s):
// \FD|ULA|MUX|Mux24~1_combout  = (\FD|ULA|MUX|Mux24~0_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|BANCO_REG|saidaA[7]~26_combout ) # (\FD|UC_ULA|q[0]~2_combout ))))) # (!\FD|ULA|MUX|Mux24~0_combout  & (\FD|BANCO_REG|saidaA[7]~26_combout  & 
// (\FD|UC_ULA|q[0]~2_combout  $ (\FD|UC_ULA|q[1]~0_combout ))))

	.dataa(\FD|ULA|MUX|Mux24~0_combout ),
	.datab(\FD|BANCO_REG|saidaA[7]~26_combout ),
	.datac(\FD|UC_ULA|q[0]~2_combout ),
	.datad(\FD|UC_ULA|q[1]~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux24~1 .lut_mask = 16'h06E8;
defparam \FD|ULA|MUX|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N24
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[7]~15 (
// Equation(s):
// \FD|BANCO_REG|saidaB[7]~15_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [36])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a25 
// )))))

	.dataa(\FD|BANCO_REG|Equal1~0_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_1_bypass [36]),
	.datac(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a25 ),
	.datad(\FD|BANCO_REG|Mux63~4_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[7]~15 .lut_mask = 16'h88A0;
defparam \FD|BANCO_REG|saidaB[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2030feeder (
// Equation(s):
// \FD|RAM|ram_block~2030feeder_combout  = \FD|BANCO_REG|saidaB[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2030feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2030feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2030feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N23
dffeas \FD|RAM|ram_block~2030 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2030feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2030_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2030 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2030 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N22
cycloneive_lcell_comb \FD|RAM|ram_block~1902feeder (
// Equation(s):
// \FD|RAM|ram_block~1902feeder_combout  = \FD|BANCO_REG|saidaB[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1902feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1902feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1902feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N23
dffeas \FD|RAM|ram_block~1902 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1902feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1902 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1902 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y34_N21
dffeas \FD|RAM|ram_block~1646 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1646 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1646 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2412 (
// Equation(s):
// \FD|RAM|ram_block~2412_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1902_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1646_q )))))

	.dataa(\FD|RAM|ram_block~1902_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1646_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2412_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2412 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N9
dffeas \FD|RAM|ram_block~1774 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1774 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1774 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2413 (
// Equation(s):
// \FD|RAM|ram_block~2413_combout  = (\FD|RAM|ram_block~2412_combout  & ((\FD|RAM|ram_block~2030_q ) # ((!\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|RAM|ram_block~2412_combout  & (((\FD|RAM|ram_block~1774_q  & \FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|RAM|ram_block~2030_q ),
	.datab(\FD|RAM|ram_block~2412_combout ),
	.datac(\FD|RAM|ram_block~1774_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2413_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2413 .lut_mask = 16'hB8CC;
defparam \FD|RAM|ram_block~2413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N14
cycloneive_lcell_comb \FD|RAM|ram_block~1806feeder (
// Equation(s):
// \FD|RAM|ram_block~1806feeder_combout  = \FD|BANCO_REG|saidaB[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1806feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1806feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1806feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N15
dffeas \FD|RAM|ram_block~1806 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1806feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1806 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1806 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N11
dffeas \FD|RAM|ram_block~1678 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1678 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1678 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2419 (
// Equation(s):
// \FD|RAM|ram_block~2419_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1806_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1678_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~1806_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1678_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2419_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2419 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N25
dffeas \FD|RAM|ram_block~2062 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2062_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2062 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2062 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N29
dffeas \FD|RAM|ram_block~1934 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1934 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1934 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2420 (
// Equation(s):
// \FD|RAM|ram_block~2420_combout  = (\FD|RAM|ram_block~2419_combout  & ((\FD|RAM|ram_block~2062_q ) # ((!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~2419_combout  & (((\FD|RAM|ram_block~1934_q  & \FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~2419_combout ),
	.datab(\FD|RAM|ram_block~2062_q ),
	.datac(\FD|RAM|ram_block~1934_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2420_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2420 .lut_mask = 16'hD8AA;
defparam \FD|RAM|ram_block~2420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1838feeder (
// Equation(s):
// \FD|RAM|ram_block~1838feeder_combout  = \FD|BANCO_REG|saidaB[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1838feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1838feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1838feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N21
dffeas \FD|RAM|ram_block~1838 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1838feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1838 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1838 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N15
dffeas \FD|RAM|ram_block~1582 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1582 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1582 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2416 (
// Equation(s):
// \FD|RAM|ram_block~2416_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1838_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1582_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1838_q ),
	.datac(\FD|RAM|ram_block~1582_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2416_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2416 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N31
dffeas \FD|RAM|ram_block~1966 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1966 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1966 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1710feeder (
// Equation(s):
// \FD|RAM|ram_block~1710feeder_combout  = \FD|BANCO_REG|saidaB[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1710feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1710feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1710feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N13
dffeas \FD|RAM|ram_block~1710 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1710feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1710 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1710 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2417 (
// Equation(s):
// \FD|RAM|ram_block~2417_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2416_combout  & (\FD|RAM|ram_block~1966_q )) # (!\FD|RAM|ram_block~2416_combout  & ((\FD|RAM|ram_block~1710_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (\FD|RAM|ram_block~2416_combout ))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~2416_combout ),
	.datac(\FD|RAM|ram_block~1966_q ),
	.datad(\FD|RAM|ram_block~1710_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2417_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2417 .lut_mask = 16'hE6C4;
defparam \FD|RAM|ram_block~2417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1870feeder (
// Equation(s):
// \FD|RAM|ram_block~1870feeder_combout  = \FD|BANCO_REG|saidaB[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1870feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1870feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1870feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N19
dffeas \FD|RAM|ram_block~1870 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1870feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1870 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1870 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N29
dffeas \FD|RAM|ram_block~1998 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1998 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1998 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1742feeder (
// Equation(s):
// \FD|RAM|ram_block~1742feeder_combout  = \FD|BANCO_REG|saidaB[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1742feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1742feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1742feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N19
dffeas \FD|RAM|ram_block~1742 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1742feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1742 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1742 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N13
dffeas \FD|RAM|ram_block~1614 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1614 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1614 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2414 (
// Equation(s):
// \FD|RAM|ram_block~2414_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1742_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1614_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1742_q ),
	.datac(\FD|RAM|ram_block~1614_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2414_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2414 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2415 (
// Equation(s):
// \FD|RAM|ram_block~2415_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2414_combout  & ((\FD|RAM|ram_block~1998_q ))) # (!\FD|RAM|ram_block~2414_combout  & (\FD|RAM|ram_block~1870_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2414_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~1870_q ),
	.datac(\FD|RAM|ram_block~1998_q ),
	.datad(\FD|RAM|ram_block~2414_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2415_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2415 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2418 (
// Equation(s):
// \FD|RAM|ram_block~2418_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2415_combout ))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (\FD|RAM|ram_block~2417_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~2417_combout ),
	.datac(\FD|RAM|ram_block~2415_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2418_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2418 .lut_mask = 16'hFA44;
defparam \FD|RAM|ram_block~2418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2421 (
// Equation(s):
// \FD|RAM|ram_block~2421_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2418_combout  & ((\FD|RAM|ram_block~2420_combout ))) # (!\FD|RAM|ram_block~2418_combout  & (\FD|RAM|ram_block~2413_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2418_combout ))))

	.dataa(\FD|RAM|ram_block~2413_combout ),
	.datab(\FD|RAM|ram_block~2420_combout ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|RAM|ram_block~2418_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2421_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2421 .lut_mask = 16'hCFA0;
defparam \FD|RAM|ram_block~2421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N30
cycloneive_lcell_comb \FD|RAM|ram_block~974feeder (
// Equation(s):
// \FD|RAM|ram_block~974feeder_combout  = \FD|BANCO_REG|saidaB[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~974feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~974feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~974feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N31
dffeas \FD|RAM|ram_block~974 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~974feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~974 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~974 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N17
dffeas \FD|RAM|ram_block~718 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~718 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~718 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N28
cycloneive_lcell_comb \FD|RAM|ram_block~846feeder (
// Equation(s):
// \FD|RAM|ram_block~846feeder_combout  = \FD|BANCO_REG|saidaB[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~846feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~846feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~846feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N29
dffeas \FD|RAM|ram_block~846 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~846feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~846 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~846 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N11
dffeas \FD|RAM|ram_block~590 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~590 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~590 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2381 (
// Equation(s):
// \FD|RAM|ram_block~2381_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~846_q ) # ((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (((\FD|RAM|ram_block~590_q  & !\FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~846_q ),
	.datac(\FD|RAM|ram_block~590_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2381_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2381 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2382 (
// Equation(s):
// \FD|RAM|ram_block~2382_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2381_combout  & (\FD|RAM|ram_block~974_q )) # (!\FD|RAM|ram_block~2381_combout  & ((\FD|RAM|ram_block~718_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2381_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~974_q ),
	.datac(\FD|RAM|ram_block~718_q ),
	.datad(\FD|RAM|ram_block~2381_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2382_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2382 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N30
cycloneive_lcell_comb \FD|RAM|ram_block~1038feeder (
// Equation(s):
// \FD|RAM|ram_block~1038feeder_combout  = \FD|BANCO_REG|saidaB[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1038feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1038feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1038feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N31
dffeas \FD|RAM|ram_block~1038 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1038feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1038_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1038 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1038 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N1
dffeas \FD|RAM|ram_block~782 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~782 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~782 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N14
cycloneive_lcell_comb \FD|RAM|ram_block~910feeder (
// Equation(s):
// \FD|RAM|ram_block~910feeder_combout  = \FD|BANCO_REG|saidaB[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~910feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~910feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~910feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N15
dffeas \FD|RAM|ram_block~910 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~910feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~910 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~910 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N7
dffeas \FD|RAM|ram_block~654 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~654 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~654 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2388 (
// Equation(s):
// \FD|RAM|ram_block~2388_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~910_q ) # ((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (((\FD|RAM|ram_block~654_q  & !\FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~910_q ),
	.datac(\FD|RAM|ram_block~654_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2388_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2388 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2389 (
// Equation(s):
// \FD|RAM|ram_block~2389_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2388_combout  & (\FD|RAM|ram_block~1038_q )) # (!\FD|RAM|ram_block~2388_combout  & ((\FD|RAM|ram_block~782_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2388_combout ))))

	.dataa(\FD|RAM|ram_block~1038_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~782_q ),
	.datad(\FD|RAM|ram_block~2388_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2389_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2389 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N0
cycloneive_lcell_comb \FD|RAM|ram_block~878feeder (
// Equation(s):
// \FD|RAM|ram_block~878feeder_combout  = \FD|BANCO_REG|saidaB[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~878feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~878feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~878feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N1
dffeas \FD|RAM|ram_block~878 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~878feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~878 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~878 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N7
dffeas \FD|RAM|ram_block~1006 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1006 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1006 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N2
cycloneive_lcell_comb \FD|RAM|ram_block~750feeder (
// Equation(s):
// \FD|RAM|ram_block~750feeder_combout  = \FD|BANCO_REG|saidaB[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~750feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~750feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~750feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N3
dffeas \FD|RAM|ram_block~750 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~750feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~750 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~750 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N21
dffeas \FD|RAM|ram_block~622 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~622 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~622 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2383 (
// Equation(s):
// \FD|RAM|ram_block~2383_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~750_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~622_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~750_q ),
	.datac(\FD|RAM|ram_block~622_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2383_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2383 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2384 (
// Equation(s):
// \FD|RAM|ram_block~2384_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2383_combout  & ((\FD|RAM|ram_block~1006_q ))) # (!\FD|RAM|ram_block~2383_combout  & (\FD|RAM|ram_block~878_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2383_combout ))))

	.dataa(\FD|RAM|ram_block~878_q ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~1006_q ),
	.datad(\FD|RAM|ram_block~2383_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2384_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2384 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N20
cycloneive_lcell_comb \FD|RAM|ram_block~686feeder (
// Equation(s):
// \FD|RAM|ram_block~686feeder_combout  = \FD|BANCO_REG|saidaB[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~686feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~686feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~686feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N21
dffeas \FD|RAM|ram_block~686 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~686feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~686 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~686 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N29
dffeas \FD|RAM|ram_block~558 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~558 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~558 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2385 (
// Equation(s):
// \FD|RAM|ram_block~2385_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~686_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~558_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~686_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~558_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2385_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2385 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N18
cycloneive_lcell_comb \FD|RAM|ram_block~814feeder (
// Equation(s):
// \FD|RAM|ram_block~814feeder_combout  = \FD|BANCO_REG|saidaB[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~814feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~814feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~814feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N19
dffeas \FD|RAM|ram_block~814 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~814feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~814 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~814 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N29
dffeas \FD|RAM|ram_block~942 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~942 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~942 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2386 (
// Equation(s):
// \FD|RAM|ram_block~2386_combout  = (\FD|RAM|ram_block~2385_combout  & (((\FD|RAM|ram_block~942_q ) # (!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~2385_combout  & (\FD|RAM|ram_block~814_q  & ((\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~2385_combout ),
	.datab(\FD|RAM|ram_block~814_q ),
	.datac(\FD|RAM|ram_block~942_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2386_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2386 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~2386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2387 (
// Equation(s):
// \FD|RAM|ram_block~2387_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2384_combout ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~2386_combout  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~2384_combout ),
	.datac(\FD|RAM|ram_block~2386_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2387_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2387 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2390 (
// Equation(s):
// \FD|RAM|ram_block~2390_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2387_combout  & ((\FD|RAM|ram_block~2389_combout ))) # (!\FD|RAM|ram_block~2387_combout  & (\FD|RAM|ram_block~2382_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2387_combout ))))

	.dataa(\FD|RAM|ram_block~2382_combout ),
	.datab(\FD|RAM|ram_block~2389_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~2387_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2390_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2390 .lut_mask = 16'hCFA0;
defparam \FD|RAM|ram_block~2390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \FD|RAM|ram_block~494feeder (
// Equation(s):
// \FD|RAM|ram_block~494feeder_combout  = \FD|BANCO_REG|saidaB[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~494feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~494feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~494feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N25
dffeas \FD|RAM|ram_block~494 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~494feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~494 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~494 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N19
dffeas \FD|RAM|ram_block~526 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~526 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~526 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N18
cycloneive_lcell_comb \FD|RAM|ram_block~462feeder (
// Equation(s):
// \FD|RAM|ram_block~462feeder_combout  = \FD|BANCO_REG|saidaB[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~462feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~462feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~462feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N19
dffeas \FD|RAM|ram_block~462 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~462feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~462 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~462 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N21
dffeas \FD|RAM|ram_block~430 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~430 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~430 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2408 (
// Equation(s):
// \FD|RAM|ram_block~2408_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~462_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~430_q )))))

	.dataa(\FD|RAM|ram_block~462_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~430_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2408_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2408 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2409 (
// Equation(s):
// \FD|RAM|ram_block~2409_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2408_combout  & ((\FD|RAM|ram_block~526_q ))) # (!\FD|RAM|ram_block~2408_combout  & (\FD|RAM|ram_block~494_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2408_combout ))))

	.dataa(\FD|RAM|ram_block~494_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~526_q ),
	.datad(\FD|RAM|ram_block~2408_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2409_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2409 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N16
cycloneive_lcell_comb \FD|RAM|ram_block~238feeder (
// Equation(s):
// \FD|RAM|ram_block~238feeder_combout  = \FD|BANCO_REG|saidaB[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~238feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~238feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~238feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N17
dffeas \FD|RAM|ram_block~238 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~238feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~238 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~238 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N15
dffeas \FD|RAM|ram_block~270 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~270 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~270 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N10
cycloneive_lcell_comb \FD|RAM|ram_block~206feeder (
// Equation(s):
// \FD|RAM|ram_block~206feeder_combout  = \FD|BANCO_REG|saidaB[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~206feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~206feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~206feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N11
dffeas \FD|RAM|ram_block~206 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~206feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~206 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~206 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N13
dffeas \FD|RAM|ram_block~174 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~174 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~174 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2401 (
// Equation(s):
// \FD|RAM|ram_block~2401_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~206_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~174_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~206_q ),
	.datac(\FD|RAM|ram_block~174_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2401_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2401 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2402 (
// Equation(s):
// \FD|RAM|ram_block~2402_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2401_combout  & ((\FD|RAM|ram_block~270_q ))) # (!\FD|RAM|ram_block~2401_combout  & (\FD|RAM|ram_block~238_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2401_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~238_q ),
	.datac(\FD|RAM|ram_block~270_q ),
	.datad(\FD|RAM|ram_block~2401_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2402_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2402 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N12
cycloneive_lcell_comb \FD|RAM|ram_block~78feeder (
// Equation(s):
// \FD|RAM|ram_block~78feeder_combout  = \FD|BANCO_REG|saidaB[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~78feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~78feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~78feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N13
dffeas \FD|RAM|ram_block~78 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~78 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N23
dffeas \FD|RAM|ram_block~142 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~142 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~142 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N18
cycloneive_lcell_comb \FD|RAM|ram_block~110feeder (
// Equation(s):
// \FD|RAM|ram_block~110feeder_combout  = \FD|BANCO_REG|saidaB[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~110feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~110feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~110feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N19
dffeas \FD|RAM|ram_block~110 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~110feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~110 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N25
dffeas \FD|RAM|ram_block~46 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~46 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2405 (
// Equation(s):
// \FD|RAM|ram_block~2405_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~110_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~46_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~110_q ),
	.datac(\FD|RAM|ram_block~46_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2405_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2405 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2406 (
// Equation(s):
// \FD|RAM|ram_block~2406_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2405_combout  & ((\FD|RAM|ram_block~142_q ))) # (!\FD|RAM|ram_block~2405_combout  & (\FD|RAM|ram_block~78_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2405_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~78_q ),
	.datac(\FD|RAM|ram_block~142_q ),
	.datad(\FD|RAM|ram_block~2405_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2406_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2406 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N14
cycloneive_lcell_comb \FD|RAM|ram_block~334feeder (
// Equation(s):
// \FD|RAM|ram_block~334feeder_combout  = \FD|BANCO_REG|saidaB[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~334feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~334feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~334feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N15
dffeas \FD|RAM|ram_block~334 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~334feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~334 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~334 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N19
dffeas \FD|RAM|ram_block~398 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~398 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~398 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N22
cycloneive_lcell_comb \FD|RAM|ram_block~366feeder (
// Equation(s):
// \FD|RAM|ram_block~366feeder_combout  = \FD|BANCO_REG|saidaB[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~366feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~366feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~366feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N23
dffeas \FD|RAM|ram_block~366 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~366feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~366 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~366 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N13
dffeas \FD|RAM|ram_block~302 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~302 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~302 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2403 (
// Equation(s):
// \FD|RAM|ram_block~2403_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~366_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~302_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~366_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~302_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2403_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2403 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2404 (
// Equation(s):
// \FD|RAM|ram_block~2404_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2403_combout  & ((\FD|RAM|ram_block~398_q ))) # (!\FD|RAM|ram_block~2403_combout  & (\FD|RAM|ram_block~334_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2403_combout ))))

	.dataa(\FD|RAM|ram_block~334_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~398_q ),
	.datad(\FD|RAM|ram_block~2403_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2404_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2404 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2407 (
// Equation(s):
// \FD|RAM|ram_block~2407_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout ) # ((\FD|RAM|ram_block~2404_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (!\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~2406_combout )))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2406_combout ),
	.datad(\FD|RAM|ram_block~2404_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2407_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2407 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~2407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2410 (
// Equation(s):
// \FD|RAM|ram_block~2410_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2407_combout  & (\FD|RAM|ram_block~2409_combout )) # (!\FD|RAM|ram_block~2407_combout  & ((\FD|RAM|ram_block~2402_combout ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2407_combout ))))

	.dataa(\FD|RAM|ram_block~2409_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2402_combout ),
	.datad(\FD|RAM|ram_block~2407_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2410_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2410 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N30
cycloneive_lcell_comb \FD|RAM|ram_block~1486feeder (
// Equation(s):
// \FD|RAM|ram_block~1486feeder_combout  = \FD|BANCO_REG|saidaB[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1486feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1486feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1486feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N31
dffeas \FD|RAM|ram_block~1486 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1486feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1486 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1486 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N19
dffeas \FD|RAM|ram_block~1550 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1550 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1550 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N22
cycloneive_lcell_comb \FD|RAM|ram_block~1518feeder (
// Equation(s):
// \FD|RAM|ram_block~1518feeder_combout  = \FD|BANCO_REG|saidaB[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1518feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1518feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1518feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N23
dffeas \FD|RAM|ram_block~1518 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1518feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1518 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1518 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N1
dffeas \FD|RAM|ram_block~1454 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1454 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1454 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2398 (
// Equation(s):
// \FD|RAM|ram_block~2398_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1518_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1454_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1518_q ),
	.datac(\FD|RAM|ram_block~1454_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2398_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2398 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2399 (
// Equation(s):
// \FD|RAM|ram_block~2399_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2398_combout  & ((\FD|RAM|ram_block~1550_q ))) # (!\FD|RAM|ram_block~2398_combout  & (\FD|RAM|ram_block~1486_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2398_combout ))))

	.dataa(\FD|RAM|ram_block~1486_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~1550_q ),
	.datad(\FD|RAM|ram_block~2398_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2399_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2399 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1390feeder (
// Equation(s):
// \FD|RAM|ram_block~1390feeder_combout  = \FD|BANCO_REG|saidaB[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1390feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1390feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1390feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N29
dffeas \FD|RAM|ram_block~1390 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1390feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1390 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1390 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N13
dffeas \FD|RAM|ram_block~1422 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1422 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1422 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1358feeder (
// Equation(s):
// \FD|RAM|ram_block~1358feeder_combout  = \FD|BANCO_REG|saidaB[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1358feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1358feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1358feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N29
dffeas \FD|RAM|ram_block~1358 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1358feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1358 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1358 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N17
dffeas \FD|RAM|ram_block~1326 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1326 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1326 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2391 (
// Equation(s):
// \FD|RAM|ram_block~2391_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1358_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1326_q )))))

	.dataa(\FD|RAM|ram_block~1358_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1326_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2391_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2391 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2392 (
// Equation(s):
// \FD|RAM|ram_block~2392_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2391_combout  & ((\FD|RAM|ram_block~1422_q ))) # (!\FD|RAM|ram_block~2391_combout  & (\FD|RAM|ram_block~1390_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2391_combout ))))

	.dataa(\FD|RAM|ram_block~1390_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1422_q ),
	.datad(\FD|RAM|ram_block~2391_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2392_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2392 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N5
dffeas \FD|RAM|ram_block~1134 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1134 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1134 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N7
dffeas \FD|RAM|ram_block~1166 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1166 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1166 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N10
cycloneive_lcell_comb \FD|RAM|ram_block~1102feeder (
// Equation(s):
// \FD|RAM|ram_block~1102feeder_combout  = \FD|BANCO_REG|saidaB[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1102feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1102feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1102feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N11
dffeas \FD|RAM|ram_block~1102 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1102feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1102 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1102 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N29
dffeas \FD|RAM|ram_block~1070 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1070_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1070 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1070 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2395 (
// Equation(s):
// \FD|RAM|ram_block~2395_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1102_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1070_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1102_q ),
	.datac(\FD|RAM|ram_block~1070_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2395_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2395 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2396 (
// Equation(s):
// \FD|RAM|ram_block~2396_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2395_combout  & ((\FD|RAM|ram_block~1166_q ))) # (!\FD|RAM|ram_block~2395_combout  & (\FD|RAM|ram_block~1134_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2395_combout ))))

	.dataa(\FD|RAM|ram_block~1134_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1166_q ),
	.datad(\FD|RAM|ram_block~2395_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2396_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2396 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1230feeder (
// Equation(s):
// \FD|RAM|ram_block~1230feeder_combout  = \FD|BANCO_REG|saidaB[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1230feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1230feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1230feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N25
dffeas \FD|RAM|ram_block~1230 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1230feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1230 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1230 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N7
dffeas \FD|RAM|ram_block~1294 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1294 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1294 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N30
cycloneive_lcell_comb \FD|RAM|ram_block~1262feeder (
// Equation(s):
// \FD|RAM|ram_block~1262feeder_combout  = \FD|BANCO_REG|saidaB[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1262feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1262feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1262feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N31
dffeas \FD|RAM|ram_block~1262 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1262feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1262 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1262 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N21
dffeas \FD|RAM|ram_block~1198 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1198 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1198 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2393 (
// Equation(s):
// \FD|RAM|ram_block~2393_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1262_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1198_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1262_q ),
	.datac(\FD|RAM|ram_block~1198_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2393_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2393 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2394 (
// Equation(s):
// \FD|RAM|ram_block~2394_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2393_combout  & ((\FD|RAM|ram_block~1294_q ))) # (!\FD|RAM|ram_block~2393_combout  & (\FD|RAM|ram_block~1230_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2393_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~1230_q ),
	.datac(\FD|RAM|ram_block~1294_q ),
	.datad(\FD|RAM|ram_block~2393_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2394_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2394 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2397 (
// Equation(s):
// \FD|RAM|ram_block~2397_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (\FD|ULA|MUX|Mux29~1_combout )) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2394_combout ))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (\FD|RAM|ram_block~2396_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2396_combout ),
	.datad(\FD|RAM|ram_block~2394_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2397_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2397 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~2397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2400 (
// Equation(s):
// \FD|RAM|ram_block~2400_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2397_combout  & (\FD|RAM|ram_block~2399_combout )) # (!\FD|RAM|ram_block~2397_combout  & ((\FD|RAM|ram_block~2392_combout ))))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2397_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~2399_combout ),
	.datac(\FD|RAM|ram_block~2392_combout ),
	.datad(\FD|RAM|ram_block~2397_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2400_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2400 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2411 (
// Equation(s):
// \FD|RAM|ram_block~2411_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (\FD|ULA|MUX|Mux26~1_combout )) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2400_combout ))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (\FD|RAM|ram_block~2410_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~2410_combout ),
	.datad(\FD|RAM|ram_block~2400_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2411_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2411 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~2411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2422 (
// Equation(s):
// \FD|RAM|ram_block~2422_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2411_combout  & (\FD|RAM|ram_block~2421_combout )) # (!\FD|RAM|ram_block~2411_combout  & ((\FD|RAM|ram_block~2390_combout ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2411_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~2421_combout ),
	.datac(\FD|RAM|ram_block~2390_combout ),
	.datad(\FD|RAM|ram_block~2411_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2422_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2422 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[7]~28 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[7]~28_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (((\FD|comb~0_combout  & \FD|RAM|ram_block~2422_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (\FD|ULA|MUX|Mux24~1_combout ))

	.dataa(\UCFD|HAB_LE_MEM~0_combout ),
	.datab(\FD|ULA|MUX|Mux24~1_combout ),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~2422_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[7]~28 .lut_mask = 16'hE444;
defparam \FD|MUX_ULA_MEM|q[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N10
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[8]~25 (
// Equation(s):
// \FD|BANCO_REG|saidaA[8]~25_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & (\FD|BANCO_REG|registrador_rtl_0_bypass [35])) # (!\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a24 
// )))))

	.dataa(\FD|BANCO_REG|Equal0~0_combout ),
	.datab(\FD|BANCO_REG|Mux31~1_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [35]),
	.datad(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[8]~25 .lut_mask = 16'hA280;
defparam \FD|BANCO_REG|saidaA[8]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N2
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[7]~7 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[7]~7_combout  = (\FD|BANCO_REG|saidaA[7]~26_combout  & ((\FD|ULA|SOMA|CarryOut[6]~6_combout ) # (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[7]~36_combout )))) # (!\FD|BANCO_REG|saidaA[7]~26_combout  & 
// (\FD|ULA|SOMA|CarryOut[6]~6_combout  & (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[7]~36_combout ))))

	.dataa(\FD|UC_ULA|q[2]~1_combout ),
	.datab(\FD|MUX_RT_IMM|q[7]~36_combout ),
	.datac(\FD|BANCO_REG|saidaA[7]~26_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[6]~6_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[7]~7 .lut_mask = 16'hF660;
defparam \FD|ULA|SOMA|CarryOut[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N25
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[35] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[8]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[35] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N24
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[8]~35 (
// Equation(s):
// \FD|MUX_RT_IMM|q[8]~35_combout  = (\FD|MUX_RT_IMM|q[30]~15_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [35]))) # (!\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a24 
// ))))

	.dataa(\FD|BANCO_REG|Mux63~4_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a24 ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [35]),
	.datad(\FD|MUX_RT_IMM|q[30]~15_combout ),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[8]~35_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[8]~35 .lut_mask = 16'hE400;
defparam \FD|MUX_RT_IMM|q[8]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N10
cycloneive_lcell_comb \FD|ULA|MUX|Mux23~0 (
// Equation(s):
// \FD|ULA|MUX|Mux23~0_combout  = \FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[8]~35_combout  $ (((\FD|UC_ULA|q[1]~0_combout  & \FD|ULA|SOMA|CarryOut[7]~7_combout ))))

	.dataa(\FD|UC_ULA|q[2]~1_combout ),
	.datab(\FD|UC_ULA|q[1]~0_combout ),
	.datac(\FD|ULA|SOMA|CarryOut[7]~7_combout ),
	.datad(\FD|MUX_RT_IMM|q[8]~35_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux23~0 .lut_mask = 16'h956A;
defparam \FD|ULA|MUX|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N8
cycloneive_lcell_comb \FD|ULA|MUX|Mux23~1 (
// Equation(s):
// \FD|ULA|MUX|Mux23~1_combout  = (\FD|BANCO_REG|saidaA[8]~25_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|UC_ULA|q[0]~2_combout ) # (\FD|ULA|MUX|Mux23~0_combout ))))) # (!\FD|BANCO_REG|saidaA[8]~25_combout  & (\FD|ULA|MUX|Mux23~0_combout  & 
// (\FD|UC_ULA|q[1]~0_combout  $ (\FD|UC_ULA|q[0]~2_combout ))))

	.dataa(\FD|BANCO_REG|saidaA[8]~25_combout ),
	.datab(\FD|UC_ULA|q[1]~0_combout ),
	.datac(\FD|UC_ULA|q[0]~2_combout ),
	.datad(\FD|ULA|MUX|Mux23~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux23~1 .lut_mask = 16'h3628;
defparam \FD|ULA|MUX|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N18
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[8]~16 (
// Equation(s):
// \FD|BANCO_REG|saidaB[8]~16_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [35]))) # (!\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a24 
// ))))

	.dataa(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a24 ),
	.datab(\FD|BANCO_REG|registrador_rtl_1_bypass [35]),
	.datac(\FD|BANCO_REG|Equal1~0_combout ),
	.datad(\FD|BANCO_REG|Mux63~4_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[8]~16 .lut_mask = 16'hC0A0;
defparam \FD|BANCO_REG|saidaB[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2031feeder (
// Equation(s):
// \FD|RAM|ram_block~2031feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2031feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2031feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~2031feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N11
dffeas \FD|RAM|ram_block~2031 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2031feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2031_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2031 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2031 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1903feeder (
// Equation(s):
// \FD|RAM|ram_block~1903feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1903feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1903feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1903feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N17
dffeas \FD|RAM|ram_block~1903 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1903feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1903 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1903 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y34_N19
dffeas \FD|RAM|ram_block~1647 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1647 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1647 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2454 (
// Equation(s):
// \FD|RAM|ram_block~2454_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1903_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1647_q )))))

	.dataa(\FD|RAM|ram_block~1903_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1647_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2454_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2454 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N25
dffeas \FD|RAM|ram_block~1775 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1775 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1775 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2455 (
// Equation(s):
// \FD|RAM|ram_block~2455_combout  = (\FD|RAM|ram_block~2454_combout  & ((\FD|RAM|ram_block~2031_q ) # ((!\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|RAM|ram_block~2454_combout  & (((\FD|RAM|ram_block~1775_q  & \FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|RAM|ram_block~2031_q ),
	.datab(\FD|RAM|ram_block~2454_combout ),
	.datac(\FD|RAM|ram_block~1775_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2455_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2455 .lut_mask = 16'hB8CC;
defparam \FD|RAM|ram_block~2455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2063feeder (
// Equation(s):
// \FD|RAM|ram_block~2063feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2063feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2063feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~2063feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N17
dffeas \FD|RAM|ram_block~2063 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2063feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2063_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2063 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2063 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N13
dffeas \FD|RAM|ram_block~1935 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1935 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1935 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1807feeder (
// Equation(s):
// \FD|RAM|ram_block~1807feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1807feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1807feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1807feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N1
dffeas \FD|RAM|ram_block~1807 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1807feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1807 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1807 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N11
dffeas \FD|RAM|ram_block~1679 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1679 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1679 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2461 (
// Equation(s):
// \FD|RAM|ram_block~2461_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1807_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1679_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~1807_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1679_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2461_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2461 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2462 (
// Equation(s):
// \FD|RAM|ram_block~2462_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2461_combout  & (\FD|RAM|ram_block~2063_q )) # (!\FD|RAM|ram_block~2461_combout  & ((\FD|RAM|ram_block~1935_q ))))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2461_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~2063_q ),
	.datac(\FD|RAM|ram_block~1935_q ),
	.datad(\FD|RAM|ram_block~2461_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2462_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2462 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1871feeder (
// Equation(s):
// \FD|RAM|ram_block~1871feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1871feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1871feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1871feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N25
dffeas \FD|RAM|ram_block~1871 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1871feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1871 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1871 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N7
dffeas \FD|RAM|ram_block~1999 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1999 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1999 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1743feeder (
// Equation(s):
// \FD|RAM|ram_block~1743feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1743feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1743feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1743feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N13
dffeas \FD|RAM|ram_block~1743 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1743feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1743 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1743 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N27
dffeas \FD|RAM|ram_block~1615 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1615 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1615 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2456 (
// Equation(s):
// \FD|RAM|ram_block~2456_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~1743_q )) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// ((\FD|RAM|ram_block~1615_q )))))

	.dataa(\FD|RAM|ram_block~1743_q ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~1615_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2456_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2456 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2457 (
// Equation(s):
// \FD|RAM|ram_block~2457_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2456_combout  & ((\FD|RAM|ram_block~1999_q ))) # (!\FD|RAM|ram_block~2456_combout  & (\FD|RAM|ram_block~1871_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2456_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~1871_q ),
	.datac(\FD|RAM|ram_block~1999_q ),
	.datad(\FD|RAM|ram_block~2456_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2457_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2457 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1711feeder (
// Equation(s):
// \FD|RAM|ram_block~1711feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1711feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1711feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1711feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N29
dffeas \FD|RAM|ram_block~1711 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1711feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1711 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1711 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N15
dffeas \FD|RAM|ram_block~1967 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1967 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1967 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1839feeder (
// Equation(s):
// \FD|RAM|ram_block~1839feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1839feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1839feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1839feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N29
dffeas \FD|RAM|ram_block~1839 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1839feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1839 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1839 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N27
dffeas \FD|RAM|ram_block~1583 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1583 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1583 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2458 (
// Equation(s):
// \FD|RAM|ram_block~2458_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1839_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1583_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1839_q ),
	.datac(\FD|RAM|ram_block~1583_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2458_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2458 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2459 (
// Equation(s):
// \FD|RAM|ram_block~2459_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2458_combout  & ((\FD|RAM|ram_block~1967_q ))) # (!\FD|RAM|ram_block~2458_combout  & (\FD|RAM|ram_block~1711_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2458_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1711_q ),
	.datac(\FD|RAM|ram_block~1967_q ),
	.datad(\FD|RAM|ram_block~2458_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2459_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2459 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2460 (
// Equation(s):
// \FD|RAM|ram_block~2460_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2457_combout ) # ((\FD|ULA|MUX|Mux30~1_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & (((!\FD|ULA|MUX|Mux30~1_combout  & \FD|RAM|ram_block~2459_combout ))))

	.dataa(\FD|RAM|ram_block~2457_combout ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|RAM|ram_block~2459_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2460_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2460 .lut_mask = 16'hCBC8;
defparam \FD|RAM|ram_block~2460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2463 (
// Equation(s):
// \FD|RAM|ram_block~2463_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2460_combout  & ((\FD|RAM|ram_block~2462_combout ))) # (!\FD|RAM|ram_block~2460_combout  & (\FD|RAM|ram_block~2455_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2460_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~2455_combout ),
	.datac(\FD|RAM|ram_block~2462_combout ),
	.datad(\FD|RAM|ram_block~2460_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2463_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2463 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneive_lcell_comb \FD|RAM|ram_block~719feeder (
// Equation(s):
// \FD|RAM|ram_block~719feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~719feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~719feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~719feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N5
dffeas \FD|RAM|ram_block~719 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~719feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~719 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~719 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N1
dffeas \FD|RAM|ram_block~975 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~975 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~975 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N0
cycloneive_lcell_comb \FD|RAM|ram_block~847feeder (
// Equation(s):
// \FD|RAM|ram_block~847feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~847feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~847feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~847feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N1
dffeas \FD|RAM|ram_block~847 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~847feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~847 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~847 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N5
dffeas \FD|RAM|ram_block~591 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~591 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~591 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2433 (
// Equation(s):
// \FD|RAM|ram_block~2433_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~847_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~591_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~847_q ),
	.datac(\FD|RAM|ram_block~591_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2433_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2433 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2434 (
// Equation(s):
// \FD|RAM|ram_block~2434_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2433_combout  & ((\FD|RAM|ram_block~975_q ))) # (!\FD|RAM|ram_block~2433_combout  & (\FD|RAM|ram_block~719_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2433_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~719_q ),
	.datac(\FD|RAM|ram_block~975_q ),
	.datad(\FD|RAM|ram_block~2433_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2434_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2434 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N12
cycloneive_lcell_comb \FD|RAM|ram_block~783feeder (
// Equation(s):
// \FD|RAM|ram_block~783feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~783feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~783feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~783feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N13
dffeas \FD|RAM|ram_block~783 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~783feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~783 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~783 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N27
dffeas \FD|RAM|ram_block~1039 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1039_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1039 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1039 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N28
cycloneive_lcell_comb \FD|RAM|ram_block~911feeder (
// Equation(s):
// \FD|RAM|ram_block~911feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~911feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~911feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~911feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N29
dffeas \FD|RAM|ram_block~911 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~911feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~911 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~911 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N29
dffeas \FD|RAM|ram_block~655 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~655 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~655 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2440 (
// Equation(s):
// \FD|RAM|ram_block~2440_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~911_q ) # ((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (((\FD|RAM|ram_block~655_q  & !\FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|RAM|ram_block~911_q ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~655_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2440_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2440 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2441 (
// Equation(s):
// \FD|RAM|ram_block~2441_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2440_combout  & ((\FD|RAM|ram_block~1039_q ))) # (!\FD|RAM|ram_block~2440_combout  & (\FD|RAM|ram_block~783_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2440_combout ))))

	.dataa(\FD|RAM|ram_block~783_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1039_q ),
	.datad(\FD|RAM|ram_block~2440_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2441_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2441 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N2
cycloneive_lcell_comb \FD|RAM|ram_block~687feeder (
// Equation(s):
// \FD|RAM|ram_block~687feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~687feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~687feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~687feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N3
dffeas \FD|RAM|ram_block~687 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~687feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~687 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~687 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y27_N9
dffeas \FD|RAM|ram_block~559 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~559 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~559 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2437 (
// Equation(s):
// \FD|RAM|ram_block~2437_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~687_q )) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// ((\FD|RAM|ram_block~559_q )))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~687_q ),
	.datac(\FD|RAM|ram_block~559_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2437_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2437 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N16
cycloneive_lcell_comb \FD|RAM|ram_block~815feeder (
// Equation(s):
// \FD|RAM|ram_block~815feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~815feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~815feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~815feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N17
dffeas \FD|RAM|ram_block~815 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~815feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~815 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~815 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y28_N19
dffeas \FD|RAM|ram_block~943 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~943 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~943 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2438 (
// Equation(s):
// \FD|RAM|ram_block~2438_combout  = (\FD|RAM|ram_block~2437_combout  & (((\FD|RAM|ram_block~943_q ) # (!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~2437_combout  & (\FD|RAM|ram_block~815_q  & ((\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~2437_combout ),
	.datab(\FD|RAM|ram_block~815_q ),
	.datac(\FD|RAM|ram_block~943_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2438_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2438 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~2438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N10
cycloneive_lcell_comb \FD|RAM|ram_block~751feeder (
// Equation(s):
// \FD|RAM|ram_block~751feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~751feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~751feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~751feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N11
dffeas \FD|RAM|ram_block~751 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~751feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~751 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~751 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N11
dffeas \FD|RAM|ram_block~623 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~623 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~623 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2435 (
// Equation(s):
// \FD|RAM|ram_block~2435_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~751_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~623_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~751_q ),
	.datac(\FD|RAM|ram_block~623_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2435_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2435 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N20
cycloneive_lcell_comb \FD|RAM|ram_block~879feeder (
// Equation(s):
// \FD|RAM|ram_block~879feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~879feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~879feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~879feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y29_N21
dffeas \FD|RAM|ram_block~879 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~879feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~879 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~879 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N27
dffeas \FD|RAM|ram_block~1007 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1007 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1007 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2436 (
// Equation(s):
// \FD|RAM|ram_block~2436_combout  = (\FD|RAM|ram_block~2435_combout  & (((\FD|RAM|ram_block~1007_q ) # (!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~2435_combout  & (\FD|RAM|ram_block~879_q  & ((\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~2435_combout ),
	.datab(\FD|RAM|ram_block~879_q ),
	.datac(\FD|RAM|ram_block~1007_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2436_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2436 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~2436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2439 (
// Equation(s):
// \FD|RAM|ram_block~2439_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout ) # ((\FD|RAM|ram_block~2436_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (!\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~2438_combout )))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~2438_combout ),
	.datad(\FD|RAM|ram_block~2436_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2439_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2439 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~2439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2442 (
// Equation(s):
// \FD|RAM|ram_block~2442_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2439_combout  & ((\FD|RAM|ram_block~2441_combout ))) # (!\FD|RAM|ram_block~2439_combout  & (\FD|RAM|ram_block~2434_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2439_combout ))))

	.dataa(\FD|RAM|ram_block~2434_combout ),
	.datab(\FD|RAM|ram_block~2441_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~2439_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2442_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2442 .lut_mask = 16'hCFA0;
defparam \FD|RAM|ram_block~2442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
cycloneive_lcell_comb \FD|RAM|ram_block~495feeder (
// Equation(s):
// \FD|RAM|ram_block~495feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~495feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~495feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~495feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N19
dffeas \FD|RAM|ram_block~495 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~495feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~495 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~495 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N31
dffeas \FD|RAM|ram_block~527 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~527 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~527 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N22
cycloneive_lcell_comb \FD|RAM|ram_block~463feeder (
// Equation(s):
// \FD|RAM|ram_block~463feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~463feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~463feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~463feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N23
dffeas \FD|RAM|ram_block~463 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~463feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~463 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~463 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N13
dffeas \FD|RAM|ram_block~431 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~431 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~431 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2450 (
// Equation(s):
// \FD|RAM|ram_block~2450_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~463_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~431_q )))))

	.dataa(\FD|RAM|ram_block~463_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~431_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2450_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2450 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2451 (
// Equation(s):
// \FD|RAM|ram_block~2451_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2450_combout  & ((\FD|RAM|ram_block~527_q ))) # (!\FD|RAM|ram_block~2450_combout  & (\FD|RAM|ram_block~495_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2450_combout ))))

	.dataa(\FD|RAM|ram_block~495_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~527_q ),
	.datad(\FD|RAM|ram_block~2450_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2451_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2451 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \FD|RAM|ram_block~239feeder (
// Equation(s):
// \FD|RAM|ram_block~239feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~239feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~239feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~239feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N25
dffeas \FD|RAM|ram_block~239 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~239feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~239 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~239 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N3
dffeas \FD|RAM|ram_block~271 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~271 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~271 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N6
cycloneive_lcell_comb \FD|RAM|ram_block~207feeder (
// Equation(s):
// \FD|RAM|ram_block~207feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~207feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~207feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~207feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N7
dffeas \FD|RAM|ram_block~207 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~207feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~207 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~207 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N17
dffeas \FD|RAM|ram_block~175 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~175 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~175 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2443 (
// Equation(s):
// \FD|RAM|ram_block~2443_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~207_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~175_q )))))

	.dataa(\FD|RAM|ram_block~207_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~175_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2443_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2443 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2444 (
// Equation(s):
// \FD|RAM|ram_block~2444_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2443_combout  & ((\FD|RAM|ram_block~271_q ))) # (!\FD|RAM|ram_block~2443_combout  & (\FD|RAM|ram_block~239_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2443_combout ))))

	.dataa(\FD|RAM|ram_block~239_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~271_q ),
	.datad(\FD|RAM|ram_block~2443_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2444_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2444 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N14
cycloneive_lcell_comb \FD|RAM|ram_block~79feeder (
// Equation(s):
// \FD|RAM|ram_block~79feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~79feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~79feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~79feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N15
dffeas \FD|RAM|ram_block~79 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~79feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~79 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N5
dffeas \FD|RAM|ram_block~143 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~143 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~143 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N16
cycloneive_lcell_comb \FD|RAM|ram_block~111feeder (
// Equation(s):
// \FD|RAM|ram_block~111feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~111feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~111feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~111feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N17
dffeas \FD|RAM|ram_block~111 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~111feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~111 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N25
dffeas \FD|RAM|ram_block~47 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~47 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2447 (
// Equation(s):
// \FD|RAM|ram_block~2447_combout  = (\FD|ULA|MUX|Mux31~1_combout  & (((\FD|ULA|MUX|Mux30~1_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & ((\FD|ULA|MUX|Mux30~1_combout  & (\FD|RAM|ram_block~111_q )) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// ((\FD|RAM|ram_block~47_q )))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~111_q ),
	.datac(\FD|RAM|ram_block~47_q ),
	.datad(\FD|ULA|MUX|Mux30~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2447_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2447 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2448 (
// Equation(s):
// \FD|RAM|ram_block~2448_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2447_combout  & ((\FD|RAM|ram_block~143_q ))) # (!\FD|RAM|ram_block~2447_combout  & (\FD|RAM|ram_block~79_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2447_combout ))))

	.dataa(\FD|RAM|ram_block~79_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~143_q ),
	.datad(\FD|RAM|ram_block~2447_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2448_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2448 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N28
cycloneive_lcell_comb \FD|RAM|ram_block~335feeder (
// Equation(s):
// \FD|RAM|ram_block~335feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~335feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~335feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~335feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N29
dffeas \FD|RAM|ram_block~335 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~335feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~335 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~335 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N15
dffeas \FD|RAM|ram_block~399 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~399 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~399 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N16
cycloneive_lcell_comb \FD|RAM|ram_block~367feeder (
// Equation(s):
// \FD|RAM|ram_block~367feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~367feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~367feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~367feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N17
dffeas \FD|RAM|ram_block~367 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~367feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~367 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~367 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N9
dffeas \FD|RAM|ram_block~303 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~303 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~303 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2445 (
// Equation(s):
// \FD|RAM|ram_block~2445_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~367_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~303_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~367_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~303_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2445_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2445 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2446 (
// Equation(s):
// \FD|RAM|ram_block~2446_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2445_combout  & ((\FD|RAM|ram_block~399_q ))) # (!\FD|RAM|ram_block~2445_combout  & (\FD|RAM|ram_block~335_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2445_combout ))))

	.dataa(\FD|RAM|ram_block~335_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~399_q ),
	.datad(\FD|RAM|ram_block~2445_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2446_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2446 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2449 (
// Equation(s):
// \FD|RAM|ram_block~2449_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout ) # ((\FD|RAM|ram_block~2446_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (!\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~2448_combout )))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2448_combout ),
	.datad(\FD|RAM|ram_block~2446_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2449_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2449 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~2449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2452 (
// Equation(s):
// \FD|RAM|ram_block~2452_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2449_combout  & (\FD|RAM|ram_block~2451_combout )) # (!\FD|RAM|ram_block~2449_combout  & ((\FD|RAM|ram_block~2444_combout ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2449_combout ))))

	.dataa(\FD|RAM|ram_block~2451_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2444_combout ),
	.datad(\FD|RAM|ram_block~2449_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2452_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2452 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2453 (
// Equation(s):
// \FD|RAM|ram_block~2453_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2442_combout ) # ((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (((!\FD|ULA|MUX|Mux26~1_combout  & \FD|RAM|ram_block~2452_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~2442_combout ),
	.datac(\FD|ULA|MUX|Mux26~1_combout ),
	.datad(\FD|RAM|ram_block~2452_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2453_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2453 .lut_mask = 16'hADA8;
defparam \FD|RAM|ram_block~2453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1551feeder (
// Equation(s):
// \FD|RAM|ram_block~1551feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1551feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1551feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1551feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N1
dffeas \FD|RAM|ram_block~1551 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1551feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1551 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1551 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N11
dffeas \FD|RAM|ram_block~1487 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1487 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1487 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1519feeder (
// Equation(s):
// \FD|RAM|ram_block~1519feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1519feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1519feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1519feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N21
dffeas \FD|RAM|ram_block~1519 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1519feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1519 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1519 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N15
dffeas \FD|RAM|ram_block~1455 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1455 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1455 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2430 (
// Equation(s):
// \FD|RAM|ram_block~2430_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1519_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1455_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~1519_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1455_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2430_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2430 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2431 (
// Equation(s):
// \FD|RAM|ram_block~2431_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2430_combout  & (\FD|RAM|ram_block~1551_q )) # (!\FD|RAM|ram_block~2430_combout  & ((\FD|RAM|ram_block~1487_q ))))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2430_combout ))))

	.dataa(\FD|RAM|ram_block~1551_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~1487_q ),
	.datad(\FD|RAM|ram_block~2430_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2431_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2431 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1231feeder (
// Equation(s):
// \FD|RAM|ram_block~1231feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1231feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1231feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1231feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N13
dffeas \FD|RAM|ram_block~1231 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1231feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1231 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1231 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N26
cycloneive_lcell_comb \FD|RAM|ram_block~1263feeder (
// Equation(s):
// \FD|RAM|ram_block~1263feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1263feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1263feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1263feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N27
dffeas \FD|RAM|ram_block~1263 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1263feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1263 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1263 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N5
dffeas \FD|RAM|ram_block~1199 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1199 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1199 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2425 (
// Equation(s):
// \FD|RAM|ram_block~2425_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1263_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1199_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~1263_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1199_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2425_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2425 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N22
cycloneive_lcell_comb \FD|RAM|ram_block~1295feeder (
// Equation(s):
// \FD|RAM|ram_block~1295feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1295feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1295feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1295feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N23
dffeas \FD|RAM|ram_block~1295 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1295feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1295 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1295 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2426 (
// Equation(s):
// \FD|RAM|ram_block~2426_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2425_combout  & ((\FD|RAM|ram_block~1295_q ))) # (!\FD|RAM|ram_block~2425_combout  & (\FD|RAM|ram_block~1231_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2425_combout ))))

	.dataa(\FD|RAM|ram_block~1231_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~2425_combout ),
	.datad(\FD|RAM|ram_block~1295_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2426_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2426 .lut_mask = 16'hF838;
defparam \FD|RAM|ram_block~2426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N17
dffeas \FD|RAM|ram_block~1135 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1135 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1135 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N31
dffeas \FD|RAM|ram_block~1167 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1167 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1167 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1103feeder (
// Equation(s):
// \FD|RAM|ram_block~1103feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1103feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1103feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1103feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N9
dffeas \FD|RAM|ram_block~1103 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1103 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1103 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N25
dffeas \FD|RAM|ram_block~1071 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1071_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1071 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1071 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2427 (
// Equation(s):
// \FD|RAM|ram_block~2427_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1103_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1071_q )))))

	.dataa(\FD|RAM|ram_block~1103_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1071_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2427_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2427 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2428 (
// Equation(s):
// \FD|RAM|ram_block~2428_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2427_combout  & ((\FD|RAM|ram_block~1167_q ))) # (!\FD|RAM|ram_block~2427_combout  & (\FD|RAM|ram_block~1135_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2427_combout ))))

	.dataa(\FD|RAM|ram_block~1135_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1167_q ),
	.datad(\FD|RAM|ram_block~2427_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2428_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2428 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2429 (
// Equation(s):
// \FD|RAM|ram_block~2429_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (\FD|ULA|MUX|Mux29~1_combout )) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~2426_combout )) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// ((\FD|RAM|ram_block~2428_combout )))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2426_combout ),
	.datad(\FD|RAM|ram_block~2428_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2429_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2429 .lut_mask = 16'hD9C8;
defparam \FD|RAM|ram_block~2429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1423feeder (
// Equation(s):
// \FD|RAM|ram_block~1423feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1423feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1423feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1423feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N25
dffeas \FD|RAM|ram_block~1423 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1423feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1423 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1423 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N1
dffeas \FD|RAM|ram_block~1391 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1391 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1391 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1359feeder (
// Equation(s):
// \FD|RAM|ram_block~1359feeder_combout  = \FD|BANCO_REG|saidaB[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1359feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1359feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1359feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N19
dffeas \FD|RAM|ram_block~1359 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1359feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1359 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1359 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N3
dffeas \FD|RAM|ram_block~1327 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1327 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1327 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2423 (
// Equation(s):
// \FD|RAM|ram_block~2423_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1359_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1327_q )))))

	.dataa(\FD|RAM|ram_block~1359_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1327_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2423_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2423 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2424 (
// Equation(s):
// \FD|RAM|ram_block~2424_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2423_combout  & (\FD|RAM|ram_block~1423_q )) # (!\FD|RAM|ram_block~2423_combout  & ((\FD|RAM|ram_block~1391_q ))))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2423_combout ))))

	.dataa(\FD|RAM|ram_block~1423_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1391_q ),
	.datad(\FD|RAM|ram_block~2423_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2424_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2424 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2432 (
// Equation(s):
// \FD|RAM|ram_block~2432_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2429_combout  & (\FD|RAM|ram_block~2431_combout )) # (!\FD|RAM|ram_block~2429_combout  & ((\FD|RAM|ram_block~2424_combout ))))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2429_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~2431_combout ),
	.datac(\FD|RAM|ram_block~2429_combout ),
	.datad(\FD|RAM|ram_block~2424_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2432_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2432 .lut_mask = 16'hDAD0;
defparam \FD|RAM|ram_block~2432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2464 (
// Equation(s):
// \FD|RAM|ram_block~2464_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2453_combout  & (\FD|RAM|ram_block~2463_combout )) # (!\FD|RAM|ram_block~2453_combout  & ((\FD|RAM|ram_block~2432_combout ))))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~2453_combout ))))

	.dataa(\FD|RAM|ram_block~2463_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~2453_combout ),
	.datad(\FD|RAM|ram_block~2432_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2464_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2464 .lut_mask = 16'hBCB0;
defparam \FD|RAM|ram_block~2464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[8]~27 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[8]~27_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (((\FD|comb~0_combout  & \FD|RAM|ram_block~2464_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (\FD|ULA|MUX|Mux23~1_combout ))

	.dataa(\UCFD|HAB_LE_MEM~0_combout ),
	.datab(\FD|ULA|MUX|Mux23~1_combout ),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~2464_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[8]~27_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[8]~27 .lut_mask = 16'hE444;
defparam \FD|MUX_ULA_MEM|q[8]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N13
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[33] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[10]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N12
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[10]~23 (
// Equation(s):
// \FD|BANCO_REG|saidaA[10]~23_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0_bypass [33]))) # (!\FD|BANCO_REG|Mux31~1_combout  & 
// (\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|BANCO_REG|Mux31~1_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [33]),
	.datad(\FD|BANCO_REG|Equal0~0_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[10]~23 .lut_mask = 16'hE200;
defparam \FD|BANCO_REG|saidaA[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N9
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[33] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[10]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[33] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N14
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[10]~34 (
// Equation(s):
// \FD|MUX_RT_IMM|q[10]~34_combout  = (\FD|MUX_RT_IMM|q[30]~15_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [33])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a22 
// )))))

	.dataa(\FD|MUX_RT_IMM|q[30]~15_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_1_bypass [33]),
	.datac(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a22 ),
	.datad(\FD|BANCO_REG|Mux63~4_combout ),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[10]~34 .lut_mask = 16'h88A0;
defparam \FD|MUX_RT_IMM|q[10]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N17
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[34] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[9]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[34] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N16
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[9]~5 (
// Equation(s):
// \FD|BANCO_REG|saidaB[9]~5_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [34])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a23 
// )))))

	.dataa(\FD|BANCO_REG|Equal1~0_combout ),
	.datab(\FD|BANCO_REG|Mux63~4_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [34]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[9]~5 .lut_mask = 16'hA280;
defparam \FD|BANCO_REG|saidaB[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N28
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[9]~43 (
// Equation(s):
// \FD|MUX_RT_IMM|q[9]~43_combout  = (\FD|MEM_INST|q [26] & ((\FD|MEM_INST|q [27] & (\FD|MEM_INST|q [29])) # (!\FD|MEM_INST|q [27] & ((\FD|BANCO_REG|saidaB[9]~5_combout ))))) # (!\FD|MEM_INST|q [26] & (((\FD|BANCO_REG|saidaB[9]~5_combout ))))

	.dataa(\FD|MEM_INST|q [29]),
	.datab(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.datac(\FD|MEM_INST|q [26]),
	.datad(\FD|MEM_INST|q [27]),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[9]~43_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[9]~43 .lut_mask = 16'hACCC;
defparam \FD|MUX_RT_IMM|q[9]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N0
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[8]~8 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[8]~8_combout  = (\FD|BANCO_REG|saidaA[8]~25_combout  & ((\FD|ULA|SOMA|CarryOut[7]~7_combout ) # (\FD|MUX_RT_IMM|q[8]~35_combout  $ (\FD|UC_ULA|q[2]~1_combout )))) # (!\FD|BANCO_REG|saidaA[8]~25_combout  & 
// (\FD|ULA|SOMA|CarryOut[7]~7_combout  & (\FD|MUX_RT_IMM|q[8]~35_combout  $ (\FD|UC_ULA|q[2]~1_combout ))))

	.dataa(\FD|BANCO_REG|saidaA[8]~25_combout ),
	.datab(\FD|MUX_RT_IMM|q[8]~35_combout ),
	.datac(\FD|UC_ULA|q[2]~1_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[7]~7_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[8]~8 .lut_mask = 16'hBE28;
defparam \FD|ULA|SOMA|CarryOut[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N14
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[9]~9 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[9]~9_combout  = (\FD|BANCO_REG|saidaA[9]~24_combout  & ((\FD|ULA|SOMA|CarryOut[8]~8_combout ) # (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[9]~43_combout )))) # (!\FD|BANCO_REG|saidaA[9]~24_combout  & 
// (\FD|ULA|SOMA|CarryOut[8]~8_combout  & (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[9]~43_combout ))))

	.dataa(\FD|UC_ULA|q[2]~1_combout ),
	.datab(\FD|MUX_RT_IMM|q[9]~43_combout ),
	.datac(\FD|BANCO_REG|saidaA[9]~24_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[8]~8_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[9]~9 .lut_mask = 16'hF660;
defparam \FD|ULA|SOMA|CarryOut[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N2
cycloneive_lcell_comb \FD|ULA|MUX|Mux21~0 (
// Equation(s):
// \FD|ULA|MUX|Mux21~0_combout  = \FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[10]~34_combout  $ (((\FD|ULA|SOMA|CarryOut[9]~9_combout  & \FD|UC_ULA|q[1]~0_combout ))))

	.dataa(\FD|UC_ULA|q[2]~1_combout ),
	.datab(\FD|MUX_RT_IMM|q[10]~34_combout ),
	.datac(\FD|ULA|SOMA|CarryOut[9]~9_combout ),
	.datad(\FD|UC_ULA|q[1]~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux21~0 .lut_mask = 16'h9666;
defparam \FD|ULA|MUX|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N0
cycloneive_lcell_comb \FD|ULA|MUX|Mux21~1 (
// Equation(s):
// \FD|ULA|MUX|Mux21~1_combout  = (\FD|BANCO_REG|saidaA[10]~23_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|UC_ULA|q[0]~2_combout ) # (\FD|ULA|MUX|Mux21~0_combout ))))) # (!\FD|BANCO_REG|saidaA[10]~23_combout  & (\FD|ULA|MUX|Mux21~0_combout  & 
// (\FD|UC_ULA|q[1]~0_combout  $ (\FD|UC_ULA|q[0]~2_combout ))))

	.dataa(\FD|BANCO_REG|saidaA[10]~23_combout ),
	.datab(\FD|UC_ULA|q[1]~0_combout ),
	.datac(\FD|UC_ULA|q[0]~2_combout ),
	.datad(\FD|ULA|MUX|Mux21~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux21~1 .lut_mask = 16'h3628;
defparam \FD|ULA|MUX|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N26
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[10]~17 (
// Equation(s):
// \FD|BANCO_REG|saidaB[10]~17_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [33])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a22 
// )))))

	.dataa(\FD|BANCO_REG|registrador_rtl_1_bypass [33]),
	.datab(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a22 ),
	.datac(\FD|BANCO_REG|Mux63~4_combout ),
	.datad(\FD|BANCO_REG|Equal1~0_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[10]~17 .lut_mask = 16'hAC00;
defparam \FD|BANCO_REG|saidaB[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2065feeder (
// Equation(s):
// \FD|RAM|ram_block~2065feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2065feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2065feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2065feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N5
dffeas \FD|RAM|ram_block~2065 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2065feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2065_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2065 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2065 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N3
dffeas \FD|RAM|ram_block~1681 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1681 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1681 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1809feeder (
// Equation(s):
// \FD|RAM|ram_block~1809feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1809feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1809feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1809feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N29
dffeas \FD|RAM|ram_block~1809 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1809feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1809 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1809 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2545 (
// Equation(s):
// \FD|RAM|ram_block~2545_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (\FD|ULA|MUX|Mux29~1_combout )) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1809_q ))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (\FD|RAM|ram_block~1681_q ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1681_q ),
	.datad(\FD|RAM|ram_block~1809_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2545_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2545 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~2545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N27
dffeas \FD|RAM|ram_block~1937 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1937 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1937 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2546 (
// Equation(s):
// \FD|RAM|ram_block~2546_combout  = (\FD|RAM|ram_block~2545_combout  & ((\FD|RAM|ram_block~2065_q ) # ((!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~2545_combout  & (((\FD|RAM|ram_block~1937_q  & \FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~2065_q ),
	.datab(\FD|RAM|ram_block~2545_combout ),
	.datac(\FD|RAM|ram_block~1937_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2546_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2546 .lut_mask = 16'hB8CC;
defparam \FD|RAM|ram_block~2546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2033feeder (
// Equation(s):
// \FD|RAM|ram_block~2033feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2033feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2033feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2033feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N7
dffeas \FD|RAM|ram_block~2033 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2033feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2033_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2033 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2033 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y35_N29
dffeas \FD|RAM|ram_block~1777 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1777 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1777 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1905feeder (
// Equation(s):
// \FD|RAM|ram_block~1905feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1905feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1905feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1905feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N9
dffeas \FD|RAM|ram_block~1905 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1905feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1905 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1905 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y33_N11
dffeas \FD|RAM|ram_block~1649 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1649 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1649 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2538 (
// Equation(s):
// \FD|RAM|ram_block~2538_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1905_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1649_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1905_q ),
	.datac(\FD|RAM|ram_block~1649_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2538_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2538 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2539 (
// Equation(s):
// \FD|RAM|ram_block~2539_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2538_combout  & (\FD|RAM|ram_block~2033_q )) # (!\FD|RAM|ram_block~2538_combout  & ((\FD|RAM|ram_block~1777_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2538_combout ))))

	.dataa(\FD|RAM|ram_block~2033_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1777_q ),
	.datad(\FD|RAM|ram_block~2538_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2539_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2539 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1713feeder (
// Equation(s):
// \FD|RAM|ram_block~1713feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1713feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1713feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1713feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N5
dffeas \FD|RAM|ram_block~1713 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1713feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1713 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1713 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N27
dffeas \FD|RAM|ram_block~1969 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1969 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1969 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1841feeder (
// Equation(s):
// \FD|RAM|ram_block~1841feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1841feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1841feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1841feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N9
dffeas \FD|RAM|ram_block~1841 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1841feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1841 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1841 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N3
dffeas \FD|RAM|ram_block~1585 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1585 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1585 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2542 (
// Equation(s):
// \FD|RAM|ram_block~2542_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1841_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1585_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1841_q ),
	.datac(\FD|RAM|ram_block~1585_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2542_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2542 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2543 (
// Equation(s):
// \FD|RAM|ram_block~2543_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2542_combout  & ((\FD|RAM|ram_block~1969_q ))) # (!\FD|RAM|ram_block~2542_combout  & (\FD|RAM|ram_block~1713_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2542_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1713_q ),
	.datac(\FD|RAM|ram_block~1969_q ),
	.datad(\FD|RAM|ram_block~2542_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2543_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2543 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1873feeder (
// Equation(s):
// \FD|RAM|ram_block~1873feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1873feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1873feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1873feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N29
dffeas \FD|RAM|ram_block~1873 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1873feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1873 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1873 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N23
dffeas \FD|RAM|ram_block~2001 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2001 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1745feeder (
// Equation(s):
// \FD|RAM|ram_block~1745feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1745feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1745feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1745feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N29
dffeas \FD|RAM|ram_block~1745 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1745feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1745 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1745 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N11
dffeas \FD|RAM|ram_block~1617 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1617 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1617 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2540 (
// Equation(s):
// \FD|RAM|ram_block~2540_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~1745_q )) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// ((\FD|RAM|ram_block~1617_q )))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~1745_q ),
	.datac(\FD|RAM|ram_block~1617_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2540_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2540 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2541 (
// Equation(s):
// \FD|RAM|ram_block~2541_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2540_combout  & ((\FD|RAM|ram_block~2001_q ))) # (!\FD|RAM|ram_block~2540_combout  & (\FD|RAM|ram_block~1873_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2540_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~1873_q ),
	.datac(\FD|RAM|ram_block~2001_q ),
	.datad(\FD|RAM|ram_block~2540_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2541_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2541 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2544 (
// Equation(s):
// \FD|RAM|ram_block~2544_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2541_combout ))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (\FD|RAM|ram_block~2543_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~2543_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~2541_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2544_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2544 .lut_mask = 16'hF4A4;
defparam \FD|RAM|ram_block~2544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2547 (
// Equation(s):
// \FD|RAM|ram_block~2547_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2544_combout  & (\FD|RAM|ram_block~2546_combout )) # (!\FD|RAM|ram_block~2544_combout  & ((\FD|RAM|ram_block~2539_combout ))))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2544_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~2546_combout ),
	.datac(\FD|RAM|ram_block~2539_combout ),
	.datad(\FD|RAM|ram_block~2544_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2547_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2547 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N2
cycloneive_lcell_comb \FD|RAM|ram_block~1553feeder (
// Equation(s):
// \FD|RAM|ram_block~1553feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1553feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1553feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1553feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N3
dffeas \FD|RAM|ram_block~1553 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1553feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1553 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1553 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N23
dffeas \FD|RAM|ram_block~1489 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1489 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1489 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N14
cycloneive_lcell_comb \FD|RAM|ram_block~1521feeder (
// Equation(s):
// \FD|RAM|ram_block~1521feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1521feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1521feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1521feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N15
dffeas \FD|RAM|ram_block~1521 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1521feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1521 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1521 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N29
dffeas \FD|RAM|ram_block~1457 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1457 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1457 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2514 (
// Equation(s):
// \FD|RAM|ram_block~2514_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1521_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1457_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1521_q ),
	.datac(\FD|RAM|ram_block~1457_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2514_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2514 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2515 (
// Equation(s):
// \FD|RAM|ram_block~2515_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2514_combout  & (\FD|RAM|ram_block~1553_q )) # (!\FD|RAM|ram_block~2514_combout  & ((\FD|RAM|ram_block~1489_q ))))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2514_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~1553_q ),
	.datac(\FD|RAM|ram_block~1489_q ),
	.datad(\FD|RAM|ram_block~2514_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2515_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2515 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N22
cycloneive_lcell_comb \FD|RAM|ram_block~1425feeder (
// Equation(s):
// \FD|RAM|ram_block~1425feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1425feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1425feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1425feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N23
dffeas \FD|RAM|ram_block~1425 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1425feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1425 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1425 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N17
dffeas \FD|RAM|ram_block~1393 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1393 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1393 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N2
cycloneive_lcell_comb \FD|RAM|ram_block~1361feeder (
// Equation(s):
// \FD|RAM|ram_block~1361feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1361feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1361feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1361feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N3
dffeas \FD|RAM|ram_block~1361 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1361feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1361 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1361 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N9
dffeas \FD|RAM|ram_block~1329 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1329 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1329 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2507 (
// Equation(s):
// \FD|RAM|ram_block~2507_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1361_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1329_q )))))

	.dataa(\FD|RAM|ram_block~1361_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1329_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2507_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2507 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2508 (
// Equation(s):
// \FD|RAM|ram_block~2508_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2507_combout  & (\FD|RAM|ram_block~1425_q )) # (!\FD|RAM|ram_block~2507_combout  & ((\FD|RAM|ram_block~1393_q ))))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2507_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1425_q ),
	.datac(\FD|RAM|ram_block~1393_q ),
	.datad(\FD|RAM|ram_block~2507_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2508_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2508 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N30
cycloneive_lcell_comb \FD|RAM|ram_block~1137feeder (
// Equation(s):
// \FD|RAM|ram_block~1137feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1137feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1137feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1137feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N31
dffeas \FD|RAM|ram_block~1137 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1137feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1137 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1137 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N11
dffeas \FD|RAM|ram_block~1169 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1169 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1169 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N26
cycloneive_lcell_comb \FD|RAM|ram_block~1105feeder (
// Equation(s):
// \FD|RAM|ram_block~1105feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1105feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1105feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1105feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N27
dffeas \FD|RAM|ram_block~1105 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1105feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1105 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1105 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N1
dffeas \FD|RAM|ram_block~1073 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1073_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1073 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1073 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2511 (
// Equation(s):
// \FD|RAM|ram_block~2511_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1105_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1073_q )))))

	.dataa(\FD|RAM|ram_block~1105_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1073_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2511_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2511 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2512 (
// Equation(s):
// \FD|RAM|ram_block~2512_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2511_combout  & ((\FD|RAM|ram_block~1169_q ))) # (!\FD|RAM|ram_block~2511_combout  & (\FD|RAM|ram_block~1137_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2511_combout ))))

	.dataa(\FD|RAM|ram_block~1137_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1169_q ),
	.datad(\FD|RAM|ram_block~2511_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2512_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2512 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1233feeder (
// Equation(s):
// \FD|RAM|ram_block~1233feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1233feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1233feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1233feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N21
dffeas \FD|RAM|ram_block~1233 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1233feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1233 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1233 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N31
dffeas \FD|RAM|ram_block~1297 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1297 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1297 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1265feeder (
// Equation(s):
// \FD|RAM|ram_block~1265feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1265feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1265feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1265feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N1
dffeas \FD|RAM|ram_block~1265 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1265feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1265 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1265 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N11
dffeas \FD|RAM|ram_block~1201 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1201 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1201 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2509 (
// Equation(s):
// \FD|RAM|ram_block~2509_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1265_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1201_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~1265_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1201_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2509_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2509 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2510 (
// Equation(s):
// \FD|RAM|ram_block~2510_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2509_combout  & ((\FD|RAM|ram_block~1297_q ))) # (!\FD|RAM|ram_block~2509_combout  & (\FD|RAM|ram_block~1233_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2509_combout ))))

	.dataa(\FD|RAM|ram_block~1233_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~1297_q ),
	.datad(\FD|RAM|ram_block~2509_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2510_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2510 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2513 (
// Equation(s):
// \FD|RAM|ram_block~2513_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (\FD|ULA|MUX|Mux29~1_combout )) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2510_combout ))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (\FD|RAM|ram_block~2512_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2512_combout ),
	.datad(\FD|RAM|ram_block~2510_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2513_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2513 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~2513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2516 (
// Equation(s):
// \FD|RAM|ram_block~2516_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2513_combout  & (\FD|RAM|ram_block~2515_combout )) # (!\FD|RAM|ram_block~2513_combout  & ((\FD|RAM|ram_block~2508_combout ))))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2513_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~2515_combout ),
	.datac(\FD|RAM|ram_block~2508_combout ),
	.datad(\FD|RAM|ram_block~2513_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2516_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2516 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N0
cycloneive_lcell_comb \FD|RAM|ram_block~721feeder (
// Equation(s):
// \FD|RAM|ram_block~721feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~721feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~721feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~721feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N1
dffeas \FD|RAM|ram_block~721 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~721feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~721 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~721 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N17
dffeas \FD|RAM|ram_block~977 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~977 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~977 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N6
cycloneive_lcell_comb \FD|RAM|ram_block~849feeder (
// Equation(s):
// \FD|RAM|ram_block~849feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~849feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~849feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~849feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N7
dffeas \FD|RAM|ram_block~849 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~849feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~849 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~849 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N11
dffeas \FD|RAM|ram_block~593 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~593 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~593 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2517 (
// Equation(s):
// \FD|RAM|ram_block~2517_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~849_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~593_q )))))

	.dataa(\FD|RAM|ram_block~849_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~593_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2517_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2517 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2518 (
// Equation(s):
// \FD|RAM|ram_block~2518_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2517_combout  & ((\FD|RAM|ram_block~977_q ))) # (!\FD|RAM|ram_block~2517_combout  & (\FD|RAM|ram_block~721_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2517_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~721_q ),
	.datac(\FD|RAM|ram_block~977_q ),
	.datad(\FD|RAM|ram_block~2517_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2518_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2518 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N10
cycloneive_lcell_comb \FD|RAM|ram_block~913feeder (
// Equation(s):
// \FD|RAM|ram_block~913feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~913feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~913feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~913feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N11
dffeas \FD|RAM|ram_block~913 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~913feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~913 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~913 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N3
dffeas \FD|RAM|ram_block~657 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~657 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~657 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2524 (
// Equation(s):
// \FD|RAM|ram_block~2524_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~913_q ) # ((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (((\FD|RAM|ram_block~657_q  & !\FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~913_q ),
	.datac(\FD|RAM|ram_block~657_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2524_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2524 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N2
cycloneive_lcell_comb \FD|RAM|ram_block~785feeder (
// Equation(s):
// \FD|RAM|ram_block~785feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~785feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~785feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~785feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N3
dffeas \FD|RAM|ram_block~785 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~785feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~785 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~785 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N29
dffeas \FD|RAM|ram_block~1041 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1041_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1041 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1041 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2525 (
// Equation(s):
// \FD|RAM|ram_block~2525_combout  = (\FD|RAM|ram_block~2524_combout  & (((\FD|RAM|ram_block~1041_q ) # (!\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|RAM|ram_block~2524_combout  & (\FD|RAM|ram_block~785_q  & ((\FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|RAM|ram_block~2524_combout ),
	.datab(\FD|RAM|ram_block~785_q ),
	.datac(\FD|RAM|ram_block~1041_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2525_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2525 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~2525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N14
cycloneive_lcell_comb \FD|RAM|ram_block~817feeder (
// Equation(s):
// \FD|RAM|ram_block~817feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~817feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~817feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~817feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N15
dffeas \FD|RAM|ram_block~817 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~817feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~817 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~817 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N27
dffeas \FD|RAM|ram_block~945 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~945 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~945 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N10
cycloneive_lcell_comb \FD|RAM|ram_block~689feeder (
// Equation(s):
// \FD|RAM|ram_block~689feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~689feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~689feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~689feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N11
dffeas \FD|RAM|ram_block~689 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~689feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~689 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~689 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N31
dffeas \FD|RAM|ram_block~561 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~561 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~561 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2521 (
// Equation(s):
// \FD|RAM|ram_block~2521_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~689_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~561_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~689_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~561_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2521_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2521 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2522 (
// Equation(s):
// \FD|RAM|ram_block~2522_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2521_combout  & ((\FD|RAM|ram_block~945_q ))) # (!\FD|RAM|ram_block~2521_combout  & (\FD|RAM|ram_block~817_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2521_combout ))))

	.dataa(\FD|RAM|ram_block~817_q ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~945_q ),
	.datad(\FD|RAM|ram_block~2521_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2522_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2522 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N22
cycloneive_lcell_comb \FD|RAM|ram_block~881feeder (
// Equation(s):
// \FD|RAM|ram_block~881feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~881feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~881feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~881feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N23
dffeas \FD|RAM|ram_block~881 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~881feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~881 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~881 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N7
dffeas \FD|RAM|ram_block~1009 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1009 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1009 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N0
cycloneive_lcell_comb \FD|RAM|ram_block~753feeder (
// Equation(s):
// \FD|RAM|ram_block~753feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~753feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~753feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~753feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N1
dffeas \FD|RAM|ram_block~753 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~753feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~753 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~753 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N13
dffeas \FD|RAM|ram_block~625 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~625 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~625 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2519 (
// Equation(s):
// \FD|RAM|ram_block~2519_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~753_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~625_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~753_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~625_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2519_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2519 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2520 (
// Equation(s):
// \FD|RAM|ram_block~2520_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2519_combout  & ((\FD|RAM|ram_block~1009_q ))) # (!\FD|RAM|ram_block~2519_combout  & (\FD|RAM|ram_block~881_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2519_combout ))))

	.dataa(\FD|RAM|ram_block~881_q ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~1009_q ),
	.datad(\FD|RAM|ram_block~2519_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2520_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2520 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2523 (
// Equation(s):
// \FD|RAM|ram_block~2523_combout  = (\FD|ULA|MUX|Mux31~1_combout  & (((\FD|ULA|MUX|Mux30~1_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & ((\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2520_combout ))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (\FD|RAM|ram_block~2522_combout ))))

	.dataa(\FD|RAM|ram_block~2522_combout ),
	.datab(\FD|RAM|ram_block~2520_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|ULA|MUX|Mux30~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2523_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2523 .lut_mask = 16'hFC0A;
defparam \FD|RAM|ram_block~2523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2526 (
// Equation(s):
// \FD|RAM|ram_block~2526_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2523_combout  & ((\FD|RAM|ram_block~2525_combout ))) # (!\FD|RAM|ram_block~2523_combout  & (\FD|RAM|ram_block~2518_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2523_combout ))))

	.dataa(\FD|RAM|ram_block~2518_combout ),
	.datab(\FD|RAM|ram_block~2525_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~2523_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2526_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2526 .lut_mask = 16'hCFA0;
defparam \FD|RAM|ram_block~2526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N16
cycloneive_lcell_comb \FD|RAM|ram_block~241feeder (
// Equation(s):
// \FD|RAM|ram_block~241feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~241feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~241feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~241feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N17
dffeas \FD|RAM|ram_block~241 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~241feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~241 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~241 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N7
dffeas \FD|RAM|ram_block~273 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~273 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~273 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N30
cycloneive_lcell_comb \FD|RAM|ram_block~209feeder (
// Equation(s):
// \FD|RAM|ram_block~209feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~209feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~209feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~209feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N31
dffeas \FD|RAM|ram_block~209 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~209feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~209 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N5
dffeas \FD|RAM|ram_block~177 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~177 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~177 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2527 (
// Equation(s):
// \FD|RAM|ram_block~2527_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~209_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~177_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~209_q ),
	.datac(\FD|RAM|ram_block~177_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2527_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2527 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2528 (
// Equation(s):
// \FD|RAM|ram_block~2528_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2527_combout  & ((\FD|RAM|ram_block~273_q ))) # (!\FD|RAM|ram_block~2527_combout  & (\FD|RAM|ram_block~241_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2527_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~241_q ),
	.datac(\FD|RAM|ram_block~273_q ),
	.datad(\FD|RAM|ram_block~2527_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2528_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2528 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \FD|RAM|ram_block~497feeder (
// Equation(s):
// \FD|RAM|ram_block~497feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~497feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~497feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~497feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N15
dffeas \FD|RAM|ram_block~497 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~497feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~497 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~497 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N19
dffeas \FD|RAM|ram_block~529 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~529 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~529 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
cycloneive_lcell_comb \FD|RAM|ram_block~465feeder (
// Equation(s):
// \FD|RAM|ram_block~465feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~465feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~465feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~465feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N5
dffeas \FD|RAM|ram_block~465 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~465feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~465 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~465 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N1
dffeas \FD|RAM|ram_block~433 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~433 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~433 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2534 (
// Equation(s):
// \FD|RAM|ram_block~2534_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~465_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~433_q )))))

	.dataa(\FD|RAM|ram_block~465_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~433_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2534_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2534 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2535 (
// Equation(s):
// \FD|RAM|ram_block~2535_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2534_combout  & ((\FD|RAM|ram_block~529_q ))) # (!\FD|RAM|ram_block~2534_combout  & (\FD|RAM|ram_block~497_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2534_combout ))))

	.dataa(\FD|RAM|ram_block~497_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~529_q ),
	.datad(\FD|RAM|ram_block~2534_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2535_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2535 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N8
cycloneive_lcell_comb \FD|RAM|ram_block~337feeder (
// Equation(s):
// \FD|RAM|ram_block~337feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~337feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~337feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~337feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N9
dffeas \FD|RAM|ram_block~337 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~337feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~337 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~337 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N25
dffeas \FD|RAM|ram_block~401 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~401 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~401 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N8
cycloneive_lcell_comb \FD|RAM|ram_block~369feeder (
// Equation(s):
// \FD|RAM|ram_block~369feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~369feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~369feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~369feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N9
dffeas \FD|RAM|ram_block~369 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~369feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~369 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~369 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N11
dffeas \FD|RAM|ram_block~305 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~305 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~305 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2529 (
// Equation(s):
// \FD|RAM|ram_block~2529_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~369_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~305_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~369_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~305_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2529_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2529 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2530 (
// Equation(s):
// \FD|RAM|ram_block~2530_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2529_combout  & ((\FD|RAM|ram_block~401_q ))) # (!\FD|RAM|ram_block~2529_combout  & (\FD|RAM|ram_block~337_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2529_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~337_q ),
	.datac(\FD|RAM|ram_block~401_q ),
	.datad(\FD|RAM|ram_block~2529_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2530_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2530 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N18
cycloneive_lcell_comb \FD|RAM|ram_block~81feeder (
// Equation(s):
// \FD|RAM|ram_block~81feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~81feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~81feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~81feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N19
dffeas \FD|RAM|ram_block~81 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~81feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~81 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N7
dffeas \FD|RAM|ram_block~145 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~145 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~145 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N22
cycloneive_lcell_comb \FD|RAM|ram_block~113feeder (
// Equation(s):
// \FD|RAM|ram_block~113feeder_combout  = \FD|BANCO_REG|saidaB[10]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~113feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~113feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~113feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N23
dffeas \FD|RAM|ram_block~113 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~113feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~113 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y29_N5
dffeas \FD|RAM|ram_block~49 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~49 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2531 (
// Equation(s):
// \FD|RAM|ram_block~2531_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~113_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~49_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~113_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~49_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2531_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2531 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2532 (
// Equation(s):
// \FD|RAM|ram_block~2532_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2531_combout  & ((\FD|RAM|ram_block~145_q ))) # (!\FD|RAM|ram_block~2531_combout  & (\FD|RAM|ram_block~81_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2531_combout ))))

	.dataa(\FD|RAM|ram_block~81_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~145_q ),
	.datad(\FD|RAM|ram_block~2531_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2532_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2532 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2533 (
// Equation(s):
// \FD|RAM|ram_block~2533_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (\FD|ULA|MUX|Mux28~1_combout )) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~2530_combout )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~2532_combout )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2530_combout ),
	.datad(\FD|RAM|ram_block~2532_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2533_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2533 .lut_mask = 16'hD9C8;
defparam \FD|RAM|ram_block~2533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2536 (
// Equation(s):
// \FD|RAM|ram_block~2536_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2533_combout  & ((\FD|RAM|ram_block~2535_combout ))) # (!\FD|RAM|ram_block~2533_combout  & (\FD|RAM|ram_block~2528_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2533_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~2528_combout ),
	.datac(\FD|RAM|ram_block~2535_combout ),
	.datad(\FD|RAM|ram_block~2533_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2536_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2536 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2537 (
// Equation(s):
// \FD|RAM|ram_block~2537_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout )) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~2526_combout )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~2536_combout )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~2526_combout ),
	.datad(\FD|RAM|ram_block~2536_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2537_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2537 .lut_mask = 16'hD9C8;
defparam \FD|RAM|ram_block~2537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2548 (
// Equation(s):
// \FD|RAM|ram_block~2548_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2537_combout  & (\FD|RAM|ram_block~2547_combout )) # (!\FD|RAM|ram_block~2537_combout  & ((\FD|RAM|ram_block~2516_combout ))))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~2537_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~2547_combout ),
	.datac(\FD|RAM|ram_block~2516_combout ),
	.datad(\FD|RAM|ram_block~2537_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2548_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2548 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[10]~25 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[10]~25_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (((\FD|RAM|ram_block~2548_combout  & \FD|comb~0_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (\FD|ULA|MUX|Mux21~1_combout ))

	.dataa(\UCFD|HAB_LE_MEM~0_combout ),
	.datab(\FD|ULA|MUX|Mux21~1_combout ),
	.datac(\FD|RAM|ram_block~2548_combout ),
	.datad(\FD|comb~0_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[10]~25 .lut_mask = 16'hE444;
defparam \FD|MUX_ULA_MEM|q[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N28
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[11]~22 (
// Equation(s):
// \FD|BANCO_REG|saidaA[11]~22_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & (\FD|BANCO_REG|registrador_rtl_0_bypass [32])) # (!\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a21 
// )))))

	.dataa(\FD|BANCO_REG|Equal0~0_combout ),
	.datab(\FD|BANCO_REG|Mux31~1_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [32]),
	.datad(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[11]~22 .lut_mask = 16'hA280;
defparam \FD|BANCO_REG|saidaA[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N19
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[32] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[11]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[32] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N18
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[11]~4 (
// Equation(s):
// \FD|BANCO_REG|saidaB[11]~4_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [32])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a21 
// )))))

	.dataa(\FD|BANCO_REG|Equal1~0_combout ),
	.datab(\FD|BANCO_REG|Mux63~4_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [32]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[11]~4 .lut_mask = 16'hA280;
defparam \FD|BANCO_REG|saidaB[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N26
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[11]~42 (
// Equation(s):
// \FD|MUX_RT_IMM|q[11]~42_combout  = (\FD|MEM_INST|q [27] & ((\FD|MEM_INST|q [26] & (\FD|MEM_INST|q [11])) # (!\FD|MEM_INST|q [26] & ((\FD|BANCO_REG|saidaB[11]~4_combout ))))) # (!\FD|MEM_INST|q [27] & (((\FD|BANCO_REG|saidaB[11]~4_combout ))))

	.dataa(\FD|MEM_INST|q [27]),
	.datab(\FD|MEM_INST|q [11]),
	.datac(\FD|MEM_INST|q [26]),
	.datad(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[11]~42_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[11]~42 .lut_mask = 16'hDF80;
defparam \FD|MUX_RT_IMM|q[11]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N28
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[10]~10 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[10]~10_combout  = (\FD|BANCO_REG|saidaA[10]~23_combout  & ((\FD|ULA|SOMA|CarryOut[9]~9_combout ) # (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[10]~34_combout )))) # (!\FD|BANCO_REG|saidaA[10]~23_combout  & 
// (\FD|ULA|SOMA|CarryOut[9]~9_combout  & (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[10]~34_combout ))))

	.dataa(\FD|BANCO_REG|saidaA[10]~23_combout ),
	.datab(\FD|UC_ULA|q[2]~1_combout ),
	.datac(\FD|MUX_RT_IMM|q[10]~34_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[9]~9_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[10]~10 .lut_mask = 16'hBE28;
defparam \FD|ULA|SOMA|CarryOut[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N8
cycloneive_lcell_comb \FD|ULA|MUX|Mux20~0 (
// Equation(s):
// \FD|ULA|MUX|Mux20~0_combout  = \FD|MUX_RT_IMM|q[11]~42_combout  $ (\FD|UC_ULA|q[2]~1_combout  $ (((\FD|ULA|SOMA|CarryOut[10]~10_combout  & \FD|UC_ULA|q[1]~0_combout ))))

	.dataa(\FD|MUX_RT_IMM|q[11]~42_combout ),
	.datab(\FD|ULA|SOMA|CarryOut[10]~10_combout ),
	.datac(\FD|UC_ULA|q[1]~0_combout ),
	.datad(\FD|UC_ULA|q[2]~1_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux20~0 .lut_mask = 16'h956A;
defparam \FD|ULA|MUX|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N30
cycloneive_lcell_comb \FD|ULA|MUX|Mux20~1 (
// Equation(s):
// \FD|ULA|MUX|Mux20~1_combout  = (\FD|BANCO_REG|saidaA[11]~22_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|ULA|MUX|Mux20~0_combout ) # (\FD|UC_ULA|q[0]~2_combout ))))) # (!\FD|BANCO_REG|saidaA[11]~22_combout  & (\FD|ULA|MUX|Mux20~0_combout  & 
// (\FD|UC_ULA|q[1]~0_combout  $ (\FD|UC_ULA|q[0]~2_combout ))))

	.dataa(\FD|BANCO_REG|saidaA[11]~22_combout ),
	.datab(\FD|ULA|MUX|Mux20~0_combout ),
	.datac(\FD|UC_ULA|q[1]~0_combout ),
	.datad(\FD|UC_ULA|q[0]~2_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux20~1 .lut_mask = 16'h0E68;
defparam \FD|ULA|MUX|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1906feeder (
// Equation(s):
// \FD|RAM|ram_block~1906feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1906feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1906feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1906feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N25
dffeas \FD|RAM|ram_block~1906 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1906feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1906 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1906 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y34_N3
dffeas \FD|RAM|ram_block~1650 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1650 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1650 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2580 (
// Equation(s):
// \FD|RAM|ram_block~2580_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1906_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1650_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1906_q ),
	.datac(\FD|RAM|ram_block~1650_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2580_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2580 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2034feeder (
// Equation(s):
// \FD|RAM|ram_block~2034feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2034feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2034feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2034feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N3
dffeas \FD|RAM|ram_block~2034 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2034feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2034_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2034 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2034 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y35_N13
dffeas \FD|RAM|ram_block~1778 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1778 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1778 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2581 (
// Equation(s):
// \FD|RAM|ram_block~2581_combout  = (\FD|RAM|ram_block~2580_combout  & ((\FD|RAM|ram_block~2034_q ) # ((!\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|RAM|ram_block~2580_combout  & (((\FD|RAM|ram_block~1778_q  & \FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|RAM|ram_block~2580_combout ),
	.datab(\FD|RAM|ram_block~2034_q ),
	.datac(\FD|RAM|ram_block~1778_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2581_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2581 .lut_mask = 16'hD8AA;
defparam \FD|RAM|ram_block~2581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1714feeder (
// Equation(s):
// \FD|RAM|ram_block~1714feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1714feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1714feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1714feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N13
dffeas \FD|RAM|ram_block~1714 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1714feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1714 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1714 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N11
dffeas \FD|RAM|ram_block~1970 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1970 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1970 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1842feeder (
// Equation(s):
// \FD|RAM|ram_block~1842feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1842feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1842feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1842feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N1
dffeas \FD|RAM|ram_block~1842 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1842feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1842 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1842 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N15
dffeas \FD|RAM|ram_block~1586 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1586 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1586 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2584 (
// Equation(s):
// \FD|RAM|ram_block~2584_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1842_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1586_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1842_q ),
	.datac(\FD|RAM|ram_block~1586_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2584_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2584 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2585 (
// Equation(s):
// \FD|RAM|ram_block~2585_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2584_combout  & ((\FD|RAM|ram_block~1970_q ))) # (!\FD|RAM|ram_block~2584_combout  & (\FD|RAM|ram_block~1714_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2584_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1714_q ),
	.datac(\FD|RAM|ram_block~1970_q ),
	.datad(\FD|RAM|ram_block~2584_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2585_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2585 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1874feeder (
// Equation(s):
// \FD|RAM|ram_block~1874feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1874feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1874feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1874feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N9
dffeas \FD|RAM|ram_block~1874 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1874feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1874 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1874 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N31
dffeas \FD|RAM|ram_block~2002 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2002 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2002 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N30
cycloneive_lcell_comb \FD|RAM|ram_block~1746feeder (
// Equation(s):
// \FD|RAM|ram_block~1746feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1746feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1746feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1746feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N31
dffeas \FD|RAM|ram_block~1746 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1746feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1746 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1746 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N9
dffeas \FD|RAM|ram_block~1618 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1618 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1618 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2582 (
// Equation(s):
// \FD|RAM|ram_block~2582_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1746_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1618_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1746_q ),
	.datac(\FD|RAM|ram_block~1618_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2582_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2582 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2583 (
// Equation(s):
// \FD|RAM|ram_block~2583_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2582_combout  & ((\FD|RAM|ram_block~2002_q ))) # (!\FD|RAM|ram_block~2582_combout  & (\FD|RAM|ram_block~1874_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2582_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~1874_q ),
	.datac(\FD|RAM|ram_block~2002_q ),
	.datad(\FD|RAM|ram_block~2582_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2583_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2583 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2586 (
// Equation(s):
// \FD|RAM|ram_block~2586_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2583_combout ))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (\FD|RAM|ram_block~2585_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~2585_combout ),
	.datac(\FD|RAM|ram_block~2583_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2586_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2586 .lut_mask = 16'hFA44;
defparam \FD|RAM|ram_block~2586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1938feeder (
// Equation(s):
// \FD|RAM|ram_block~1938feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1938feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1938feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1938feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N21
dffeas \FD|RAM|ram_block~1938 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1938feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1938 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1938 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N19
dffeas \FD|RAM|ram_block~2066 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2066_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2066 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2066 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1810feeder (
// Equation(s):
// \FD|RAM|ram_block~1810feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1810feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1810feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1810feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N29
dffeas \FD|RAM|ram_block~1810 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1810feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1810 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1810 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N31
dffeas \FD|RAM|ram_block~1682 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1682 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1682 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2587 (
// Equation(s):
// \FD|RAM|ram_block~2587_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1810_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1682_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1810_q ),
	.datac(\FD|RAM|ram_block~1682_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2587_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2587 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2588 (
// Equation(s):
// \FD|RAM|ram_block~2588_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2587_combout  & ((\FD|RAM|ram_block~2066_q ))) # (!\FD|RAM|ram_block~2587_combout  & (\FD|RAM|ram_block~1938_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2587_combout ))))

	.dataa(\FD|RAM|ram_block~1938_q ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2066_q ),
	.datad(\FD|RAM|ram_block~2587_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2588_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2588 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2589 (
// Equation(s):
// \FD|RAM|ram_block~2589_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2586_combout  & ((\FD|RAM|ram_block~2588_combout ))) # (!\FD|RAM|ram_block~2586_combout  & (\FD|RAM|ram_block~2581_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2586_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~2581_combout ),
	.datac(\FD|RAM|ram_block~2586_combout ),
	.datad(\FD|RAM|ram_block~2588_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2589_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2589 .lut_mask = 16'hF858;
defparam \FD|RAM|ram_block~2589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N28
cycloneive_lcell_comb \FD|RAM|ram_block~914feeder (
// Equation(s):
// \FD|RAM|ram_block~914feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~914feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~914feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~914feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N29
dffeas \FD|RAM|ram_block~914 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~914feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~914 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~914 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N19
dffeas \FD|RAM|ram_block~658 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~658 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~658 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2556 (
// Equation(s):
// \FD|RAM|ram_block~2556_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~914_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~658_q )))))

	.dataa(\FD|RAM|ram_block~914_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~658_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2556_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2556 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N13
dffeas \FD|RAM|ram_block~786 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~786 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~786 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1042feeder (
// Equation(s):
// \FD|RAM|ram_block~1042feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1042feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1042feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1042feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N19
dffeas \FD|RAM|ram_block~1042 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1042feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1042_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1042 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1042 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2557 (
// Equation(s):
// \FD|RAM|ram_block~2557_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2556_combout  & ((\FD|RAM|ram_block~1042_q ))) # (!\FD|RAM|ram_block~2556_combout  & (\FD|RAM|ram_block~786_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (\FD|RAM|ram_block~2556_combout ))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~2556_combout ),
	.datac(\FD|RAM|ram_block~786_q ),
	.datad(\FD|RAM|ram_block~1042_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2557_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2557 .lut_mask = 16'hEC64;
defparam \FD|RAM|ram_block~2557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N20
cycloneive_lcell_comb \FD|RAM|ram_block~978feeder (
// Equation(s):
// \FD|RAM|ram_block~978feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~978feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~978feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~978feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N21
dffeas \FD|RAM|ram_block~978 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~978feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~978 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~978 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N5
dffeas \FD|RAM|ram_block~722 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~722 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~722 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N18
cycloneive_lcell_comb \FD|RAM|ram_block~850feeder (
// Equation(s):
// \FD|RAM|ram_block~850feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~850feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~850feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~850feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N19
dffeas \FD|RAM|ram_block~850 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~850feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~850 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~850 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N13
dffeas \FD|RAM|ram_block~594 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~594 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~594 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2549 (
// Equation(s):
// \FD|RAM|ram_block~2549_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~850_q ) # ((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (((\FD|RAM|ram_block~594_q  & !\FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~850_q ),
	.datac(\FD|RAM|ram_block~594_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2549_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2549 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2550 (
// Equation(s):
// \FD|RAM|ram_block~2550_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2549_combout  & (\FD|RAM|ram_block~978_q )) # (!\FD|RAM|ram_block~2549_combout  & ((\FD|RAM|ram_block~722_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2549_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~978_q ),
	.datac(\FD|RAM|ram_block~722_q ),
	.datad(\FD|RAM|ram_block~2549_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2550_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2550 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N4
cycloneive_lcell_comb \FD|RAM|ram_block~818feeder (
// Equation(s):
// \FD|RAM|ram_block~818feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~818feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~818feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~818feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N5
dffeas \FD|RAM|ram_block~818 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~818feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~818 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~818 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y28_N3
dffeas \FD|RAM|ram_block~946 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~946 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~946 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N6
cycloneive_lcell_comb \FD|RAM|ram_block~690feeder (
// Equation(s):
// \FD|RAM|ram_block~690feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~690feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~690feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~690feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N7
dffeas \FD|RAM|ram_block~690 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~690feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~690 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~690 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N25
dffeas \FD|RAM|ram_block~562 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~562 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~562 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2553 (
// Equation(s):
// \FD|RAM|ram_block~2553_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~690_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~562_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~690_q ),
	.datac(\FD|RAM|ram_block~562_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2553_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2553 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2554 (
// Equation(s):
// \FD|RAM|ram_block~2554_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2553_combout  & ((\FD|RAM|ram_block~946_q ))) # (!\FD|RAM|ram_block~2553_combout  & (\FD|RAM|ram_block~818_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2553_combout ))))

	.dataa(\FD|RAM|ram_block~818_q ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~946_q ),
	.datad(\FD|RAM|ram_block~2553_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2554_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2554 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N10
cycloneive_lcell_comb \FD|RAM|ram_block~754feeder (
// Equation(s):
// \FD|RAM|ram_block~754feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~754feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~754feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~754feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N11
dffeas \FD|RAM|ram_block~754 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~754feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~754 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~754 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N17
dffeas \FD|RAM|ram_block~626 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~626 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~626 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2551 (
// Equation(s):
// \FD|RAM|ram_block~2551_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~754_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~626_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~754_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~626_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2551_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2551 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N8
cycloneive_lcell_comb \FD|RAM|ram_block~882feeder (
// Equation(s):
// \FD|RAM|ram_block~882feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~882feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~882feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~882feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N9
dffeas \FD|RAM|ram_block~882 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~882feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~882 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~882 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y29_N27
dffeas \FD|RAM|ram_block~1010 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1010 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2552 (
// Equation(s):
// \FD|RAM|ram_block~2552_combout  = (\FD|RAM|ram_block~2551_combout  & (((\FD|RAM|ram_block~1010_q ) # (!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~2551_combout  & (\FD|RAM|ram_block~882_q  & ((\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~2551_combout ),
	.datab(\FD|RAM|ram_block~882_q ),
	.datac(\FD|RAM|ram_block~1010_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2552_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2552 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~2552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2555 (
// Equation(s):
// \FD|RAM|ram_block~2555_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~2552_combout ) # (\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (\FD|RAM|ram_block~2554_combout  & ((!\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~2554_combout ),
	.datac(\FD|RAM|ram_block~2552_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2555_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2555 .lut_mask = 16'hAAE4;
defparam \FD|RAM|ram_block~2555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2558 (
// Equation(s):
// \FD|RAM|ram_block~2558_combout  = (\FD|RAM|ram_block~2555_combout  & ((\FD|RAM|ram_block~2557_combout ) # ((!\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|RAM|ram_block~2555_combout  & (((\FD|RAM|ram_block~2550_combout  & \FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~2557_combout ),
	.datab(\FD|RAM|ram_block~2550_combout ),
	.datac(\FD|RAM|ram_block~2555_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2558_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2558 .lut_mask = 16'hACF0;
defparam \FD|RAM|ram_block~2558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
cycloneive_lcell_comb \FD|RAM|ram_block~1490feeder (
// Equation(s):
// \FD|RAM|ram_block~1490feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1490feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1490feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1490feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N15
dffeas \FD|RAM|ram_block~1490 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1490feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1490 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1490 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1522feeder (
// Equation(s):
// \FD|RAM|ram_block~1522feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1522feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1522feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1522feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N13
dffeas \FD|RAM|ram_block~1522 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1522feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1522 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1522 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N9
dffeas \FD|RAM|ram_block~1458 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1458 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1458 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2566 (
// Equation(s):
// \FD|RAM|ram_block~2566_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1522_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1458_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1522_q ),
	.datac(\FD|RAM|ram_block~1458_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2566_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2566 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N7
dffeas \FD|RAM|ram_block~1554 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1554 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1554 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2567 (
// Equation(s):
// \FD|RAM|ram_block~2567_combout  = (\FD|RAM|ram_block~2566_combout  & (((\FD|RAM|ram_block~1554_q ) # (!\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|RAM|ram_block~2566_combout  & (\FD|RAM|ram_block~1490_q  & ((\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~1490_q ),
	.datab(\FD|RAM|ram_block~2566_combout ),
	.datac(\FD|RAM|ram_block~1554_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2567_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2567 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~2567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1394feeder (
// Equation(s):
// \FD|RAM|ram_block~1394feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1394feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1394feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1394feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N9
dffeas \FD|RAM|ram_block~1394 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1394feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1394 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1394 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N21
dffeas \FD|RAM|ram_block~1426 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1426 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1426 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N2
cycloneive_lcell_comb \FD|RAM|ram_block~1362feeder (
// Equation(s):
// \FD|RAM|ram_block~1362feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1362feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1362feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1362feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N3
dffeas \FD|RAM|ram_block~1362 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1362feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1362 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1362 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N3
dffeas \FD|RAM|ram_block~1330 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1330 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1330 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2559 (
// Equation(s):
// \FD|RAM|ram_block~2559_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1362_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1330_q )))))

	.dataa(\FD|RAM|ram_block~1362_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1330_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2559_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2559 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2560 (
// Equation(s):
// \FD|RAM|ram_block~2560_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2559_combout  & ((\FD|RAM|ram_block~1426_q ))) # (!\FD|RAM|ram_block~2559_combout  & (\FD|RAM|ram_block~1394_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2559_combout ))))

	.dataa(\FD|RAM|ram_block~1394_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1426_q ),
	.datad(\FD|RAM|ram_block~2559_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2560_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2560 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N22
cycloneive_lcell_comb \FD|RAM|ram_block~1138feeder (
// Equation(s):
// \FD|RAM|ram_block~1138feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1138feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1138feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1138feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N23
dffeas \FD|RAM|ram_block~1138 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1138feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1138 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1138 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N19
dffeas \FD|RAM|ram_block~1170 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1170 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1170 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1106feeder (
// Equation(s):
// \FD|RAM|ram_block~1106feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1106feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1106feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1106feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N21
dffeas \FD|RAM|ram_block~1106 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1106feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1106 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1106 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N21
dffeas \FD|RAM|ram_block~1074 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1074_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1074 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1074 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2563 (
// Equation(s):
// \FD|RAM|ram_block~2563_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1106_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1074_q )))))

	.dataa(\FD|RAM|ram_block~1106_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1074_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2563_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2563 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2564 (
// Equation(s):
// \FD|RAM|ram_block~2564_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2563_combout  & ((\FD|RAM|ram_block~1170_q ))) # (!\FD|RAM|ram_block~2563_combout  & (\FD|RAM|ram_block~1138_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2563_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1138_q ),
	.datac(\FD|RAM|ram_block~1170_q ),
	.datad(\FD|RAM|ram_block~2563_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2564_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2564 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N14
cycloneive_lcell_comb \FD|RAM|ram_block~1234feeder (
// Equation(s):
// \FD|RAM|ram_block~1234feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1234feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1234feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1234feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N15
dffeas \FD|RAM|ram_block~1234 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1234feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1234 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1234 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N3
dffeas \FD|RAM|ram_block~1298 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1298 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1298 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N11
dffeas \FD|RAM|ram_block~1266 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1266 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1266 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N21
dffeas \FD|RAM|ram_block~1202 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1202 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1202 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2561 (
// Equation(s):
// \FD|RAM|ram_block~2561_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1266_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1202_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1266_q ),
	.datac(\FD|RAM|ram_block~1202_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2561_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2561 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2562 (
// Equation(s):
// \FD|RAM|ram_block~2562_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2561_combout  & ((\FD|RAM|ram_block~1298_q ))) # (!\FD|RAM|ram_block~2561_combout  & (\FD|RAM|ram_block~1234_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2561_combout ))))

	.dataa(\FD|RAM|ram_block~1234_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~1298_q ),
	.datad(\FD|RAM|ram_block~2561_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2562_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2562 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2565 (
// Equation(s):
// \FD|RAM|ram_block~2565_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout ) # ((\FD|RAM|ram_block~2562_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (!\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~2564_combout )))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2564_combout ),
	.datad(\FD|RAM|ram_block~2562_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2565_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2565 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~2565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2568 (
// Equation(s):
// \FD|RAM|ram_block~2568_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2565_combout  & (\FD|RAM|ram_block~2567_combout )) # (!\FD|RAM|ram_block~2565_combout  & ((\FD|RAM|ram_block~2560_combout ))))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2565_combout ))))

	.dataa(\FD|RAM|ram_block~2567_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2560_combout ),
	.datad(\FD|RAM|ram_block~2565_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2568_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2568 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
cycloneive_lcell_comb \FD|RAM|ram_block~498feeder (
// Equation(s):
// \FD|RAM|ram_block~498feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~498feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~498feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~498feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N9
dffeas \FD|RAM|ram_block~498 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~498feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~498 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~498 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
cycloneive_lcell_comb \FD|RAM|ram_block~530feeder (
// Equation(s):
// \FD|RAM|ram_block~530feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~530feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~530feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~530feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N11
dffeas \FD|RAM|ram_block~530 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~530feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~530 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~530 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \FD|RAM|ram_block~466feeder (
// Equation(s):
// \FD|RAM|ram_block~466feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~466feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~466feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~466feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N17
dffeas \FD|RAM|ram_block~466 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~466feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~466 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~466 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N8
cycloneive_lcell_comb \FD|RAM|ram_block~434feeder (
// Equation(s):
// \FD|RAM|ram_block~434feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~434feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~434feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~434feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N9
dffeas \FD|RAM|ram_block~434 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~434feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~434 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~434 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2576 (
// Equation(s):
// \FD|RAM|ram_block~2576_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~466_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~434_q )))))

	.dataa(\FD|RAM|ram_block~466_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~434_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2576_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2576 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2577 (
// Equation(s):
// \FD|RAM|ram_block~2577_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2576_combout  & ((\FD|RAM|ram_block~530_q ))) # (!\FD|RAM|ram_block~2576_combout  & (\FD|RAM|ram_block~498_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2576_combout ))))

	.dataa(\FD|RAM|ram_block~498_q ),
	.datab(\FD|RAM|ram_block~530_q ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|RAM|ram_block~2576_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2577_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2577 .lut_mask = 16'hCFA0;
defparam \FD|RAM|ram_block~2577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneive_lcell_comb \FD|RAM|ram_block~242feeder (
// Equation(s):
// \FD|RAM|ram_block~242feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~242feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~242feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~242feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N1
dffeas \FD|RAM|ram_block~242 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~242feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~242 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~242 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N19
dffeas \FD|RAM|ram_block~274 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~274 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~274 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N22
cycloneive_lcell_comb \FD|RAM|ram_block~210feeder (
// Equation(s):
// \FD|RAM|ram_block~210feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~210feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~210feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~210feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N23
dffeas \FD|RAM|ram_block~210 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~210feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~210 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N21
dffeas \FD|RAM|ram_block~178 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~178 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~178 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2569 (
// Equation(s):
// \FD|RAM|ram_block~2569_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~210_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~178_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~210_q ),
	.datac(\FD|RAM|ram_block~178_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2569_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2569 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2570 (
// Equation(s):
// \FD|RAM|ram_block~2570_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2569_combout  & ((\FD|RAM|ram_block~274_q ))) # (!\FD|RAM|ram_block~2569_combout  & (\FD|RAM|ram_block~242_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2569_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~242_q ),
	.datac(\FD|RAM|ram_block~274_q ),
	.datad(\FD|RAM|ram_block~2569_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2570_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2570 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N10
cycloneive_lcell_comb \FD|RAM|ram_block~82feeder (
// Equation(s):
// \FD|RAM|ram_block~82feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~82feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~82feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~82feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N11
dffeas \FD|RAM|ram_block~82 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~82 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N31
dffeas \FD|RAM|ram_block~146 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~146 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~146 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneive_lcell_comb \FD|RAM|ram_block~114feeder (
// Equation(s):
// \FD|RAM|ram_block~114feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~114feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~114feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~114feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N25
dffeas \FD|RAM|ram_block~114 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~114 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N25
dffeas \FD|RAM|ram_block~50 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~50 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2573 (
// Equation(s):
// \FD|RAM|ram_block~2573_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~114_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~50_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~114_q ),
	.datac(\FD|RAM|ram_block~50_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2573_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2573 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2574 (
// Equation(s):
// \FD|RAM|ram_block~2574_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2573_combout  & ((\FD|RAM|ram_block~146_q ))) # (!\FD|RAM|ram_block~2573_combout  & (\FD|RAM|ram_block~82_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2573_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~82_q ),
	.datac(\FD|RAM|ram_block~146_q ),
	.datad(\FD|RAM|ram_block~2573_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2574_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2574 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N26
cycloneive_lcell_comb \FD|RAM|ram_block~338feeder (
// Equation(s):
// \FD|RAM|ram_block~338feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~338feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~338feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~338feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N27
dffeas \FD|RAM|ram_block~338 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~338feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~338 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~338 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N31
dffeas \FD|RAM|ram_block~402 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~402 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~402 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N10
cycloneive_lcell_comb \FD|RAM|ram_block~370feeder (
// Equation(s):
// \FD|RAM|ram_block~370feeder_combout  = \FD|BANCO_REG|saidaB[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~370feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~370feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~370feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N11
dffeas \FD|RAM|ram_block~370 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~370feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~370 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~370 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N1
dffeas \FD|RAM|ram_block~306 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[11]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~306 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~306 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2571 (
// Equation(s):
// \FD|RAM|ram_block~2571_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~370_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~306_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~370_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~306_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2571_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2571 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2572 (
// Equation(s):
// \FD|RAM|ram_block~2572_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2571_combout  & ((\FD|RAM|ram_block~402_q ))) # (!\FD|RAM|ram_block~2571_combout  & (\FD|RAM|ram_block~338_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2571_combout ))))

	.dataa(\FD|RAM|ram_block~338_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~402_q ),
	.datad(\FD|RAM|ram_block~2571_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2572_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2572 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2575 (
// Equation(s):
// \FD|RAM|ram_block~2575_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (\FD|ULA|MUX|Mux28~1_combout )) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2572_combout ))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (\FD|RAM|ram_block~2574_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2574_combout ),
	.datad(\FD|RAM|ram_block~2572_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2575_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2575 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~2575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2578 (
// Equation(s):
// \FD|RAM|ram_block~2578_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2575_combout  & (\FD|RAM|ram_block~2577_combout )) # (!\FD|RAM|ram_block~2575_combout  & ((\FD|RAM|ram_block~2570_combout ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2575_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~2577_combout ),
	.datac(\FD|RAM|ram_block~2570_combout ),
	.datad(\FD|RAM|ram_block~2575_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2578_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2578 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2579 (
// Equation(s):
// \FD|RAM|ram_block~2579_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (\FD|ULA|MUX|Mux26~1_combout )) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~2568_combout )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~2578_combout )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~2568_combout ),
	.datad(\FD|RAM|ram_block~2578_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2579_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2579 .lut_mask = 16'hD9C8;
defparam \FD|RAM|ram_block~2579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2590 (
// Equation(s):
// \FD|RAM|ram_block~2590_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2579_combout  & (\FD|RAM|ram_block~2589_combout )) # (!\FD|RAM|ram_block~2579_combout  & ((\FD|RAM|ram_block~2558_combout ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2579_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~2589_combout ),
	.datac(\FD|RAM|ram_block~2558_combout ),
	.datad(\FD|RAM|ram_block~2579_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2590_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2590 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N12
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[11]~24 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[11]~24_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (((\FD|comb~0_combout  & \FD|RAM|ram_block~2590_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (\FD|ULA|MUX|Mux20~1_combout ))

	.dataa(\FD|ULA|MUX|Mux20~1_combout ),
	.datab(\UCFD|HAB_LE_MEM~0_combout ),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~2590_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[11]~24 .lut_mask = 16'hE222;
defparam \FD|MUX_ULA_MEM|q[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N28
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[12]~21 (
// Equation(s):
// \FD|BANCO_REG|saidaA[12]~21_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & (\FD|BANCO_REG|registrador_rtl_0_bypass [31])) # (!\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a20 
// )))))

	.dataa(\FD|BANCO_REG|Mux31~1_combout ),
	.datab(\FD|BANCO_REG|Equal0~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [31]),
	.datad(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[12]~21 .lut_mask = 16'hC480;
defparam \FD|BANCO_REG|saidaA[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N15
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[31] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[12]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[31] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N14
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[12]~3 (
// Equation(s):
// \FD|BANCO_REG|saidaB[12]~3_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [31])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a20 
// )))))

	.dataa(\FD|BANCO_REG|Mux63~4_combout ),
	.datab(\FD|BANCO_REG|Equal1~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [31]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[12]~3 .lut_mask = 16'hC480;
defparam \FD|BANCO_REG|saidaB[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N22
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[12]~41 (
// Equation(s):
// \FD|MUX_RT_IMM|q[12]~41_combout  = (\FD|MEM_INST|q [27] & ((\FD|MEM_INST|q [26] & (\FD|MEM_INST|q [11])) # (!\FD|MEM_INST|q [26] & ((\FD|BANCO_REG|saidaB[12]~3_combout ))))) # (!\FD|MEM_INST|q [27] & (((\FD|BANCO_REG|saidaB[12]~3_combout ))))

	.dataa(\FD|MEM_INST|q [27]),
	.datab(\FD|MEM_INST|q [11]),
	.datac(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.datad(\FD|MEM_INST|q [26]),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[12]~41_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[12]~41 .lut_mask = 16'hD8F0;
defparam \FD|MUX_RT_IMM|q[12]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N6
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[11]~11 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[11]~11_combout  = (\FD|BANCO_REG|saidaA[11]~22_combout  & ((\FD|ULA|SOMA|CarryOut[10]~10_combout ) # (\FD|MUX_RT_IMM|q[11]~42_combout  $ (\FD|UC_ULA|q[2]~1_combout )))) # (!\FD|BANCO_REG|saidaA[11]~22_combout  & 
// (\FD|ULA|SOMA|CarryOut[10]~10_combout  & (\FD|MUX_RT_IMM|q[11]~42_combout  $ (\FD|UC_ULA|q[2]~1_combout ))))

	.dataa(\FD|MUX_RT_IMM|q[11]~42_combout ),
	.datab(\FD|UC_ULA|q[2]~1_combout ),
	.datac(\FD|BANCO_REG|saidaA[11]~22_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[10]~10_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[11]~11 .lut_mask = 16'hF660;
defparam \FD|ULA|SOMA|CarryOut[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N12
cycloneive_lcell_comb \FD|ULA|MUX|Mux19~0 (
// Equation(s):
// \FD|ULA|MUX|Mux19~0_combout  = \FD|MUX_RT_IMM|q[12]~41_combout  $ (\FD|UC_ULA|q[2]~1_combout  $ (((\FD|UC_ULA|q[1]~0_combout  & \FD|ULA|SOMA|CarryOut[11]~11_combout ))))

	.dataa(\FD|MUX_RT_IMM|q[12]~41_combout ),
	.datab(\FD|UC_ULA|q[1]~0_combout ),
	.datac(\FD|UC_ULA|q[2]~1_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[11]~11_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux19~0 .lut_mask = 16'h965A;
defparam \FD|ULA|MUX|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N10
cycloneive_lcell_comb \FD|ULA|MUX|Mux19~1 (
// Equation(s):
// \FD|ULA|MUX|Mux19~1_combout  = (\FD|BANCO_REG|saidaA[12]~21_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|UC_ULA|q[0]~2_combout ) # (\FD|ULA|MUX|Mux19~0_combout ))))) # (!\FD|BANCO_REG|saidaA[12]~21_combout  & (\FD|ULA|MUX|Mux19~0_combout  & 
// (\FD|UC_ULA|q[0]~2_combout  $ (\FD|UC_ULA|q[1]~0_combout ))))

	.dataa(\FD|UC_ULA|q[0]~2_combout ),
	.datab(\FD|BANCO_REG|saidaA[12]~21_combout ),
	.datac(\FD|UC_ULA|q[1]~0_combout ),
	.datad(\FD|ULA|MUX|Mux19~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux19~1 .lut_mask = 16'h1E48;
defparam \FD|ULA|MUX|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N30
cycloneive_lcell_comb \FD|RAM|ram_block~1939feeder (
// Equation(s):
// \FD|RAM|ram_block~1939feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1939feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1939feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1939feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N31
dffeas \FD|RAM|ram_block~1939 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1939feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1939 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1939 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1811feeder (
// Equation(s):
// \FD|RAM|ram_block~1811feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1811feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1811feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1811feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N9
dffeas \FD|RAM|ram_block~1811 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1811feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1811 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1811 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N3
dffeas \FD|RAM|ram_block~1683 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1683 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1683 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2629 (
// Equation(s):
// \FD|RAM|ram_block~2629_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1811_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1683_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1811_q ),
	.datac(\FD|RAM|ram_block~1683_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2629_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2629 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N3
dffeas \FD|RAM|ram_block~2067 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2067_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2067 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2067 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2630 (
// Equation(s):
// \FD|RAM|ram_block~2630_combout  = (\FD|RAM|ram_block~2629_combout  & (((\FD|RAM|ram_block~2067_q ) # (!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~2629_combout  & (\FD|RAM|ram_block~1939_q  & ((\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~1939_q ),
	.datab(\FD|RAM|ram_block~2629_combout ),
	.datac(\FD|RAM|ram_block~2067_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2630_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2630 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~2630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2035feeder (
// Equation(s):
// \FD|RAM|ram_block~2035feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2035feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2035feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~2035feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N19
dffeas \FD|RAM|ram_block~2035 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2035feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2035_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2035 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2035 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y35_N5
dffeas \FD|RAM|ram_block~1779 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1779 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1779 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y34_N17
dffeas \FD|RAM|ram_block~1651 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1651 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1651 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N2
cycloneive_lcell_comb \FD|RAM|ram_block~1907feeder (
// Equation(s):
// \FD|RAM|ram_block~1907feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1907feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1907feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1907feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N3
dffeas \FD|RAM|ram_block~1907 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1907feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1907 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1907 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2622 (
// Equation(s):
// \FD|RAM|ram_block~2622_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (\FD|ULA|MUX|Mux28~1_combout )) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~1907_q ))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (\FD|RAM|ram_block~1651_q ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~1651_q ),
	.datad(\FD|RAM|ram_block~1907_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2622_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2622 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~2622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2623 (
// Equation(s):
// \FD|RAM|ram_block~2623_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2622_combout  & (\FD|RAM|ram_block~2035_q )) # (!\FD|RAM|ram_block~2622_combout  & ((\FD|RAM|ram_block~1779_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2622_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~2035_q ),
	.datac(\FD|RAM|ram_block~1779_q ),
	.datad(\FD|RAM|ram_block~2622_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2623_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2623 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1715feeder (
// Equation(s):
// \FD|RAM|ram_block~1715feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1715feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1715feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1715feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N17
dffeas \FD|RAM|ram_block~1715 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1715feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1715 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1715 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N3
dffeas \FD|RAM|ram_block~1971 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1971 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1971 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1843feeder (
// Equation(s):
// \FD|RAM|ram_block~1843feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1843feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1843feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1843feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N5
dffeas \FD|RAM|ram_block~1843 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1843feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1843 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1843 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N11
dffeas \FD|RAM|ram_block~1587 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1587 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1587 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2626 (
// Equation(s):
// \FD|RAM|ram_block~2626_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1843_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1587_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1843_q ),
	.datac(\FD|RAM|ram_block~1587_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2626_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2626 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2627 (
// Equation(s):
// \FD|RAM|ram_block~2627_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2626_combout  & ((\FD|RAM|ram_block~1971_q ))) # (!\FD|RAM|ram_block~2626_combout  & (\FD|RAM|ram_block~1715_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2626_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1715_q ),
	.datac(\FD|RAM|ram_block~1971_q ),
	.datad(\FD|RAM|ram_block~2626_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2627_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2627 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1875feeder (
// Equation(s):
// \FD|RAM|ram_block~1875feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1875feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1875feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1875feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N21
dffeas \FD|RAM|ram_block~1875 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1875feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1875 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1875 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N3
dffeas \FD|RAM|ram_block~2003 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2003 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2003 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N22
cycloneive_lcell_comb \FD|RAM|ram_block~1747feeder (
// Equation(s):
// \FD|RAM|ram_block~1747feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1747feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1747feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1747feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N23
dffeas \FD|RAM|ram_block~1747 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1747feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1747 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1747 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N19
dffeas \FD|RAM|ram_block~1619 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1619 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1619 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2624 (
// Equation(s):
// \FD|RAM|ram_block~2624_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~1747_q )) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// ((\FD|RAM|ram_block~1619_q )))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~1747_q ),
	.datac(\FD|RAM|ram_block~1619_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2624_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2624 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2625 (
// Equation(s):
// \FD|RAM|ram_block~2625_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2624_combout  & ((\FD|RAM|ram_block~2003_q ))) # (!\FD|RAM|ram_block~2624_combout  & (\FD|RAM|ram_block~1875_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2624_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~1875_q ),
	.datac(\FD|RAM|ram_block~2003_q ),
	.datad(\FD|RAM|ram_block~2624_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2625_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2625 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2628 (
// Equation(s):
// \FD|RAM|ram_block~2628_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2625_combout ))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (\FD|RAM|ram_block~2627_combout ))))

	.dataa(\FD|RAM|ram_block~2627_combout ),
	.datab(\FD|RAM|ram_block~2625_combout ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2628_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2628 .lut_mask = 16'hFC0A;
defparam \FD|RAM|ram_block~2628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2631 (
// Equation(s):
// \FD|RAM|ram_block~2631_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2628_combout  & (\FD|RAM|ram_block~2630_combout )) # (!\FD|RAM|ram_block~2628_combout  & ((\FD|RAM|ram_block~2623_combout ))))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2628_combout ))))

	.dataa(\FD|RAM|ram_block~2630_combout ),
	.datab(\FD|RAM|ram_block~2623_combout ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|RAM|ram_block~2628_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2631_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2631 .lut_mask = 16'hAFC0;
defparam \FD|RAM|ram_block~2631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1427feeder (
// Equation(s):
// \FD|RAM|ram_block~1427feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1427feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1427feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1427feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N29
dffeas \FD|RAM|ram_block~1427 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1427feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1427 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1427 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N11
dffeas \FD|RAM|ram_block~1395 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1395 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1395 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1363feeder (
// Equation(s):
// \FD|RAM|ram_block~1363feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1363feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1363feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1363feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N9
dffeas \FD|RAM|ram_block~1363 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1363feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1363 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1363 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N19
dffeas \FD|RAM|ram_block~1331 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1331 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1331 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2591 (
// Equation(s):
// \FD|RAM|ram_block~2591_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1363_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1331_q )))))

	.dataa(\FD|RAM|ram_block~1363_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1331_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2591_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2591 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2592 (
// Equation(s):
// \FD|RAM|ram_block~2592_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2591_combout  & (\FD|RAM|ram_block~1427_q )) # (!\FD|RAM|ram_block~2591_combout  & ((\FD|RAM|ram_block~1395_q ))))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2591_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1427_q ),
	.datac(\FD|RAM|ram_block~1395_q ),
	.datad(\FD|RAM|ram_block~2591_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2592_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2592 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N10
cycloneive_lcell_comb \FD|RAM|ram_block~1555feeder (
// Equation(s):
// \FD|RAM|ram_block~1555feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1555feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1555feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1555feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N11
dffeas \FD|RAM|ram_block~1555 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1555feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1555 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1555 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N7
dffeas \FD|RAM|ram_block~1491 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1491 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1491 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1523feeder (
// Equation(s):
// \FD|RAM|ram_block~1523feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1523feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1523feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1523feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N19
dffeas \FD|RAM|ram_block~1523 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1523feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1523 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1523 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N5
dffeas \FD|RAM|ram_block~1459 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1459 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1459 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2598 (
// Equation(s):
// \FD|RAM|ram_block~2598_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1523_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1459_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1523_q ),
	.datac(\FD|RAM|ram_block~1459_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2598_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2598 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2599 (
// Equation(s):
// \FD|RAM|ram_block~2599_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2598_combout  & (\FD|RAM|ram_block~1555_q )) # (!\FD|RAM|ram_block~2598_combout  & ((\FD|RAM|ram_block~1491_q ))))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2598_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~1555_q ),
	.datac(\FD|RAM|ram_block~1491_q ),
	.datad(\FD|RAM|ram_block~2598_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2599_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2599 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1235feeder (
// Equation(s):
// \FD|RAM|ram_block~1235feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1235feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1235feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1235feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N21
dffeas \FD|RAM|ram_block~1235 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1235feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1235 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1235 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
cycloneive_lcell_comb \FD|RAM|ram_block~1299feeder (
// Equation(s):
// \FD|RAM|ram_block~1299feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1299feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1299feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1299feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N11
dffeas \FD|RAM|ram_block~1299 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1299feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1299 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1299 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N14
cycloneive_lcell_comb \FD|RAM|ram_block~1267feeder (
// Equation(s):
// \FD|RAM|ram_block~1267feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1267feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1267feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1267feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N15
dffeas \FD|RAM|ram_block~1267 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1267feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1267 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1267 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1203feeder (
// Equation(s):
// \FD|RAM|ram_block~1203feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1203feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1203feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1203feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N5
dffeas \FD|RAM|ram_block~1203 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1203feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1203 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1203 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2593 (
// Equation(s):
// \FD|RAM|ram_block~2593_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1267_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1203_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~1267_q ),
	.datab(\FD|RAM|ram_block~1203_q ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2593_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2593 .lut_mask = 16'hF0AC;
defparam \FD|RAM|ram_block~2593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2594 (
// Equation(s):
// \FD|RAM|ram_block~2594_combout  = (\FD|RAM|ram_block~2593_combout  & (((\FD|RAM|ram_block~1299_q ) # (!\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|RAM|ram_block~2593_combout  & (\FD|RAM|ram_block~1235_q  & ((\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~1235_q ),
	.datab(\FD|RAM|ram_block~1299_q ),
	.datac(\FD|RAM|ram_block~2593_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2594_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2594 .lut_mask = 16'hCAF0;
defparam \FD|RAM|ram_block~2594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1139feeder (
// Equation(s):
// \FD|RAM|ram_block~1139feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1139feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1139feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1139feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N29
dffeas \FD|RAM|ram_block~1139 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1139feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1139 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1139 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N3
dffeas \FD|RAM|ram_block~1171 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1171 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1171 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1107feeder (
// Equation(s):
// \FD|RAM|ram_block~1107feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1107feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1107feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1107feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N21
dffeas \FD|RAM|ram_block~1107 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1107feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1107 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1107 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N9
dffeas \FD|RAM|ram_block~1075 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1075_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1075 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1075 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2595 (
// Equation(s):
// \FD|RAM|ram_block~2595_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1107_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1075_q )))))

	.dataa(\FD|RAM|ram_block~1107_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1075_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2595_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2595 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2596 (
// Equation(s):
// \FD|RAM|ram_block~2596_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2595_combout  & ((\FD|RAM|ram_block~1171_q ))) # (!\FD|RAM|ram_block~2595_combout  & (\FD|RAM|ram_block~1139_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2595_combout ))))

	.dataa(\FD|RAM|ram_block~1139_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1171_q ),
	.datad(\FD|RAM|ram_block~2595_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2596_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2596 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2597 (
// Equation(s):
// \FD|RAM|ram_block~2597_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~2594_combout )) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// ((\FD|RAM|ram_block~2596_combout )))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~2594_combout ),
	.datac(\FD|RAM|ram_block~2596_combout ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2597_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2597 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2600 (
// Equation(s):
// \FD|RAM|ram_block~2600_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2597_combout  & ((\FD|RAM|ram_block~2599_combout ))) # (!\FD|RAM|ram_block~2597_combout  & (\FD|RAM|ram_block~2592_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2597_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~2592_combout ),
	.datac(\FD|RAM|ram_block~2599_combout ),
	.datad(\FD|RAM|ram_block~2597_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2600_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2600 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
cycloneive_lcell_comb \FD|RAM|ram_block~787feeder (
// Equation(s):
// \FD|RAM|ram_block~787feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~787feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~787feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~787feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N11
dffeas \FD|RAM|ram_block~787 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~787feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~787 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~787 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N25
dffeas \FD|RAM|ram_block~1043 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1043_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1043 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1043 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N2
cycloneive_lcell_comb \FD|RAM|ram_block~915feeder (
// Equation(s):
// \FD|RAM|ram_block~915feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~915feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~915feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~915feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N3
dffeas \FD|RAM|ram_block~915 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~915feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~915 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~915 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N9
dffeas \FD|RAM|ram_block~659 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~659 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~659 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2608 (
// Equation(s):
// \FD|RAM|ram_block~2608_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~915_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~659_q )))))

	.dataa(\FD|RAM|ram_block~915_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~659_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2608_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2608 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2609 (
// Equation(s):
// \FD|RAM|ram_block~2609_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2608_combout  & ((\FD|RAM|ram_block~1043_q ))) # (!\FD|RAM|ram_block~2608_combout  & (\FD|RAM|ram_block~787_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2608_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~787_q ),
	.datac(\FD|RAM|ram_block~1043_q ),
	.datad(\FD|RAM|ram_block~2608_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2609_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2609 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
cycloneive_lcell_comb \FD|RAM|ram_block~723feeder (
// Equation(s):
// \FD|RAM|ram_block~723feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~723feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~723feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~723feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N25
dffeas \FD|RAM|ram_block~723 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~723feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~723 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~723 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N27
dffeas \FD|RAM|ram_block~979 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~979 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~979 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N14
cycloneive_lcell_comb \FD|RAM|ram_block~851feeder (
// Equation(s):
// \FD|RAM|ram_block~851feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~851feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~851feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~851feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N15
dffeas \FD|RAM|ram_block~851 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~851feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~851 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~851 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N25
dffeas \FD|RAM|ram_block~595 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~595 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~595 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2601 (
// Equation(s):
// \FD|RAM|ram_block~2601_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~851_q ) # ((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (((\FD|RAM|ram_block~595_q  & !\FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~851_q ),
	.datac(\FD|RAM|ram_block~595_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2601_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2601 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2602 (
// Equation(s):
// \FD|RAM|ram_block~2602_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2601_combout  & ((\FD|RAM|ram_block~979_q ))) # (!\FD|RAM|ram_block~2601_combout  & (\FD|RAM|ram_block~723_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2601_combout ))))

	.dataa(\FD|RAM|ram_block~723_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~979_q ),
	.datad(\FD|RAM|ram_block~2601_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2602_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2602 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N12
cycloneive_lcell_comb \FD|RAM|ram_block~755feeder (
// Equation(s):
// \FD|RAM|ram_block~755feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~755feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~755feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~755feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N13
dffeas \FD|RAM|ram_block~755 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~755feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~755 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~755 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N31
dffeas \FD|RAM|ram_block~627 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~627 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~627 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2603 (
// Equation(s):
// \FD|RAM|ram_block~2603_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~755_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~627_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~755_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~627_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2603_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2603 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N4
cycloneive_lcell_comb \FD|RAM|ram_block~883feeder (
// Equation(s):
// \FD|RAM|ram_block~883feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~883feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~883feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~883feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N5
dffeas \FD|RAM|ram_block~883 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~883feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~883 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~883 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y29_N15
dffeas \FD|RAM|ram_block~1011 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1011 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2604 (
// Equation(s):
// \FD|RAM|ram_block~2604_combout  = (\FD|RAM|ram_block~2603_combout  & (((\FD|RAM|ram_block~1011_q ) # (!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~2603_combout  & (\FD|RAM|ram_block~883_q  & ((\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~2603_combout ),
	.datab(\FD|RAM|ram_block~883_q ),
	.datac(\FD|RAM|ram_block~1011_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2604_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2604 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~2604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N2
cycloneive_lcell_comb \FD|RAM|ram_block~819feeder (
// Equation(s):
// \FD|RAM|ram_block~819feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~819feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~819feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~819feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N3
dffeas \FD|RAM|ram_block~819 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~819feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~819 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~819 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N9
dffeas \FD|RAM|ram_block~947 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~947 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~947 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N24
cycloneive_lcell_comb \FD|RAM|ram_block~691feeder (
// Equation(s):
// \FD|RAM|ram_block~691feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~691feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~691feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~691feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N25
dffeas \FD|RAM|ram_block~691 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~691feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~691 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~691 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N21
dffeas \FD|RAM|ram_block~563 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~563 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~563 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2605 (
// Equation(s):
// \FD|RAM|ram_block~2605_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~691_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~563_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~691_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~563_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2605_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2605 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2606 (
// Equation(s):
// \FD|RAM|ram_block~2606_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2605_combout  & ((\FD|RAM|ram_block~947_q ))) # (!\FD|RAM|ram_block~2605_combout  & (\FD|RAM|ram_block~819_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2605_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~819_q ),
	.datac(\FD|RAM|ram_block~947_q ),
	.datad(\FD|RAM|ram_block~2605_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2606_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2606 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2607 (
// Equation(s):
// \FD|RAM|ram_block~2607_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2604_combout ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~2606_combout  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~2604_combout ),
	.datab(\FD|RAM|ram_block~2606_combout ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2607_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2607 .lut_mask = 16'hF0AC;
defparam \FD|RAM|ram_block~2607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2610 (
// Equation(s):
// \FD|RAM|ram_block~2610_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2607_combout  & (\FD|RAM|ram_block~2609_combout )) # (!\FD|RAM|ram_block~2607_combout  & ((\FD|RAM|ram_block~2602_combout ))))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2607_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~2609_combout ),
	.datac(\FD|RAM|ram_block~2602_combout ),
	.datad(\FD|RAM|ram_block~2607_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2610_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2610 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N4
cycloneive_lcell_comb \FD|RAM|ram_block~243feeder (
// Equation(s):
// \FD|RAM|ram_block~243feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~243feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~243feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~243feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N5
dffeas \FD|RAM|ram_block~243 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~243feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~243 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~243 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N27
dffeas \FD|RAM|ram_block~275 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~275 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~275 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N26
cycloneive_lcell_comb \FD|RAM|ram_block~211feeder (
// Equation(s):
// \FD|RAM|ram_block~211feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~211feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~211feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~211feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N27
dffeas \FD|RAM|ram_block~211 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~211feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~211 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N9
dffeas \FD|RAM|ram_block~179 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~179 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~179 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2611 (
// Equation(s):
// \FD|RAM|ram_block~2611_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~211_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~179_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~211_q ),
	.datac(\FD|RAM|ram_block~179_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2611_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2611 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2612 (
// Equation(s):
// \FD|RAM|ram_block~2612_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2611_combout  & ((\FD|RAM|ram_block~275_q ))) # (!\FD|RAM|ram_block~2611_combout  & (\FD|RAM|ram_block~243_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2611_combout ))))

	.dataa(\FD|RAM|ram_block~243_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~275_q ),
	.datad(\FD|RAM|ram_block~2611_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2612_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2612 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N30
cycloneive_lcell_comb \FD|RAM|ram_block~499feeder (
// Equation(s):
// \FD|RAM|ram_block~499feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~499feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~499feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~499feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N31
dffeas \FD|RAM|ram_block~499 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~499feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~499 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~499 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N7
dffeas \FD|RAM|ram_block~531 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~531 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~531 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
cycloneive_lcell_comb \FD|RAM|ram_block~467feeder (
// Equation(s):
// \FD|RAM|ram_block~467feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~467feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~467feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~467feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N29
dffeas \FD|RAM|ram_block~467 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~467feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~467 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~467 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N29
dffeas \FD|RAM|ram_block~435 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~435 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~435 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2618 (
// Equation(s):
// \FD|RAM|ram_block~2618_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~467_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~435_q )))))

	.dataa(\FD|RAM|ram_block~467_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~435_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2618_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2618 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2619 (
// Equation(s):
// \FD|RAM|ram_block~2619_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2618_combout  & ((\FD|RAM|ram_block~531_q ))) # (!\FD|RAM|ram_block~2618_combout  & (\FD|RAM|ram_block~499_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2618_combout ))))

	.dataa(\FD|RAM|ram_block~499_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~531_q ),
	.datad(\FD|RAM|ram_block~2618_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2619_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2619 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N0
cycloneive_lcell_comb \FD|RAM|ram_block~83feeder (
// Equation(s):
// \FD|RAM|ram_block~83feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~83feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~83feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~83feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N1
dffeas \FD|RAM|ram_block~83 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~83feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~83 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N23
dffeas \FD|RAM|ram_block~147 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~147 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~147 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
cycloneive_lcell_comb \FD|RAM|ram_block~115feeder (
// Equation(s):
// \FD|RAM|ram_block~115feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~115feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~115feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~115feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N3
dffeas \FD|RAM|ram_block~115 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~115feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~115 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N13
dffeas \FD|RAM|ram_block~51 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~51 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2615 (
// Equation(s):
// \FD|RAM|ram_block~2615_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~115_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~51_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~115_q ),
	.datac(\FD|RAM|ram_block~51_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2615_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2615 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2616 (
// Equation(s):
// \FD|RAM|ram_block~2616_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2615_combout  & ((\FD|RAM|ram_block~147_q ))) # (!\FD|RAM|ram_block~2615_combout  & (\FD|RAM|ram_block~83_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2615_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~83_q ),
	.datac(\FD|RAM|ram_block~147_q ),
	.datad(\FD|RAM|ram_block~2615_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2616_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2616 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N20
cycloneive_lcell_comb \FD|RAM|ram_block~339feeder (
// Equation(s):
// \FD|RAM|ram_block~339feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~339feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~339feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~339feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N21
dffeas \FD|RAM|ram_block~339 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~339feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~339 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~339 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N11
dffeas \FD|RAM|ram_block~403 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~403 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~403 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N28
cycloneive_lcell_comb \FD|RAM|ram_block~371feeder (
// Equation(s):
// \FD|RAM|ram_block~371feeder_combout  = \FD|BANCO_REG|saidaB[12]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~371feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~371feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~371feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N29
dffeas \FD|RAM|ram_block~371 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~371feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~371 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~371 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N17
dffeas \FD|RAM|ram_block~307 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~307 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~307 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2613 (
// Equation(s):
// \FD|RAM|ram_block~2613_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~371_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~307_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~371_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~307_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2613_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2613 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2614 (
// Equation(s):
// \FD|RAM|ram_block~2614_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2613_combout  & ((\FD|RAM|ram_block~403_q ))) # (!\FD|RAM|ram_block~2613_combout  & (\FD|RAM|ram_block~339_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2613_combout ))))

	.dataa(\FD|RAM|ram_block~339_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~403_q ),
	.datad(\FD|RAM|ram_block~2613_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2614_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2614 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2617 (
// Equation(s):
// \FD|RAM|ram_block~2617_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout ) # ((\FD|RAM|ram_block~2614_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (!\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~2616_combout )))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2616_combout ),
	.datad(\FD|RAM|ram_block~2614_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2617_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2617 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~2617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2620 (
// Equation(s):
// \FD|RAM|ram_block~2620_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2617_combout  & ((\FD|RAM|ram_block~2619_combout ))) # (!\FD|RAM|ram_block~2617_combout  & (\FD|RAM|ram_block~2612_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2617_combout ))))

	.dataa(\FD|RAM|ram_block~2612_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2619_combout ),
	.datad(\FD|RAM|ram_block~2617_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2620_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2620 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2621 (
// Equation(s):
// \FD|RAM|ram_block~2621_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout )) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~2610_combout )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~2620_combout )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~2610_combout ),
	.datad(\FD|RAM|ram_block~2620_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2621_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2621 .lut_mask = 16'hD9C8;
defparam \FD|RAM|ram_block~2621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2632 (
// Equation(s):
// \FD|RAM|ram_block~2632_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2621_combout  & (\FD|RAM|ram_block~2631_combout )) # (!\FD|RAM|ram_block~2621_combout  & ((\FD|RAM|ram_block~2600_combout ))))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~2621_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~2631_combout ),
	.datac(\FD|RAM|ram_block~2600_combout ),
	.datad(\FD|RAM|ram_block~2621_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2632_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2632 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N4
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[12]~23 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[12]~23_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (((\FD|comb~0_combout  & \FD|RAM|ram_block~2632_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (\FD|ULA|MUX|Mux19~1_combout ))

	.dataa(\FD|ULA|MUX|Mux19~1_combout ),
	.datab(\UCFD|HAB_LE_MEM~0_combout ),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~2632_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[12]~23_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[12]~23 .lut_mask = 16'hE222;
defparam \FD|MUX_ULA_MEM|q[12]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N22
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[13]~20 (
// Equation(s):
// \FD|BANCO_REG|saidaA[13]~20_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & (\FD|BANCO_REG|registrador_rtl_0_bypass [30])) # (!\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a19 
// )))))

	.dataa(\FD|BANCO_REG|Equal0~0_combout ),
	.datab(\FD|BANCO_REG|Mux31~1_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [30]),
	.datad(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[13]~20_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[13]~20 .lut_mask = 16'hA280;
defparam \FD|BANCO_REG|saidaA[13]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N21
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[30] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[13]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[30] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N20
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[13]~2 (
// Equation(s):
// \FD|BANCO_REG|saidaB[13]~2_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [30])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a19 
// )))))

	.dataa(\FD|BANCO_REG|Mux63~4_combout ),
	.datab(\FD|BANCO_REG|Equal1~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [30]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[13]~2 .lut_mask = 16'hC480;
defparam \FD|BANCO_REG|saidaB[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N30
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[13]~40 (
// Equation(s):
// \FD|MUX_RT_IMM|q[13]~40_combout  = (\FD|MEM_INST|q [26] & ((\FD|MEM_INST|q [27] & (\FD|MEM_INST|q [13])) # (!\FD|MEM_INST|q [27] & ((\FD|BANCO_REG|saidaB[13]~2_combout ))))) # (!\FD|MEM_INST|q [26] & (((\FD|BANCO_REG|saidaB[13]~2_combout ))))

	.dataa(\FD|MEM_INST|q [26]),
	.datab(\FD|MEM_INST|q [13]),
	.datac(\FD|MEM_INST|q [27]),
	.datad(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[13]~40_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[13]~40 .lut_mask = 16'hDF80;
defparam \FD|MUX_RT_IMM|q[13]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[12]~12 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[12]~12_combout  = (\FD|BANCO_REG|saidaA[12]~21_combout  & ((\FD|ULA|SOMA|CarryOut[11]~11_combout ) # (\FD|MUX_RT_IMM|q[12]~41_combout  $ (\FD|UC_ULA|q[2]~1_combout )))) # (!\FD|BANCO_REG|saidaA[12]~21_combout  & 
// (\FD|ULA|SOMA|CarryOut[11]~11_combout  & (\FD|MUX_RT_IMM|q[12]~41_combout  $ (\FD|UC_ULA|q[2]~1_combout ))))

	.dataa(\FD|BANCO_REG|saidaA[12]~21_combout ),
	.datab(\FD|MUX_RT_IMM|q[12]~41_combout ),
	.datac(\FD|UC_ULA|q[2]~1_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[11]~11_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[12]~12 .lut_mask = 16'hBE28;
defparam \FD|ULA|SOMA|CarryOut[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N30
cycloneive_lcell_comb \FD|ULA|MUX|Mux18~0 (
// Equation(s):
// \FD|ULA|MUX|Mux18~0_combout  = \FD|MUX_RT_IMM|q[13]~40_combout  $ (\FD|UC_ULA|q[2]~1_combout  $ (((\FD|UC_ULA|q[1]~0_combout  & \FD|ULA|SOMA|CarryOut[12]~12_combout ))))

	.dataa(\FD|UC_ULA|q[1]~0_combout ),
	.datab(\FD|MUX_RT_IMM|q[13]~40_combout ),
	.datac(\FD|UC_ULA|q[2]~1_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[12]~12_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux18~0 .lut_mask = 16'h963C;
defparam \FD|ULA|MUX|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N22
cycloneive_lcell_comb \FD|ULA|MUX|Mux18~1 (
// Equation(s):
// \FD|ULA|MUX|Mux18~1_combout  = (\FD|BANCO_REG|saidaA[13]~20_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|UC_ULA|q[0]~2_combout ) # (\FD|ULA|MUX|Mux18~0_combout ))))) # (!\FD|BANCO_REG|saidaA[13]~20_combout  & (\FD|ULA|MUX|Mux18~0_combout  & 
// (\FD|UC_ULA|q[1]~0_combout  $ (\FD|UC_ULA|q[0]~2_combout ))))

	.dataa(\FD|UC_ULA|q[1]~0_combout ),
	.datab(\FD|BANCO_REG|saidaA[13]~20_combout ),
	.datac(\FD|UC_ULA|q[0]~2_combout ),
	.datad(\FD|ULA|MUX|Mux18~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux18~1 .lut_mask = 16'h5648;
defparam \FD|ULA|MUX|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2036feeder (
// Equation(s):
// \FD|RAM|ram_block~2036feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2036feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2036feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2036feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N27
dffeas \FD|RAM|ram_block~2036 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2036feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2036_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2036 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2036 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y35_N9
dffeas \FD|RAM|ram_block~1780 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1780 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1780 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y34_N27
dffeas \FD|RAM|ram_block~1652 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1652 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1652 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1908feeder (
// Equation(s):
// \FD|RAM|ram_block~1908feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1908feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1908feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1908feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N1
dffeas \FD|RAM|ram_block~1908 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1908feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1908 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1908 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2664 (
// Equation(s):
// \FD|RAM|ram_block~2664_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (\FD|ULA|MUX|Mux28~1_combout )) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~1908_q ))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (\FD|RAM|ram_block~1652_q ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~1652_q ),
	.datad(\FD|RAM|ram_block~1908_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2664_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2664 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~2664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2665 (
// Equation(s):
// \FD|RAM|ram_block~2665_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2664_combout  & (\FD|RAM|ram_block~2036_q )) # (!\FD|RAM|ram_block~2664_combout  & ((\FD|RAM|ram_block~1780_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2664_combout ))))

	.dataa(\FD|RAM|ram_block~2036_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1780_q ),
	.datad(\FD|RAM|ram_block~2664_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2665_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2665 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1812feeder (
// Equation(s):
// \FD|RAM|ram_block~1812feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1812feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1812feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1812feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N5
dffeas \FD|RAM|ram_block~1812 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1812feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1812 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1812 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N7
dffeas \FD|RAM|ram_block~1684 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1684 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1684 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2671 (
// Equation(s):
// \FD|RAM|ram_block~2671_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1812_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1684_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1812_q ),
	.datac(\FD|RAM|ram_block~1684_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2671_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2671 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N5
dffeas \FD|RAM|ram_block~2068 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2068_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2068 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2068 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1940feeder (
// Equation(s):
// \FD|RAM|ram_block~1940feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1940feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1940feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1940feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N9
dffeas \FD|RAM|ram_block~1940 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1940feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1940 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1940 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2672 (
// Equation(s):
// \FD|RAM|ram_block~2672_combout  = (\FD|RAM|ram_block~2671_combout  & (((\FD|RAM|ram_block~2068_q )) # (!\FD|ULA|MUX|Mux28~1_combout ))) # (!\FD|RAM|ram_block~2671_combout  & (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~1940_q ))))

	.dataa(\FD|RAM|ram_block~2671_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2068_q ),
	.datad(\FD|RAM|ram_block~1940_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2672_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2672 .lut_mask = 16'hE6A2;
defparam \FD|RAM|ram_block~2672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1876feeder (
// Equation(s):
// \FD|RAM|ram_block~1876feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1876feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1876feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1876feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N13
dffeas \FD|RAM|ram_block~1876 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1876feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1876 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1876 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N11
dffeas \FD|RAM|ram_block~2004 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2004 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2004 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1748feeder (
// Equation(s):
// \FD|RAM|ram_block~1748feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1748feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1748feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1748feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N21
dffeas \FD|RAM|ram_block~1748 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1748feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1748 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1748 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N21
dffeas \FD|RAM|ram_block~1620 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1620 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1620 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2666 (
// Equation(s):
// \FD|RAM|ram_block~2666_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1748_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1620_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~1748_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1620_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2666_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2666 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2667 (
// Equation(s):
// \FD|RAM|ram_block~2667_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2666_combout  & ((\FD|RAM|ram_block~2004_q ))) # (!\FD|RAM|ram_block~2666_combout  & (\FD|RAM|ram_block~1876_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2666_combout ))))

	.dataa(\FD|RAM|ram_block~1876_q ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2004_q ),
	.datad(\FD|RAM|ram_block~2666_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2667_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2667 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1844feeder (
// Equation(s):
// \FD|RAM|ram_block~1844feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1844feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1844feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1844feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N21
dffeas \FD|RAM|ram_block~1844 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1844feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1844 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1844 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N19
dffeas \FD|RAM|ram_block~1588 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1588 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1588 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2668 (
// Equation(s):
// \FD|RAM|ram_block~2668_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1844_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1588_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1844_q ),
	.datac(\FD|RAM|ram_block~1588_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2668_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2668 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N31
dffeas \FD|RAM|ram_block~1972 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1972 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1972 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1716feeder (
// Equation(s):
// \FD|RAM|ram_block~1716feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1716feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1716feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1716feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N1
dffeas \FD|RAM|ram_block~1716 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1716feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1716 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1716 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2669 (
// Equation(s):
// \FD|RAM|ram_block~2669_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2668_combout  & (\FD|RAM|ram_block~1972_q )) # (!\FD|RAM|ram_block~2668_combout  & ((\FD|RAM|ram_block~1716_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (\FD|RAM|ram_block~2668_combout ))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~2668_combout ),
	.datac(\FD|RAM|ram_block~1972_q ),
	.datad(\FD|RAM|ram_block~1716_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2669_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2669 .lut_mask = 16'hE6C4;
defparam \FD|RAM|ram_block~2669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2670 (
// Equation(s):
// \FD|RAM|ram_block~2670_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~2667_combout )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~2669_combout )))))

	.dataa(\FD|RAM|ram_block~2667_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~2669_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2670_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2670 .lut_mask = 16'hE3E0;
defparam \FD|RAM|ram_block~2670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2673 (
// Equation(s):
// \FD|RAM|ram_block~2673_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2670_combout  & ((\FD|RAM|ram_block~2672_combout ))) # (!\FD|RAM|ram_block~2670_combout  & (\FD|RAM|ram_block~2665_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2670_combout ))))

	.dataa(\FD|RAM|ram_block~2665_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~2672_combout ),
	.datad(\FD|RAM|ram_block~2670_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2673_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2673 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N22
cycloneive_lcell_comb \FD|RAM|ram_block~852feeder (
// Equation(s):
// \FD|RAM|ram_block~852feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~852feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~852feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~852feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N23
dffeas \FD|RAM|ram_block~852 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~852feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~852 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~852 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N15
dffeas \FD|RAM|ram_block~596 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~596 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~596 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2633 (
// Equation(s):
// \FD|RAM|ram_block~2633_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~852_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~596_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~852_q ),
	.datac(\FD|RAM|ram_block~596_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2633_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2633 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N1
dffeas \FD|RAM|ram_block~724 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~724 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~724 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N18
cycloneive_lcell_comb \FD|RAM|ram_block~980feeder (
// Equation(s):
// \FD|RAM|ram_block~980feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~980feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~980feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~980feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N19
dffeas \FD|RAM|ram_block~980 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~980feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~980 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~980 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2634 (
// Equation(s):
// \FD|RAM|ram_block~2634_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2633_combout  & ((\FD|RAM|ram_block~980_q ))) # (!\FD|RAM|ram_block~2633_combout  & (\FD|RAM|ram_block~724_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (\FD|RAM|ram_block~2633_combout ))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~2633_combout ),
	.datac(\FD|RAM|ram_block~724_q ),
	.datad(\FD|RAM|ram_block~980_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2634_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2634 .lut_mask = 16'hEC64;
defparam \FD|RAM|ram_block~2634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N16
cycloneive_lcell_comb \FD|RAM|ram_block~916feeder (
// Equation(s):
// \FD|RAM|ram_block~916feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~916feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~916feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~916feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N17
dffeas \FD|RAM|ram_block~916 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~916feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~916 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~916 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N1
dffeas \FD|RAM|ram_block~660 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~660 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~660 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2640 (
// Equation(s):
// \FD|RAM|ram_block~2640_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~916_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~660_q )))))

	.dataa(\FD|RAM|ram_block~916_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~660_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2640_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2640 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1044feeder (
// Equation(s):
// \FD|RAM|ram_block~1044feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1044feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1044feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1044feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N19
dffeas \FD|RAM|ram_block~1044 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1044feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1044_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1044 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1044 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N9
dffeas \FD|RAM|ram_block~788 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~788 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~788 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2641 (
// Equation(s):
// \FD|RAM|ram_block~2641_combout  = (\FD|RAM|ram_block~2640_combout  & ((\FD|RAM|ram_block~1044_q ) # ((!\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|RAM|ram_block~2640_combout  & (((\FD|RAM|ram_block~788_q  & \FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|RAM|ram_block~2640_combout ),
	.datab(\FD|RAM|ram_block~1044_q ),
	.datac(\FD|RAM|ram_block~788_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2641_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2641 .lut_mask = 16'hD8AA;
defparam \FD|RAM|ram_block~2641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N28
cycloneive_lcell_comb \FD|RAM|ram_block~820feeder (
// Equation(s):
// \FD|RAM|ram_block~820feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~820feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~820feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~820feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N29
dffeas \FD|RAM|ram_block~820 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~820feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~820 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~820 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N23
dffeas \FD|RAM|ram_block~948 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~948 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~948 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N22
cycloneive_lcell_comb \FD|RAM|ram_block~692feeder (
// Equation(s):
// \FD|RAM|ram_block~692feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~692feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~692feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~692feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N23
dffeas \FD|RAM|ram_block~692 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~692feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~692 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~692 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N3
dffeas \FD|RAM|ram_block~564 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~564 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~564 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2637 (
// Equation(s):
// \FD|RAM|ram_block~2637_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~692_q )) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// ((\FD|RAM|ram_block~564_q )))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~692_q ),
	.datac(\FD|RAM|ram_block~564_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2637_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2637 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2638 (
// Equation(s):
// \FD|RAM|ram_block~2638_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2637_combout  & ((\FD|RAM|ram_block~948_q ))) # (!\FD|RAM|ram_block~2637_combout  & (\FD|RAM|ram_block~820_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2637_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~820_q ),
	.datac(\FD|RAM|ram_block~948_q ),
	.datad(\FD|RAM|ram_block~2637_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2638_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2638 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N14
cycloneive_lcell_comb \FD|RAM|ram_block~756feeder (
// Equation(s):
// \FD|RAM|ram_block~756feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~756feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~756feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~756feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N15
dffeas \FD|RAM|ram_block~756 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~756feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~756 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~756 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y30_N25
dffeas \FD|RAM|ram_block~628 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~628 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~628 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2635 (
// Equation(s):
// \FD|RAM|ram_block~2635_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~756_q )) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// ((\FD|RAM|ram_block~628_q )))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~756_q ),
	.datac(\FD|RAM|ram_block~628_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2635_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2635 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N16
cycloneive_lcell_comb \FD|RAM|ram_block~884feeder (
// Equation(s):
// \FD|RAM|ram_block~884feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~884feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~884feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~884feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y29_N17
dffeas \FD|RAM|ram_block~884 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~884feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~884 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~884 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N3
dffeas \FD|RAM|ram_block~1012 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1012 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1012 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2636 (
// Equation(s):
// \FD|RAM|ram_block~2636_combout  = (\FD|RAM|ram_block~2635_combout  & (((\FD|RAM|ram_block~1012_q ) # (!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~2635_combout  & (\FD|RAM|ram_block~884_q  & ((\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~2635_combout ),
	.datab(\FD|RAM|ram_block~884_q ),
	.datac(\FD|RAM|ram_block~1012_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2636_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2636 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~2636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2639 (
// Equation(s):
// \FD|RAM|ram_block~2639_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout ) # (\FD|RAM|ram_block~2636_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (\FD|RAM|ram_block~2638_combout  & (!\FD|ULA|MUX|Mux31~1_combout )))

	.dataa(\FD|RAM|ram_block~2638_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~2636_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2639_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2639 .lut_mask = 16'hCEC2;
defparam \FD|RAM|ram_block~2639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2642 (
// Equation(s):
// \FD|RAM|ram_block~2642_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2639_combout  & ((\FD|RAM|ram_block~2641_combout ))) # (!\FD|RAM|ram_block~2639_combout  & (\FD|RAM|ram_block~2634_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2639_combout ))))

	.dataa(\FD|RAM|ram_block~2634_combout ),
	.datab(\FD|RAM|ram_block~2641_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~2639_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2642_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2642 .lut_mask = 16'hCFA0;
defparam \FD|RAM|ram_block~2642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1396feeder (
// Equation(s):
// \FD|RAM|ram_block~1396feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1396feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1396feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1396feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N5
dffeas \FD|RAM|ram_block~1396 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1396feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1396 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1396 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N27
dffeas \FD|RAM|ram_block~1428 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1428 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1428 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1364feeder (
// Equation(s):
// \FD|RAM|ram_block~1364feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1364feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1364feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1364feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N21
dffeas \FD|RAM|ram_block~1364 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1364feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1364 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1364 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N17
dffeas \FD|RAM|ram_block~1332 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1332 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1332 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2643 (
// Equation(s):
// \FD|RAM|ram_block~2643_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1364_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1332_q )))))

	.dataa(\FD|RAM|ram_block~1364_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1332_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2643_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2643 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2644 (
// Equation(s):
// \FD|RAM|ram_block~2644_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2643_combout  & ((\FD|RAM|ram_block~1428_q ))) # (!\FD|RAM|ram_block~2643_combout  & (\FD|RAM|ram_block~1396_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2643_combout ))))

	.dataa(\FD|RAM|ram_block~1396_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1428_q ),
	.datad(\FD|RAM|ram_block~2643_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2644_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2644 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1492feeder (
// Equation(s):
// \FD|RAM|ram_block~1492feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1492feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1492feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1492feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N29
dffeas \FD|RAM|ram_block~1492 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1492feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1492 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1492 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N15
dffeas \FD|RAM|ram_block~1556 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1556 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1556 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1524feeder (
// Equation(s):
// \FD|RAM|ram_block~1524feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1524feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1524feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1524feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N17
dffeas \FD|RAM|ram_block~1524 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1524feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1524 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1524 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N21
dffeas \FD|RAM|ram_block~1460 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1460 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1460 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2650 (
// Equation(s):
// \FD|RAM|ram_block~2650_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1524_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1460_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1524_q ),
	.datac(\FD|RAM|ram_block~1460_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2650_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2650 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2651 (
// Equation(s):
// \FD|RAM|ram_block~2651_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2650_combout  & ((\FD|RAM|ram_block~1556_q ))) # (!\FD|RAM|ram_block~2650_combout  & (\FD|RAM|ram_block~1492_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2650_combout ))))

	.dataa(\FD|RAM|ram_block~1492_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~1556_q ),
	.datad(\FD|RAM|ram_block~2650_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2651_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2651 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N30
cycloneive_lcell_comb \FD|RAM|ram_block~1236feeder (
// Equation(s):
// \FD|RAM|ram_block~1236feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1236feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1236feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1236feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N31
dffeas \FD|RAM|ram_block~1236 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1236feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1236 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1236 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N31
dffeas \FD|RAM|ram_block~1300 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1300 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1300 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N29
dffeas \FD|RAM|ram_block~1268 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1268 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1268 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N1
dffeas \FD|RAM|ram_block~1204 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1204 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1204 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2645 (
// Equation(s):
// \FD|RAM|ram_block~2645_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1268_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1204_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1268_q ),
	.datac(\FD|RAM|ram_block~1204_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2645_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2645 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2646 (
// Equation(s):
// \FD|RAM|ram_block~2646_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2645_combout  & ((\FD|RAM|ram_block~1300_q ))) # (!\FD|RAM|ram_block~2645_combout  & (\FD|RAM|ram_block~1236_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2645_combout ))))

	.dataa(\FD|RAM|ram_block~1236_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~1300_q ),
	.datad(\FD|RAM|ram_block~2645_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2646_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2646 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1140feeder (
// Equation(s):
// \FD|RAM|ram_block~1140feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1140feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1140feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1140feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N9
dffeas \FD|RAM|ram_block~1140 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1140feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1140 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1140 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N3
dffeas \FD|RAM|ram_block~1172 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1172 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1172 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N26
cycloneive_lcell_comb \FD|RAM|ram_block~1108feeder (
// Equation(s):
// \FD|RAM|ram_block~1108feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1108feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1108feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1108feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N27
dffeas \FD|RAM|ram_block~1108 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1108feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1108 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1108 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N29
dffeas \FD|RAM|ram_block~1076 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1076_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1076 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1076 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2647 (
// Equation(s):
// \FD|RAM|ram_block~2647_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1108_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1076_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1108_q ),
	.datac(\FD|RAM|ram_block~1076_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2647_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2647 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2648 (
// Equation(s):
// \FD|RAM|ram_block~2648_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2647_combout  & ((\FD|RAM|ram_block~1172_q ))) # (!\FD|RAM|ram_block~2647_combout  & (\FD|RAM|ram_block~1140_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2647_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1140_q ),
	.datac(\FD|RAM|ram_block~1172_q ),
	.datad(\FD|RAM|ram_block~2647_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2648_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2648 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2649 (
// Equation(s):
// \FD|RAM|ram_block~2649_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout ) # ((\FD|RAM|ram_block~2646_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2648_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2646_combout ),
	.datad(\FD|RAM|ram_block~2648_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2649_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2649 .lut_mask = 16'hB9A8;
defparam \FD|RAM|ram_block~2649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2652 (
// Equation(s):
// \FD|RAM|ram_block~2652_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2649_combout  & ((\FD|RAM|ram_block~2651_combout ))) # (!\FD|RAM|ram_block~2649_combout  & (\FD|RAM|ram_block~2644_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2649_combout ))))

	.dataa(\FD|RAM|ram_block~2644_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2651_combout ),
	.datad(\FD|RAM|ram_block~2649_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2652_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2652 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
cycloneive_lcell_comb \FD|RAM|ram_block~532feeder (
// Equation(s):
// \FD|RAM|ram_block~532feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~532feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~532feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~532feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N27
dffeas \FD|RAM|ram_block~532 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~532feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~532 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~532 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
cycloneive_lcell_comb \FD|RAM|ram_block~500feeder (
// Equation(s):
// \FD|RAM|ram_block~500feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~500feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~500feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~500feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N29
dffeas \FD|RAM|ram_block~500 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~500feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~500 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~500 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N2
cycloneive_lcell_comb \FD|RAM|ram_block~468feeder (
// Equation(s):
// \FD|RAM|ram_block~468feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~468feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~468feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~468feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N3
dffeas \FD|RAM|ram_block~468 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~468feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~468 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~468 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N4
cycloneive_lcell_comb \FD|RAM|ram_block~436feeder (
// Equation(s):
// \FD|RAM|ram_block~436feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~436feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~436feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~436feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N5
dffeas \FD|RAM|ram_block~436 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~436feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~436 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~436 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2660 (
// Equation(s):
// \FD|RAM|ram_block~2660_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~468_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~436_q )))))

	.dataa(\FD|RAM|ram_block~468_q ),
	.datab(\FD|RAM|ram_block~436_q ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2660_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2660 .lut_mask = 16'hFA0C;
defparam \FD|RAM|ram_block~2660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2661 (
// Equation(s):
// \FD|RAM|ram_block~2661_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2660_combout  & (\FD|RAM|ram_block~532_q )) # (!\FD|RAM|ram_block~2660_combout  & ((\FD|RAM|ram_block~500_q ))))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2660_combout ))))

	.dataa(\FD|RAM|ram_block~532_q ),
	.datab(\FD|RAM|ram_block~500_q ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|RAM|ram_block~2660_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2661_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2661 .lut_mask = 16'hAFC0;
defparam \FD|RAM|ram_block~2661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N30
cycloneive_lcell_comb \FD|RAM|ram_block~244feeder (
// Equation(s):
// \FD|RAM|ram_block~244feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~244feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~244feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~244feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N31
dffeas \FD|RAM|ram_block~244 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~244feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~244 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N23
dffeas \FD|RAM|ram_block~276 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~276 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~276 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N16
cycloneive_lcell_comb \FD|RAM|ram_block~212feeder (
// Equation(s):
// \FD|RAM|ram_block~212feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~212feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~212feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~212feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N17
dffeas \FD|RAM|ram_block~212 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~212feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~212 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N29
dffeas \FD|RAM|ram_block~180 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~180 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~180 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2653 (
// Equation(s):
// \FD|RAM|ram_block~2653_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~212_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~180_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~212_q ),
	.datac(\FD|RAM|ram_block~180_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2653_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2653 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2654 (
// Equation(s):
// \FD|RAM|ram_block~2654_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2653_combout  & ((\FD|RAM|ram_block~276_q ))) # (!\FD|RAM|ram_block~2653_combout  & (\FD|RAM|ram_block~244_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2653_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~244_q ),
	.datac(\FD|RAM|ram_block~276_q ),
	.datad(\FD|RAM|ram_block~2653_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2654_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2654 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N2
cycloneive_lcell_comb \FD|RAM|ram_block~340feeder (
// Equation(s):
// \FD|RAM|ram_block~340feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~340feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~340feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~340feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N3
dffeas \FD|RAM|ram_block~340 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~340feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~340 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~340 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N15
dffeas \FD|RAM|ram_block~404 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~404 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~404 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N26
cycloneive_lcell_comb \FD|RAM|ram_block~372feeder (
// Equation(s):
// \FD|RAM|ram_block~372feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~372feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~372feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~372feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N27
dffeas \FD|RAM|ram_block~372 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~372feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~372 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~372 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N29
dffeas \FD|RAM|ram_block~308 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~308 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~308 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2655 (
// Equation(s):
// \FD|RAM|ram_block~2655_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~372_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~308_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~372_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~308_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2655_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2655 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2656 (
// Equation(s):
// \FD|RAM|ram_block~2656_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2655_combout  & ((\FD|RAM|ram_block~404_q ))) # (!\FD|RAM|ram_block~2655_combout  & (\FD|RAM|ram_block~340_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2655_combout ))))

	.dataa(\FD|RAM|ram_block~340_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~404_q ),
	.datad(\FD|RAM|ram_block~2655_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2656_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2656 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N6
cycloneive_lcell_comb \FD|RAM|ram_block~84feeder (
// Equation(s):
// \FD|RAM|ram_block~84feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~84feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~84feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~84feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N7
dffeas \FD|RAM|ram_block~84 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~84 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N11
dffeas \FD|RAM|ram_block~148 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~148 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~148 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N24
cycloneive_lcell_comb \FD|RAM|ram_block~116feeder (
// Equation(s):
// \FD|RAM|ram_block~116feeder_combout  = \FD|BANCO_REG|saidaB[13]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~116feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~116feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~116feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N25
dffeas \FD|RAM|ram_block~116 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~116 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N1
dffeas \FD|RAM|ram_block~52 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~52 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2657 (
// Equation(s):
// \FD|RAM|ram_block~2657_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~116_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~52_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~116_q ),
	.datac(\FD|RAM|ram_block~52_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2657_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2657 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2658 (
// Equation(s):
// \FD|RAM|ram_block~2658_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2657_combout  & ((\FD|RAM|ram_block~148_q ))) # (!\FD|RAM|ram_block~2657_combout  & (\FD|RAM|ram_block~84_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2657_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~84_q ),
	.datac(\FD|RAM|ram_block~148_q ),
	.datad(\FD|RAM|ram_block~2657_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2658_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2658 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2659 (
// Equation(s):
// \FD|RAM|ram_block~2659_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (\FD|ULA|MUX|Mux28~1_combout )) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~2656_combout )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~2658_combout )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2656_combout ),
	.datad(\FD|RAM|ram_block~2658_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2659_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2659 .lut_mask = 16'hD9C8;
defparam \FD|RAM|ram_block~2659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2662 (
// Equation(s):
// \FD|RAM|ram_block~2662_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2659_combout  & (\FD|RAM|ram_block~2661_combout )) # (!\FD|RAM|ram_block~2659_combout  & ((\FD|RAM|ram_block~2654_combout ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2659_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~2661_combout ),
	.datac(\FD|RAM|ram_block~2654_combout ),
	.datad(\FD|RAM|ram_block~2659_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2662_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2662 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2663 (
// Equation(s):
// \FD|RAM|ram_block~2663_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (\FD|ULA|MUX|Mux26~1_combout )) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~2652_combout )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~2662_combout )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~2652_combout ),
	.datad(\FD|RAM|ram_block~2662_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2663_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2663 .lut_mask = 16'hD9C8;
defparam \FD|RAM|ram_block~2663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2674 (
// Equation(s):
// \FD|RAM|ram_block~2674_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2663_combout  & (\FD|RAM|ram_block~2673_combout )) # (!\FD|RAM|ram_block~2663_combout  & ((\FD|RAM|ram_block~2642_combout ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2663_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~2673_combout ),
	.datac(\FD|RAM|ram_block~2642_combout ),
	.datad(\FD|RAM|ram_block~2663_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2674_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2674 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N8
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[13]~22 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[13]~22_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (((\FD|comb~0_combout  & \FD|RAM|ram_block~2674_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (\FD|ULA|MUX|Mux18~1_combout ))

	.dataa(\UCFD|HAB_LE_MEM~0_combout ),
	.datab(\FD|ULA|MUX|Mux18~1_combout ),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~2674_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[13]~22 .lut_mask = 16'hE444;
defparam \FD|MUX_ULA_MEM|q[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N26
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[14]~33 (
// Equation(s):
// \FD|MUX_RT_IMM|q[14]~33_combout  = (\FD|MUX_RT_IMM|q[30]~15_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [29])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a18 
// )))))

	.dataa(\FD|BANCO_REG|Mux63~4_combout ),
	.datab(\FD|MUX_RT_IMM|q[30]~15_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [29]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[14]~33_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[14]~33 .lut_mask = 16'hC480;
defparam \FD|MUX_RT_IMM|q[14]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[13]~13 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[13]~13_combout  = (\FD|BANCO_REG|saidaA[13]~20_combout  & ((\FD|ULA|SOMA|CarryOut[12]~12_combout ) # (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[13]~40_combout )))) # (!\FD|BANCO_REG|saidaA[13]~20_combout  & 
// (\FD|ULA|SOMA|CarryOut[12]~12_combout  & (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[13]~40_combout ))))

	.dataa(\FD|UC_ULA|q[2]~1_combout ),
	.datab(\FD|MUX_RT_IMM|q[13]~40_combout ),
	.datac(\FD|BANCO_REG|saidaA[13]~20_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[12]~12_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[13]~13 .lut_mask = 16'hF660;
defparam \FD|ULA|SOMA|CarryOut[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N2
cycloneive_lcell_comb \FD|ULA|MUX|Mux17~0 (
// Equation(s):
// \FD|ULA|MUX|Mux17~0_combout  = \FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[14]~33_combout  $ (((\FD|UC_ULA|q[1]~0_combout  & \FD|ULA|SOMA|CarryOut[13]~13_combout ))))

	.dataa(\FD|UC_ULA|q[1]~0_combout ),
	.datab(\FD|UC_ULA|q[2]~1_combout ),
	.datac(\FD|MUX_RT_IMM|q[14]~33_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[13]~13_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux17~0 .lut_mask = 16'h963C;
defparam \FD|ULA|MUX|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N17
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[29] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[14]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N16
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[14]~19 (
// Equation(s):
// \FD|BANCO_REG|saidaA[14]~19_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & (\FD|BANCO_REG|registrador_rtl_0_bypass [29])) # (!\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a18 
// )))))

	.dataa(\FD|BANCO_REG|Equal0~0_combout ),
	.datab(\FD|BANCO_REG|Mux31~1_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [29]),
	.datad(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[14]~19_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[14]~19 .lut_mask = 16'hA280;
defparam \FD|BANCO_REG|saidaA[14]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N4
cycloneive_lcell_comb \FD|ULA|MUX|Mux17~1 (
// Equation(s):
// \FD|ULA|MUX|Mux17~1_combout  = (\FD|ULA|MUX|Mux17~0_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|UC_ULA|q[0]~2_combout ) # (\FD|BANCO_REG|saidaA[14]~19_combout ))))) # (!\FD|ULA|MUX|Mux17~0_combout  & (\FD|BANCO_REG|saidaA[14]~19_combout  & 
// (\FD|UC_ULA|q[0]~2_combout  $ (\FD|UC_ULA|q[1]~0_combout ))))

	.dataa(\FD|UC_ULA|q[0]~2_combout ),
	.datab(\FD|ULA|MUX|Mux17~0_combout ),
	.datac(\FD|UC_ULA|q[1]~0_combout ),
	.datad(\FD|BANCO_REG|saidaA[14]~19_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux17~1 .lut_mask = 16'h1E48;
defparam \FD|ULA|MUX|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N24
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[14]~18 (
// Equation(s):
// \FD|BANCO_REG|saidaB[14]~18_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [29]))) # (!\FD|BANCO_REG|Mux63~4_combout  & 
// (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a18 ))))

	.dataa(\FD|BANCO_REG|Equal1~0_combout ),
	.datab(\FD|BANCO_REG|Mux63~4_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a18 ),
	.datad(\FD|BANCO_REG|registrador_rtl_1_bypass [29]),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[14]~18 .lut_mask = 16'hA820;
defparam \FD|BANCO_REG|saidaB[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N14
cycloneive_lcell_comb \FD|RAM|ram_block~1141feeder (
// Equation(s):
// \FD|RAM|ram_block~1141feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1141feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1141feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1141feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N15
dffeas \FD|RAM|ram_block~1141 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1141feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1141 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1141 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N31
dffeas \FD|RAM|ram_block~1173 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1173 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1173 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1109feeder (
// Equation(s):
// \FD|RAM|ram_block~1109feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1109feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1109feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1109feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N13
dffeas \FD|RAM|ram_block~1109 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1109feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1109 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1109 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N25
dffeas \FD|RAM|ram_block~1077 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1077_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1077 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1077 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2679 (
// Equation(s):
// \FD|RAM|ram_block~2679_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1109_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1077_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1109_q ),
	.datac(\FD|RAM|ram_block~1077_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2679_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2679 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2680 (
// Equation(s):
// \FD|RAM|ram_block~2680_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2679_combout  & ((\FD|RAM|ram_block~1173_q ))) # (!\FD|RAM|ram_block~2679_combout  & (\FD|RAM|ram_block~1141_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2679_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1141_q ),
	.datac(\FD|RAM|ram_block~1173_q ),
	.datad(\FD|RAM|ram_block~2679_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2680_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2680 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1237feeder (
// Equation(s):
// \FD|RAM|ram_block~1237feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1237feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1237feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1237feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N5
dffeas \FD|RAM|ram_block~1237 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1237feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1237 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1237 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N7
dffeas \FD|RAM|ram_block~1301 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1301 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1301 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1269feeder (
// Equation(s):
// \FD|RAM|ram_block~1269feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1269feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1269feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1269feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N29
dffeas \FD|RAM|ram_block~1269 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1269feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1269 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1269 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N17
dffeas \FD|RAM|ram_block~1205 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1205 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1205 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2677 (
// Equation(s):
// \FD|RAM|ram_block~2677_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1269_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1205_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1269_q ),
	.datac(\FD|RAM|ram_block~1205_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2677_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2677 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2678 (
// Equation(s):
// \FD|RAM|ram_block~2678_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2677_combout  & ((\FD|RAM|ram_block~1301_q ))) # (!\FD|RAM|ram_block~2677_combout  & (\FD|RAM|ram_block~1237_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2677_combout ))))

	.dataa(\FD|RAM|ram_block~1237_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~1301_q ),
	.datad(\FD|RAM|ram_block~2677_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2678_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2678 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2681 (
// Equation(s):
// \FD|RAM|ram_block~2681_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout ) # ((\FD|RAM|ram_block~2678_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (!\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~2680_combout )))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2680_combout ),
	.datad(\FD|RAM|ram_block~2678_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2681_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2681 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~2681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1557feeder (
// Equation(s):
// \FD|RAM|ram_block~1557feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1557feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1557feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1557feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N19
dffeas \FD|RAM|ram_block~1557 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1557feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1557 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1557 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N3
dffeas \FD|RAM|ram_block~1493 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1493 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1493 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N10
cycloneive_lcell_comb \FD|RAM|ram_block~1525feeder (
// Equation(s):
// \FD|RAM|ram_block~1525feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1525feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1525feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1525feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N11
dffeas \FD|RAM|ram_block~1525 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1525feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1525 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1525 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N25
dffeas \FD|RAM|ram_block~1461 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1461 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1461 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2682 (
// Equation(s):
// \FD|RAM|ram_block~2682_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1525_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1461_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1525_q ),
	.datac(\FD|RAM|ram_block~1461_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2682_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2682 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2683 (
// Equation(s):
// \FD|RAM|ram_block~2683_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2682_combout  & (\FD|RAM|ram_block~1557_q )) # (!\FD|RAM|ram_block~2682_combout  & ((\FD|RAM|ram_block~1493_q ))))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2682_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~1557_q ),
	.datac(\FD|RAM|ram_block~1493_q ),
	.datad(\FD|RAM|ram_block~2682_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2683_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2683 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N30
cycloneive_lcell_comb \FD|RAM|ram_block~1429feeder (
// Equation(s):
// \FD|RAM|ram_block~1429feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1429feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1429feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1429feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N31
dffeas \FD|RAM|ram_block~1429 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1429feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1429 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1429 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N19
dffeas \FD|RAM|ram_block~1397 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1397 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1397 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1365feeder (
// Equation(s):
// \FD|RAM|ram_block~1365feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1365feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1365feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1365feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N5
dffeas \FD|RAM|ram_block~1365 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1365feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1365 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1365 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N25
dffeas \FD|RAM|ram_block~1333 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1333 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1333 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2675 (
// Equation(s):
// \FD|RAM|ram_block~2675_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1365_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1333_q )))))

	.dataa(\FD|RAM|ram_block~1365_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1333_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2675_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2675 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2676 (
// Equation(s):
// \FD|RAM|ram_block~2676_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2675_combout  & (\FD|RAM|ram_block~1429_q )) # (!\FD|RAM|ram_block~2675_combout  & ((\FD|RAM|ram_block~1397_q ))))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2675_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1429_q ),
	.datac(\FD|RAM|ram_block~1397_q ),
	.datad(\FD|RAM|ram_block~2675_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2676_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2676 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2684 (
// Equation(s):
// \FD|RAM|ram_block~2684_combout  = (\FD|RAM|ram_block~2681_combout  & (((\FD|RAM|ram_block~2683_combout )) # (!\FD|ULA|MUX|Mux28~1_combout ))) # (!\FD|RAM|ram_block~2681_combout  & (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2676_combout ))))

	.dataa(\FD|RAM|ram_block~2681_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2683_combout ),
	.datad(\FD|RAM|ram_block~2676_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2684_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2684 .lut_mask = 16'hE6A2;
defparam \FD|RAM|ram_block~2684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2069feeder (
// Equation(s):
// \FD|RAM|ram_block~2069feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2069feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2069feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2069feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N17
dffeas \FD|RAM|ram_block~2069 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2069feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2069_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2069 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2069 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N15
dffeas \FD|RAM|ram_block~1941 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1941 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1941 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1813feeder (
// Equation(s):
// \FD|RAM|ram_block~1813feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1813feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1813feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1813feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N1
dffeas \FD|RAM|ram_block~1813 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1813feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1813 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1813 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N23
dffeas \FD|RAM|ram_block~1685 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1685 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1685 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2713 (
// Equation(s):
// \FD|RAM|ram_block~2713_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1813_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1685_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1813_q ),
	.datac(\FD|RAM|ram_block~1685_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2713_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2713 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2714 (
// Equation(s):
// \FD|RAM|ram_block~2714_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2713_combout  & (\FD|RAM|ram_block~2069_q )) # (!\FD|RAM|ram_block~2713_combout  & ((\FD|RAM|ram_block~1941_q ))))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2713_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~2069_q ),
	.datac(\FD|RAM|ram_block~1941_q ),
	.datad(\FD|RAM|ram_block~2713_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2714_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2714 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2037feeder (
// Equation(s):
// \FD|RAM|ram_block~2037feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2037feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2037feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2037feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N15
dffeas \FD|RAM|ram_block~2037 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2037feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2037_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2037 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2037 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y35_N1
dffeas \FD|RAM|ram_block~1781 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1781 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1781 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N30
cycloneive_lcell_comb \FD|RAM|ram_block~1909feeder (
// Equation(s):
// \FD|RAM|ram_block~1909feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1909feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1909feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1909feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N31
dffeas \FD|RAM|ram_block~1909 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1909feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1909 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1909 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y35_N25
dffeas \FD|RAM|ram_block~1653 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1653 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1653 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2706 (
// Equation(s):
// \FD|RAM|ram_block~2706_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1909_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1653_q )))))

	.dataa(\FD|RAM|ram_block~1909_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1653_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2706_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2706 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2707 (
// Equation(s):
// \FD|RAM|ram_block~2707_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2706_combout  & (\FD|RAM|ram_block~2037_q )) # (!\FD|RAM|ram_block~2706_combout  & ((\FD|RAM|ram_block~1781_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2706_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~2037_q ),
	.datac(\FD|RAM|ram_block~1781_q ),
	.datad(\FD|RAM|ram_block~2706_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2707_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2707 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1877feeder (
// Equation(s):
// \FD|RAM|ram_block~1877feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1877feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1877feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1877feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N1
dffeas \FD|RAM|ram_block~1877 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1877feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1877 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1877 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N27
dffeas \FD|RAM|ram_block~2005 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2005 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2005 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N30
cycloneive_lcell_comb \FD|RAM|ram_block~1749feeder (
// Equation(s):
// \FD|RAM|ram_block~1749feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1749feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1749feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1749feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N31
dffeas \FD|RAM|ram_block~1749 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1749feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1749 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1749 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N3
dffeas \FD|RAM|ram_block~1621 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1621 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1621 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2708 (
// Equation(s):
// \FD|RAM|ram_block~2708_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1749_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1621_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1749_q ),
	.datac(\FD|RAM|ram_block~1621_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2708_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2708 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2709 (
// Equation(s):
// \FD|RAM|ram_block~2709_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2708_combout  & ((\FD|RAM|ram_block~2005_q ))) # (!\FD|RAM|ram_block~2708_combout  & (\FD|RAM|ram_block~1877_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2708_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~1877_q ),
	.datac(\FD|RAM|ram_block~2005_q ),
	.datad(\FD|RAM|ram_block~2708_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2709_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2709 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1717feeder (
// Equation(s):
// \FD|RAM|ram_block~1717feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1717feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1717feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1717feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N25
dffeas \FD|RAM|ram_block~1717 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1717feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1717 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1717 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N7
dffeas \FD|RAM|ram_block~1973 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1973 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1973 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1845feeder (
// Equation(s):
// \FD|RAM|ram_block~1845feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1845feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1845feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1845feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N17
dffeas \FD|RAM|ram_block~1845 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1845feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1845 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1845 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N7
dffeas \FD|RAM|ram_block~1589 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1589 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1589 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2710 (
// Equation(s):
// \FD|RAM|ram_block~2710_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1845_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1589_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1845_q ),
	.datac(\FD|RAM|ram_block~1589_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2710_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2710 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2711 (
// Equation(s):
// \FD|RAM|ram_block~2711_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2710_combout  & ((\FD|RAM|ram_block~1973_q ))) # (!\FD|RAM|ram_block~2710_combout  & (\FD|RAM|ram_block~1717_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2710_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1717_q ),
	.datac(\FD|RAM|ram_block~1973_q ),
	.datad(\FD|RAM|ram_block~2710_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2711_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2711 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2712 (
// Equation(s):
// \FD|RAM|ram_block~2712_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~2709_combout )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~2711_combout )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~2709_combout ),
	.datac(\FD|RAM|ram_block~2711_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2712_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2712 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2715 (
// Equation(s):
// \FD|RAM|ram_block~2715_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2712_combout  & (\FD|RAM|ram_block~2714_combout )) # (!\FD|RAM|ram_block~2712_combout  & ((\FD|RAM|ram_block~2707_combout ))))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2712_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~2714_combout ),
	.datac(\FD|RAM|ram_block~2707_combout ),
	.datad(\FD|RAM|ram_block~2712_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2715_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2715 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N6
cycloneive_lcell_comb \FD|RAM|ram_block~917feeder (
// Equation(s):
// \FD|RAM|ram_block~917feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~917feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~917feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~917feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N7
dffeas \FD|RAM|ram_block~917 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~917feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~917 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~917 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N13
dffeas \FD|RAM|ram_block~661 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~661 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~661 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2692 (
// Equation(s):
// \FD|RAM|ram_block~2692_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~917_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~661_q )))))

	.dataa(\FD|RAM|ram_block~917_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~661_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2692_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2692 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N3
dffeas \FD|RAM|ram_block~1045 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1045_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1045 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1045 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N16
cycloneive_lcell_comb \FD|RAM|ram_block~789feeder (
// Equation(s):
// \FD|RAM|ram_block~789feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~789feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~789feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~789feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N17
dffeas \FD|RAM|ram_block~789 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~789feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~789 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~789 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2693 (
// Equation(s):
// \FD|RAM|ram_block~2693_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2692_combout  & (\FD|RAM|ram_block~1045_q )) # (!\FD|RAM|ram_block~2692_combout  & ((\FD|RAM|ram_block~789_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (\FD|RAM|ram_block~2692_combout ))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~2692_combout ),
	.datac(\FD|RAM|ram_block~1045_q ),
	.datad(\FD|RAM|ram_block~789_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2693_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2693 .lut_mask = 16'hE6C4;
defparam \FD|RAM|ram_block~2693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N10
cycloneive_lcell_comb \FD|RAM|ram_block~725feeder (
// Equation(s):
// \FD|RAM|ram_block~725feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~725feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~725feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~725feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N11
dffeas \FD|RAM|ram_block~725 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~725feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~725 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~725 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N9
dffeas \FD|RAM|ram_block~981 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~981 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~981 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N8
cycloneive_lcell_comb \FD|RAM|ram_block~853feeder (
// Equation(s):
// \FD|RAM|ram_block~853feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~853feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~853feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~853feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N9
dffeas \FD|RAM|ram_block~853 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~853feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~853 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~853 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N29
dffeas \FD|RAM|ram_block~597 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~597 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~597 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2685 (
// Equation(s):
// \FD|RAM|ram_block~2685_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~853_q ) # ((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (((\FD|RAM|ram_block~597_q  & !\FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~853_q ),
	.datac(\FD|RAM|ram_block~597_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2685_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2685 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2686 (
// Equation(s):
// \FD|RAM|ram_block~2686_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2685_combout  & ((\FD|RAM|ram_block~981_q ))) # (!\FD|RAM|ram_block~2685_combout  & (\FD|RAM|ram_block~725_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2685_combout ))))

	.dataa(\FD|RAM|ram_block~725_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~981_q ),
	.datad(\FD|RAM|ram_block~2685_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2686_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2686 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N0
cycloneive_lcell_comb \FD|RAM|ram_block~693feeder (
// Equation(s):
// \FD|RAM|ram_block~693feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~693feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~693feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~693feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N1
dffeas \FD|RAM|ram_block~693 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~693feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~693 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~693 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N15
dffeas \FD|RAM|ram_block~565 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~565 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~565 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2689 (
// Equation(s):
// \FD|RAM|ram_block~2689_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~693_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~565_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~693_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~565_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2689_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2689 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N20
cycloneive_lcell_comb \FD|RAM|ram_block~821feeder (
// Equation(s):
// \FD|RAM|ram_block~821feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~821feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~821feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~821feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N21
dffeas \FD|RAM|ram_block~821 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~821feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~821 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~821 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y28_N27
dffeas \FD|RAM|ram_block~949 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~949 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~949 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2690 (
// Equation(s):
// \FD|RAM|ram_block~2690_combout  = (\FD|RAM|ram_block~2689_combout  & (((\FD|RAM|ram_block~949_q ) # (!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~2689_combout  & (\FD|RAM|ram_block~821_q  & ((\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~2689_combout ),
	.datab(\FD|RAM|ram_block~821_q ),
	.datac(\FD|RAM|ram_block~949_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2690_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2690 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~2690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N8
cycloneive_lcell_comb \FD|RAM|ram_block~885feeder (
// Equation(s):
// \FD|RAM|ram_block~885feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~885feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~885feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~885feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N9
dffeas \FD|RAM|ram_block~885 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~885feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~885 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~885 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N1
dffeas \FD|RAM|ram_block~1013 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1013 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1013 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N30
cycloneive_lcell_comb \FD|RAM|ram_block~757feeder (
// Equation(s):
// \FD|RAM|ram_block~757feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~757feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~757feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~757feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N31
dffeas \FD|RAM|ram_block~757 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~757feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~757 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~757 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y32_N29
dffeas \FD|RAM|ram_block~629 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~629 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~629 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2687 (
// Equation(s):
// \FD|RAM|ram_block~2687_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~757_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~629_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~757_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~629_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2687_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2687 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2688 (
// Equation(s):
// \FD|RAM|ram_block~2688_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2687_combout  & ((\FD|RAM|ram_block~1013_q ))) # (!\FD|RAM|ram_block~2687_combout  & (\FD|RAM|ram_block~885_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2687_combout ))))

	.dataa(\FD|RAM|ram_block~885_q ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~1013_q ),
	.datad(\FD|RAM|ram_block~2687_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2688_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2688 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2691 (
// Equation(s):
// \FD|RAM|ram_block~2691_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~2688_combout ) # (\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (\FD|RAM|ram_block~2690_combout  & ((!\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~2690_combout ),
	.datac(\FD|RAM|ram_block~2688_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2691_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2691 .lut_mask = 16'hAAE4;
defparam \FD|RAM|ram_block~2691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2694 (
// Equation(s):
// \FD|RAM|ram_block~2694_combout  = (\FD|RAM|ram_block~2691_combout  & ((\FD|RAM|ram_block~2693_combout ) # ((!\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|RAM|ram_block~2691_combout  & (((\FD|RAM|ram_block~2686_combout  & \FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~2693_combout ),
	.datab(\FD|RAM|ram_block~2686_combout ),
	.datac(\FD|RAM|ram_block~2691_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2694_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2694 .lut_mask = 16'hACF0;
defparam \FD|RAM|ram_block~2694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N10
cycloneive_lcell_comb \FD|RAM|ram_block~245feeder (
// Equation(s):
// \FD|RAM|ram_block~245feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~245feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~245feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~245feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N11
dffeas \FD|RAM|ram_block~245 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~245feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~245 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~245 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N11
dffeas \FD|RAM|ram_block~277 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~277 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~277 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N8
cycloneive_lcell_comb \FD|RAM|ram_block~213feeder (
// Equation(s):
// \FD|RAM|ram_block~213feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~213feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~213feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~213feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N9
dffeas \FD|RAM|ram_block~213 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~213feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~213 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~213 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N13
dffeas \FD|RAM|ram_block~181 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~181 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~181 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2695 (
// Equation(s):
// \FD|RAM|ram_block~2695_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~213_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~181_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~213_q ),
	.datac(\FD|RAM|ram_block~181_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2695_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2695 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2696 (
// Equation(s):
// \FD|RAM|ram_block~2696_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2695_combout  & ((\FD|RAM|ram_block~277_q ))) # (!\FD|RAM|ram_block~2695_combout  & (\FD|RAM|ram_block~245_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2695_combout ))))

	.dataa(\FD|RAM|ram_block~245_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~277_q ),
	.datad(\FD|RAM|ram_block~2695_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2696_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2696 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N16
cycloneive_lcell_comb \FD|RAM|ram_block~501feeder (
// Equation(s):
// \FD|RAM|ram_block~501feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~501feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~501feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~501feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N17
dffeas \FD|RAM|ram_block~501 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~501feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~501 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~501 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N15
dffeas \FD|RAM|ram_block~533 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~533 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~533 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N8
cycloneive_lcell_comb \FD|RAM|ram_block~469feeder (
// Equation(s):
// \FD|RAM|ram_block~469feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~469feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~469feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~469feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N9
dffeas \FD|RAM|ram_block~469 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~469feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~469 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~469 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N21
dffeas \FD|RAM|ram_block~437 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~437 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~437 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2702 (
// Equation(s):
// \FD|RAM|ram_block~2702_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~469_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~437_q )))))

	.dataa(\FD|RAM|ram_block~469_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~437_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2702_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2702 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2703 (
// Equation(s):
// \FD|RAM|ram_block~2703_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2702_combout  & ((\FD|RAM|ram_block~533_q ))) # (!\FD|RAM|ram_block~2702_combout  & (\FD|RAM|ram_block~501_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2702_combout ))))

	.dataa(\FD|RAM|ram_block~501_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~533_q ),
	.datad(\FD|RAM|ram_block~2702_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2703_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2703 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N28
cycloneive_lcell_comb \FD|RAM|ram_block~85feeder (
// Equation(s):
// \FD|RAM|ram_block~85feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~85feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~85feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~85feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N29
dffeas \FD|RAM|ram_block~85 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~85 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N3
dffeas \FD|RAM|ram_block~149 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~149 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~149 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
cycloneive_lcell_comb \FD|RAM|ram_block~117feeder (
// Equation(s):
// \FD|RAM|ram_block~117feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~117feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~117feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~117feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N21
dffeas \FD|RAM|ram_block~117 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~117feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~117 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N17
dffeas \FD|RAM|ram_block~53 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~53 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2699 (
// Equation(s):
// \FD|RAM|ram_block~2699_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~117_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~53_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~117_q ),
	.datac(\FD|RAM|ram_block~53_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2699_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2699 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2700 (
// Equation(s):
// \FD|RAM|ram_block~2700_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2699_combout  & ((\FD|RAM|ram_block~149_q ))) # (!\FD|RAM|ram_block~2699_combout  & (\FD|RAM|ram_block~85_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2699_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~85_q ),
	.datac(\FD|RAM|ram_block~149_q ),
	.datad(\FD|RAM|ram_block~2699_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2700_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2700 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N0
cycloneive_lcell_comb \FD|RAM|ram_block~341feeder (
// Equation(s):
// \FD|RAM|ram_block~341feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~341feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~341feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~341feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N1
dffeas \FD|RAM|ram_block~341 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~341feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~341 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~341 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N3
dffeas \FD|RAM|ram_block~405 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~405 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~405 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N6
cycloneive_lcell_comb \FD|RAM|ram_block~373feeder (
// Equation(s):
// \FD|RAM|ram_block~373feeder_combout  = \FD|BANCO_REG|saidaB[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~373feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~373feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~373feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N7
dffeas \FD|RAM|ram_block~373 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~373feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~373 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~373 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N13
dffeas \FD|RAM|ram_block~309 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~309 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~309 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2697 (
// Equation(s):
// \FD|RAM|ram_block~2697_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~373_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~309_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~373_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~309_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2697_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2697 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2698 (
// Equation(s):
// \FD|RAM|ram_block~2698_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2697_combout  & ((\FD|RAM|ram_block~405_q ))) # (!\FD|RAM|ram_block~2697_combout  & (\FD|RAM|ram_block~341_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2697_combout ))))

	.dataa(\FD|RAM|ram_block~341_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~405_q ),
	.datad(\FD|RAM|ram_block~2697_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2698_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2698 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2701 (
// Equation(s):
// \FD|RAM|ram_block~2701_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (\FD|ULA|MUX|Mux28~1_combout )) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2698_combout ))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (\FD|RAM|ram_block~2700_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2700_combout ),
	.datad(\FD|RAM|ram_block~2698_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2701_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2701 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~2701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2704 (
// Equation(s):
// \FD|RAM|ram_block~2704_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2701_combout  & ((\FD|RAM|ram_block~2703_combout ))) # (!\FD|RAM|ram_block~2701_combout  & (\FD|RAM|ram_block~2696_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2701_combout ))))

	.dataa(\FD|RAM|ram_block~2696_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2703_combout ),
	.datad(\FD|RAM|ram_block~2701_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2704_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2704 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2705 (
// Equation(s):
// \FD|RAM|ram_block~2705_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout )) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~2694_combout )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~2704_combout )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~2694_combout ),
	.datad(\FD|RAM|ram_block~2704_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2705_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2705 .lut_mask = 16'hD9C8;
defparam \FD|RAM|ram_block~2705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2716 (
// Equation(s):
// \FD|RAM|ram_block~2716_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2705_combout  & ((\FD|RAM|ram_block~2715_combout ))) # (!\FD|RAM|ram_block~2705_combout  & (\FD|RAM|ram_block~2684_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~2705_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~2684_combout ),
	.datac(\FD|RAM|ram_block~2715_combout ),
	.datad(\FD|RAM|ram_block~2705_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2716_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2716 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N6
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[14]~21 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[14]~21_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (\FD|comb~0_combout  & ((\FD|RAM|ram_block~2716_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (((\FD|ULA|MUX|Mux17~1_combout ))))

	.dataa(\FD|comb~0_combout ),
	.datab(\UCFD|HAB_LE_MEM~0_combout ),
	.datac(\FD|ULA|MUX|Mux17~1_combout ),
	.datad(\FD|RAM|ram_block~2716_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[14]~21_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[14]~21 .lut_mask = 16'hB830;
defparam \FD|MUX_ULA_MEM|q[14]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N0
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[15]~18 (
// Equation(s):
// \FD|BANCO_REG|saidaA[15]~18_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & (\FD|BANCO_REG|registrador_rtl_0_bypass [28])) # (!\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a17 
// )))))

	.dataa(\FD|BANCO_REG|Mux31~1_combout ),
	.datab(\FD|BANCO_REG|Equal0~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [28]),
	.datad(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[15]~18 .lut_mask = 16'hC480;
defparam \FD|BANCO_REG|saidaA[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N27
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[28] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[15]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[28] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N26
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[15]~32 (
// Equation(s):
// \FD|MUX_RT_IMM|q[15]~32_combout  = (\FD|MUX_RT_IMM|q[30]~15_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [28])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a17 
// )))))

	.dataa(\FD|BANCO_REG|Mux63~4_combout ),
	.datab(\FD|MUX_RT_IMM|q[30]~15_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [28]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[15]~32 .lut_mask = 16'hC480;
defparam \FD|MUX_RT_IMM|q[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N0
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[14]~14 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[14]~14_combout  = (\FD|BANCO_REG|saidaA[14]~19_combout  & ((\FD|ULA|SOMA|CarryOut[13]~13_combout ) # (\FD|MUX_RT_IMM|q[14]~33_combout  $ (\FD|UC_ULA|q[2]~1_combout )))) # (!\FD|BANCO_REG|saidaA[14]~19_combout  & 
// (\FD|ULA|SOMA|CarryOut[13]~13_combout  & (\FD|MUX_RT_IMM|q[14]~33_combout  $ (\FD|UC_ULA|q[2]~1_combout ))))

	.dataa(\FD|MUX_RT_IMM|q[14]~33_combout ),
	.datab(\FD|BANCO_REG|saidaA[14]~19_combout ),
	.datac(\FD|UC_ULA|q[2]~1_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[13]~13_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[14]~14 .lut_mask = 16'hDE48;
defparam \FD|ULA|SOMA|CarryOut[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N14
cycloneive_lcell_comb \FD|ULA|MUX|Mux16~0 (
// Equation(s):
// \FD|ULA|MUX|Mux16~0_combout  = \FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[15]~32_combout  $ (((\FD|UC_ULA|q[1]~0_combout  & \FD|ULA|SOMA|CarryOut[14]~14_combout ))))

	.dataa(\FD|UC_ULA|q[2]~1_combout ),
	.datab(\FD|UC_ULA|q[1]~0_combout ),
	.datac(\FD|MUX_RT_IMM|q[15]~32_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[14]~14_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux16~0 .lut_mask = 16'h965A;
defparam \FD|ULA|MUX|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N22
cycloneive_lcell_comb \FD|ULA|MUX|Mux16~1 (
// Equation(s):
// \FD|ULA|MUX|Mux16~1_combout  = (\FD|BANCO_REG|saidaA[15]~18_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|UC_ULA|q[0]~2_combout ) # (\FD|ULA|MUX|Mux16~0_combout ))))) # (!\FD|BANCO_REG|saidaA[15]~18_combout  & (\FD|ULA|MUX|Mux16~0_combout  & 
// (\FD|UC_ULA|q[0]~2_combout  $ (\FD|UC_ULA|q[1]~0_combout ))))

	.dataa(\FD|UC_ULA|q[0]~2_combout ),
	.datab(\FD|BANCO_REG|saidaA[15]~18_combout ),
	.datac(\FD|UC_ULA|q[1]~0_combout ),
	.datad(\FD|ULA|MUX|Mux16~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux16~1 .lut_mask = 16'h1E48;
defparam \FD|ULA|MUX|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N22
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[15]~19 (
// Equation(s):
// \FD|BANCO_REG|saidaB[15]~19_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [28]))) # (!\FD|BANCO_REG|Mux63~4_combout  & 
// (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a17 ))))

	.dataa(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a17 ),
	.datab(\FD|BANCO_REG|Mux63~4_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [28]),
	.datad(\FD|BANCO_REG|Equal1~0_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[15]~19 .lut_mask = 16'hE200;
defparam \FD|BANCO_REG|saidaB[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1814feeder (
// Equation(s):
// \FD|RAM|ram_block~1814feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1814feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1814feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1814feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N9
dffeas \FD|RAM|ram_block~1814 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1814feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1814 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1814 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N7
dffeas \FD|RAM|ram_block~1686 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1686 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1686 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2755 (
// Equation(s):
// \FD|RAM|ram_block~2755_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~1814_q )) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// ((\FD|RAM|ram_block~1686_q )))))

	.dataa(\FD|RAM|ram_block~1814_q ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~1686_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2755_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2755 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2070feeder (
// Equation(s):
// \FD|RAM|ram_block~2070feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2070feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2070feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2070feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N1
dffeas \FD|RAM|ram_block~2070 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2070feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2070_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2070 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2070 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N23
dffeas \FD|RAM|ram_block~1942 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1942 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1942 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2756 (
// Equation(s):
// \FD|RAM|ram_block~2756_combout  = (\FD|RAM|ram_block~2755_combout  & ((\FD|RAM|ram_block~2070_q ) # ((!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~2755_combout  & (((\FD|RAM|ram_block~1942_q  & \FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~2755_combout ),
	.datab(\FD|RAM|ram_block~2070_q ),
	.datac(\FD|RAM|ram_block~1942_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2756_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2756 .lut_mask = 16'hD8AA;
defparam \FD|RAM|ram_block~2756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2038feeder (
// Equation(s):
// \FD|RAM|ram_block~2038feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2038feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2038feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2038feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N31
dffeas \FD|RAM|ram_block~2038 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2038feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2038_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2038 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2038 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y35_N21
dffeas \FD|RAM|ram_block~1782 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1782 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1782 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1910feeder (
// Equation(s):
// \FD|RAM|ram_block~1910feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1910feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1910feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1910feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N1
dffeas \FD|RAM|ram_block~1910 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1910feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1910 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1910 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y34_N9
dffeas \FD|RAM|ram_block~1654 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1654 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1654 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2748 (
// Equation(s):
// \FD|RAM|ram_block~2748_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1910_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1654_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1910_q ),
	.datac(\FD|RAM|ram_block~1654_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2748_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2748 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2749 (
// Equation(s):
// \FD|RAM|ram_block~2749_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2748_combout  & (\FD|RAM|ram_block~2038_q )) # (!\FD|RAM|ram_block~2748_combout  & ((\FD|RAM|ram_block~1782_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2748_combout ))))

	.dataa(\FD|RAM|ram_block~2038_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1782_q ),
	.datad(\FD|RAM|ram_block~2748_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2749_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2749 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1846feeder (
// Equation(s):
// \FD|RAM|ram_block~1846feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1846feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1846feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1846feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N25
dffeas \FD|RAM|ram_block~1846 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1846feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1846 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1846 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N23
dffeas \FD|RAM|ram_block~1590 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1590 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1590 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2752 (
// Equation(s):
// \FD|RAM|ram_block~2752_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1846_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1590_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1846_q ),
	.datac(\FD|RAM|ram_block~1590_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2752_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2752 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N19
dffeas \FD|RAM|ram_block~1974 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1974 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1974 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1718feeder (
// Equation(s):
// \FD|RAM|ram_block~1718feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1718feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1718feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1718feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N21
dffeas \FD|RAM|ram_block~1718 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1718feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1718 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1718 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2753 (
// Equation(s):
// \FD|RAM|ram_block~2753_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2752_combout  & (\FD|RAM|ram_block~1974_q )) # (!\FD|RAM|ram_block~2752_combout  & ((\FD|RAM|ram_block~1718_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (\FD|RAM|ram_block~2752_combout ))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~2752_combout ),
	.datac(\FD|RAM|ram_block~1974_q ),
	.datad(\FD|RAM|ram_block~1718_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2753_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2753 .lut_mask = 16'hE6C4;
defparam \FD|RAM|ram_block~2753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1878feeder (
// Equation(s):
// \FD|RAM|ram_block~1878feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1878feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1878feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1878feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N17
dffeas \FD|RAM|ram_block~1878 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1878feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1878 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1878 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N19
dffeas \FD|RAM|ram_block~2006 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2006 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2006 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1750feeder (
// Equation(s):
// \FD|RAM|ram_block~1750feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1750feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1750feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1750feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N29
dffeas \FD|RAM|ram_block~1750 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1750feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1750 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1750 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N27
dffeas \FD|RAM|ram_block~1622 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1622 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1622 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2750 (
// Equation(s):
// \FD|RAM|ram_block~2750_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1750_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1622_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1750_q ),
	.datac(\FD|RAM|ram_block~1622_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2750_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2750 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2751 (
// Equation(s):
// \FD|RAM|ram_block~2751_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2750_combout  & ((\FD|RAM|ram_block~2006_q ))) # (!\FD|RAM|ram_block~2750_combout  & (\FD|RAM|ram_block~1878_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2750_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~1878_q ),
	.datac(\FD|RAM|ram_block~2006_q ),
	.datad(\FD|RAM|ram_block~2750_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2751_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2751 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2754 (
// Equation(s):
// \FD|RAM|ram_block~2754_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2751_combout ))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (\FD|RAM|ram_block~2753_combout ))))

	.dataa(\FD|RAM|ram_block~2753_combout ),
	.datab(\FD|RAM|ram_block~2751_combout ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2754_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2754 .lut_mask = 16'hFC0A;
defparam \FD|RAM|ram_block~2754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2757 (
// Equation(s):
// \FD|RAM|ram_block~2757_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2754_combout  & (\FD|RAM|ram_block~2756_combout )) # (!\FD|RAM|ram_block~2754_combout  & ((\FD|RAM|ram_block~2749_combout ))))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2754_combout ))))

	.dataa(\FD|RAM|ram_block~2756_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~2749_combout ),
	.datad(\FD|RAM|ram_block~2754_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2757_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2757 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N0
cycloneive_lcell_comb \FD|RAM|ram_block~918feeder (
// Equation(s):
// \FD|RAM|ram_block~918feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~918feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~918feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~918feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N1
dffeas \FD|RAM|ram_block~918 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~918feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~918 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~918 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N15
dffeas \FD|RAM|ram_block~662 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~662 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~662 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2724 (
// Equation(s):
// \FD|RAM|ram_block~2724_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~918_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~662_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~918_q ),
	.datac(\FD|RAM|ram_block~662_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2724_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2724 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1046feeder (
// Equation(s):
// \FD|RAM|ram_block~1046feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1046feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1046feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1046feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N17
dffeas \FD|RAM|ram_block~1046 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1046feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1046_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1046 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1046 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N17
dffeas \FD|RAM|ram_block~790 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~790 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~790 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2725 (
// Equation(s):
// \FD|RAM|ram_block~2725_combout  = (\FD|RAM|ram_block~2724_combout  & ((\FD|RAM|ram_block~1046_q ) # ((!\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|RAM|ram_block~2724_combout  & (((\FD|RAM|ram_block~790_q  & \FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|RAM|ram_block~2724_combout ),
	.datab(\FD|RAM|ram_block~1046_q ),
	.datac(\FD|RAM|ram_block~790_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2725_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2725 .lut_mask = 16'hD8AA;
defparam \FD|RAM|ram_block~2725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N20
cycloneive_lcell_comb \FD|RAM|ram_block~758feeder (
// Equation(s):
// \FD|RAM|ram_block~758feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~758feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~758feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~758feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N21
dffeas \FD|RAM|ram_block~758 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~758feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~758 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~758 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y32_N15
dffeas \FD|RAM|ram_block~630 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~630 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~630 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2719 (
// Equation(s):
// \FD|RAM|ram_block~2719_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~758_q )) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// ((\FD|RAM|ram_block~630_q )))))

	.dataa(\FD|RAM|ram_block~758_q ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~630_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2719_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2719 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N24
cycloneive_lcell_comb \FD|RAM|ram_block~886feeder (
// Equation(s):
// \FD|RAM|ram_block~886feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~886feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~886feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~886feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N25
dffeas \FD|RAM|ram_block~886 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~886feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~886 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~886 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y29_N11
dffeas \FD|RAM|ram_block~1014 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1014 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1014 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2720 (
// Equation(s):
// \FD|RAM|ram_block~2720_combout  = (\FD|RAM|ram_block~2719_combout  & (((\FD|RAM|ram_block~1014_q ) # (!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~2719_combout  & (\FD|RAM|ram_block~886_q  & ((\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~2719_combout ),
	.datab(\FD|RAM|ram_block~886_q ),
	.datac(\FD|RAM|ram_block~1014_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2720_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2720 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~2720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N12
cycloneive_lcell_comb \FD|RAM|ram_block~822feeder (
// Equation(s):
// \FD|RAM|ram_block~822feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~822feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~822feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~822feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N13
dffeas \FD|RAM|ram_block~822 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~822feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~822 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~822 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N5
dffeas \FD|RAM|ram_block~950 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~950 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~950 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N27
dffeas \FD|RAM|ram_block~566 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~566 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~566 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N20
cycloneive_lcell_comb \FD|RAM|ram_block~694feeder (
// Equation(s):
// \FD|RAM|ram_block~694feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~694feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~694feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~694feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N21
dffeas \FD|RAM|ram_block~694 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~694feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~694 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~694 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2721 (
// Equation(s):
// \FD|RAM|ram_block~2721_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout ) # ((\FD|RAM|ram_block~694_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (!\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~566_q )))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~566_q ),
	.datad(\FD|RAM|ram_block~694_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2721_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2721 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~2721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2722 (
// Equation(s):
// \FD|RAM|ram_block~2722_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2721_combout  & ((\FD|RAM|ram_block~950_q ))) # (!\FD|RAM|ram_block~2721_combout  & (\FD|RAM|ram_block~822_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2721_combout ))))

	.dataa(\FD|RAM|ram_block~822_q ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~950_q ),
	.datad(\FD|RAM|ram_block~2721_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2722_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2722 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2723 (
// Equation(s):
// \FD|RAM|ram_block~2723_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2720_combout ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~2722_combout  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~2720_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~2722_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2723_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2723 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N14
cycloneive_lcell_comb \FD|RAM|ram_block~982feeder (
// Equation(s):
// \FD|RAM|ram_block~982feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~982feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~982feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~982feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N15
dffeas \FD|RAM|ram_block~982 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~982feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~982 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~982 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N15
dffeas \FD|RAM|ram_block~726 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~726 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~726 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N2
cycloneive_lcell_comb \FD|RAM|ram_block~854feeder (
// Equation(s):
// \FD|RAM|ram_block~854feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~854feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~854feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~854feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N3
dffeas \FD|RAM|ram_block~854 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~854feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~854 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~854 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N5
dffeas \FD|RAM|ram_block~598 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~598 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~598 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2717 (
// Equation(s):
// \FD|RAM|ram_block~2717_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~854_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~598_q )))))

	.dataa(\FD|RAM|ram_block~854_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~598_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2717_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2717 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2718 (
// Equation(s):
// \FD|RAM|ram_block~2718_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2717_combout  & (\FD|RAM|ram_block~982_q )) # (!\FD|RAM|ram_block~2717_combout  & ((\FD|RAM|ram_block~726_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2717_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~982_q ),
	.datac(\FD|RAM|ram_block~726_q ),
	.datad(\FD|RAM|ram_block~2717_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2718_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2718 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2726 (
// Equation(s):
// \FD|RAM|ram_block~2726_combout  = (\FD|RAM|ram_block~2723_combout  & ((\FD|RAM|ram_block~2725_combout ) # ((!\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|RAM|ram_block~2723_combout  & (((\FD|RAM|ram_block~2718_combout  & \FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~2725_combout ),
	.datab(\FD|RAM|ram_block~2723_combout ),
	.datac(\FD|RAM|ram_block~2718_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2726_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2726 .lut_mask = 16'hB8CC;
defparam \FD|RAM|ram_block~2726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N22
cycloneive_lcell_comb \FD|RAM|ram_block~406feeder (
// Equation(s):
// \FD|RAM|ram_block~406feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~406feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~406feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~406feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N23
dffeas \FD|RAM|ram_block~406 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~406feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~406 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~406 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N30
cycloneive_lcell_comb \FD|RAM|ram_block~342feeder (
// Equation(s):
// \FD|RAM|ram_block~342feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~342feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~342feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~342feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N31
dffeas \FD|RAM|ram_block~342 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~342feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~342 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~342 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N0
cycloneive_lcell_comb \FD|RAM|ram_block~374feeder (
// Equation(s):
// \FD|RAM|ram_block~374feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~374feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~374feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~374feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N1
dffeas \FD|RAM|ram_block~374 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~374feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~374 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~374 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N8
cycloneive_lcell_comb \FD|RAM|ram_block~310feeder (
// Equation(s):
// \FD|RAM|ram_block~310feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~310feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~310feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~310feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N9
dffeas \FD|RAM|ram_block~310 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~310feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~310 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~310 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2739 (
// Equation(s):
// \FD|RAM|ram_block~2739_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~374_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((!\FD|ULA|MUX|Mux31~1_combout  & \FD|RAM|ram_block~310_q ))))

	.dataa(\FD|RAM|ram_block~374_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~310_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2739_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2739 .lut_mask = 16'hCBC8;
defparam \FD|RAM|ram_block~2739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2740 (
// Equation(s):
// \FD|RAM|ram_block~2740_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2739_combout  & (\FD|RAM|ram_block~406_q )) # (!\FD|RAM|ram_block~2739_combout  & ((\FD|RAM|ram_block~342_q ))))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2739_combout ))))

	.dataa(\FD|RAM|ram_block~406_q ),
	.datab(\FD|RAM|ram_block~342_q ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~2739_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2740_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2740 .lut_mask = 16'hAFC0;
defparam \FD|RAM|ram_block~2740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
cycloneive_lcell_comb \FD|RAM|ram_block~86feeder (
// Equation(s):
// \FD|RAM|ram_block~86feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~86feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~86feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~86feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N9
dffeas \FD|RAM|ram_block~86 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~86 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N3
dffeas \FD|RAM|ram_block~150 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~150 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~150 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
cycloneive_lcell_comb \FD|RAM|ram_block~118feeder (
// Equation(s):
// \FD|RAM|ram_block~118feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~118feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~118feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~118feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N31
dffeas \FD|RAM|ram_block~118 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~118feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~118 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N21
dffeas \FD|RAM|ram_block~54 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~54 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2741 (
// Equation(s):
// \FD|RAM|ram_block~2741_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~118_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~54_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~118_q ),
	.datac(\FD|RAM|ram_block~54_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2741_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2741 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2742 (
// Equation(s):
// \FD|RAM|ram_block~2742_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2741_combout  & ((\FD|RAM|ram_block~150_q ))) # (!\FD|RAM|ram_block~2741_combout  & (\FD|RAM|ram_block~86_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2741_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~86_q ),
	.datac(\FD|RAM|ram_block~150_q ),
	.datad(\FD|RAM|ram_block~2741_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2742_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2742 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2743 (
// Equation(s):
// \FD|RAM|ram_block~2743_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout ) # ((\FD|RAM|ram_block~2740_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2742_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2740_combout ),
	.datad(\FD|RAM|ram_block~2742_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2743_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2743 .lut_mask = 16'hB9A8;
defparam \FD|RAM|ram_block~2743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N22
cycloneive_lcell_comb \FD|RAM|ram_block~502feeder (
// Equation(s):
// \FD|RAM|ram_block~502feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~502feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~502feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~502feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N23
dffeas \FD|RAM|ram_block~502 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~502feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~502 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~502 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N23
dffeas \FD|RAM|ram_block~534 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~534 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~534 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N20
cycloneive_lcell_comb \FD|RAM|ram_block~470feeder (
// Equation(s):
// \FD|RAM|ram_block~470feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~470feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~470feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~470feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N21
dffeas \FD|RAM|ram_block~470 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~470feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~470 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~470 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N25
dffeas \FD|RAM|ram_block~438 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~438 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~438 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2744 (
// Equation(s):
// \FD|RAM|ram_block~2744_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~470_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~438_q )))))

	.dataa(\FD|RAM|ram_block~470_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~438_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2744_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2744 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2745 (
// Equation(s):
// \FD|RAM|ram_block~2745_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2744_combout  & ((\FD|RAM|ram_block~534_q ))) # (!\FD|RAM|ram_block~2744_combout  & (\FD|RAM|ram_block~502_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2744_combout ))))

	.dataa(\FD|RAM|ram_block~502_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~534_q ),
	.datad(\FD|RAM|ram_block~2744_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2745_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2745 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N14
cycloneive_lcell_comb \FD|RAM|ram_block~246feeder (
// Equation(s):
// \FD|RAM|ram_block~246feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~246feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~246feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~246feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N15
dffeas \FD|RAM|ram_block~246 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~246feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~246 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~246 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N15
dffeas \FD|RAM|ram_block~278 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~278 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~278 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N12
cycloneive_lcell_comb \FD|RAM|ram_block~214feeder (
// Equation(s):
// \FD|RAM|ram_block~214feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~214feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~214feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~214feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N13
dffeas \FD|RAM|ram_block~214 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~214feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~214 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~214 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N25
dffeas \FD|RAM|ram_block~182 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~182 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~182 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2737 (
// Equation(s):
// \FD|RAM|ram_block~2737_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~214_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~182_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~214_q ),
	.datac(\FD|RAM|ram_block~182_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2737_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2737 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2738 (
// Equation(s):
// \FD|RAM|ram_block~2738_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2737_combout  & ((\FD|RAM|ram_block~278_q ))) # (!\FD|RAM|ram_block~2737_combout  & (\FD|RAM|ram_block~246_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2737_combout ))))

	.dataa(\FD|RAM|ram_block~246_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~278_q ),
	.datad(\FD|RAM|ram_block~2737_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2738_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2738 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2746 (
// Equation(s):
// \FD|RAM|ram_block~2746_combout  = (\FD|RAM|ram_block~2743_combout  & (((\FD|RAM|ram_block~2745_combout )) # (!\FD|ULA|MUX|Mux29~1_combout ))) # (!\FD|RAM|ram_block~2743_combout  & (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2738_combout ))))

	.dataa(\FD|RAM|ram_block~2743_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2745_combout ),
	.datad(\FD|RAM|ram_block~2738_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2746_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2746 .lut_mask = 16'hE6A2;
defparam \FD|RAM|ram_block~2746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1494feeder (
// Equation(s):
// \FD|RAM|ram_block~1494feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1494feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1494feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1494feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N25
dffeas \FD|RAM|ram_block~1494 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1494feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1494 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1494 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N27
dffeas \FD|RAM|ram_block~1558 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1558 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1558 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N26
cycloneive_lcell_comb \FD|RAM|ram_block~1526feeder (
// Equation(s):
// \FD|RAM|ram_block~1526feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1526feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1526feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1526feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N27
dffeas \FD|RAM|ram_block~1526 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1526feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1526 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1526 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N17
dffeas \FD|RAM|ram_block~1462 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1462 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1462 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2734 (
// Equation(s):
// \FD|RAM|ram_block~2734_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1526_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1462_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~1526_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1462_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2734_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2734 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2735 (
// Equation(s):
// \FD|RAM|ram_block~2735_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2734_combout  & ((\FD|RAM|ram_block~1558_q ))) # (!\FD|RAM|ram_block~2734_combout  & (\FD|RAM|ram_block~1494_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2734_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~1494_q ),
	.datac(\FD|RAM|ram_block~1558_q ),
	.datad(\FD|RAM|ram_block~2734_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2735_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2735 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1398feeder (
// Equation(s):
// \FD|RAM|ram_block~1398feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1398feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1398feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1398feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N21
dffeas \FD|RAM|ram_block~1398 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1398feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1398 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1398 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N7
dffeas \FD|RAM|ram_block~1430 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1430 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1430 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1366feeder (
// Equation(s):
// \FD|RAM|ram_block~1366feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1366feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1366feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1366feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N5
dffeas \FD|RAM|ram_block~1366 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1366feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1366 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1366 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N13
dffeas \FD|RAM|ram_block~1334 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1334 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1334 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2727 (
// Equation(s):
// \FD|RAM|ram_block~2727_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1366_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1334_q )))))

	.dataa(\FD|RAM|ram_block~1366_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1334_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2727_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2727 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2728 (
// Equation(s):
// \FD|RAM|ram_block~2728_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2727_combout  & ((\FD|RAM|ram_block~1430_q ))) # (!\FD|RAM|ram_block~2727_combout  & (\FD|RAM|ram_block~1398_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2727_combout ))))

	.dataa(\FD|RAM|ram_block~1398_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1430_q ),
	.datad(\FD|RAM|ram_block~2727_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2728_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2728 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N14
cycloneive_lcell_comb \FD|RAM|ram_block~1238feeder (
// Equation(s):
// \FD|RAM|ram_block~1238feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1238feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1238feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1238feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N15
dffeas \FD|RAM|ram_block~1238 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1238feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1238 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1238 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N15
dffeas \FD|RAM|ram_block~1302 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1302 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1302 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N30
cycloneive_lcell_comb \FD|RAM|ram_block~1270feeder (
// Equation(s):
// \FD|RAM|ram_block~1270feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1270feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1270feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1270feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N31
dffeas \FD|RAM|ram_block~1270 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1270feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1270 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1270 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N25
dffeas \FD|RAM|ram_block~1206 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1206 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1206 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2729 (
// Equation(s):
// \FD|RAM|ram_block~2729_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1270_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1206_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1270_q ),
	.datac(\FD|RAM|ram_block~1206_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2729_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2729 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2730 (
// Equation(s):
// \FD|RAM|ram_block~2730_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2729_combout  & ((\FD|RAM|ram_block~1302_q ))) # (!\FD|RAM|ram_block~2729_combout  & (\FD|RAM|ram_block~1238_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2729_combout ))))

	.dataa(\FD|RAM|ram_block~1238_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~1302_q ),
	.datad(\FD|RAM|ram_block~2729_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2730_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2730 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1142feeder (
// Equation(s):
// \FD|RAM|ram_block~1142feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1142feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1142feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1142feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N21
dffeas \FD|RAM|ram_block~1142 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1142feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1142 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1142 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N1
dffeas \FD|RAM|ram_block~1174 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1174 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1174 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1110feeder (
// Equation(s):
// \FD|RAM|ram_block~1110feeder_combout  = \FD|BANCO_REG|saidaB[15]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1110feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1110feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1110feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N19
dffeas \FD|RAM|ram_block~1110 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1110feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1110 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1110 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N7
dffeas \FD|RAM|ram_block~1078 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[15]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1078_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1078 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1078 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2731 (
// Equation(s):
// \FD|RAM|ram_block~2731_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1110_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1078_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1110_q ),
	.datac(\FD|RAM|ram_block~1078_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2731_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2731 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2732 (
// Equation(s):
// \FD|RAM|ram_block~2732_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2731_combout  & ((\FD|RAM|ram_block~1174_q ))) # (!\FD|RAM|ram_block~2731_combout  & (\FD|RAM|ram_block~1142_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2731_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1142_q ),
	.datac(\FD|RAM|ram_block~1174_q ),
	.datad(\FD|RAM|ram_block~2731_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2732_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2732 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2733 (
// Equation(s):
// \FD|RAM|ram_block~2733_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (\FD|ULA|MUX|Mux29~1_combout )) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~2730_combout )) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// ((\FD|RAM|ram_block~2732_combout )))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2730_combout ),
	.datad(\FD|RAM|ram_block~2732_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2733_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2733 .lut_mask = 16'hD9C8;
defparam \FD|RAM|ram_block~2733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2736 (
// Equation(s):
// \FD|RAM|ram_block~2736_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2733_combout  & (\FD|RAM|ram_block~2735_combout )) # (!\FD|RAM|ram_block~2733_combout  & ((\FD|RAM|ram_block~2728_combout ))))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2733_combout ))))

	.dataa(\FD|RAM|ram_block~2735_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2728_combout ),
	.datad(\FD|RAM|ram_block~2733_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2736_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2736 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2747 (
// Equation(s):
// \FD|RAM|ram_block~2747_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (\FD|ULA|MUX|Mux26~1_combout )) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2736_combout ))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (\FD|RAM|ram_block~2746_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~2746_combout ),
	.datad(\FD|RAM|ram_block~2736_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2747_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2747 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~2747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2758 (
// Equation(s):
// \FD|RAM|ram_block~2758_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2747_combout  & (\FD|RAM|ram_block~2757_combout )) # (!\FD|RAM|ram_block~2747_combout  & ((\FD|RAM|ram_block~2726_combout ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2747_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~2757_combout ),
	.datac(\FD|RAM|ram_block~2726_combout ),
	.datad(\FD|RAM|ram_block~2747_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2758_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2758 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N30
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[15]~20 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[15]~20_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (\FD|comb~0_combout  & ((\FD|RAM|ram_block~2758_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (((\FD|ULA|MUX|Mux16~1_combout ))))

	.dataa(\FD|comb~0_combout ),
	.datab(\FD|ULA|MUX|Mux16~1_combout ),
	.datac(\UCFD|HAB_LE_MEM~0_combout ),
	.datad(\FD|RAM|ram_block~2758_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[15]~20 .lut_mask = 16'hAC0C;
defparam \FD|MUX_ULA_MEM|q[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N4
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[16]~17 (
// Equation(s):
// \FD|BANCO_REG|saidaA[16]~17_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & (\FD|BANCO_REG|registrador_rtl_0_bypass [27])) # (!\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a16 
// )))))

	.dataa(\FD|BANCO_REG|Mux31~1_combout ),
	.datab(\FD|BANCO_REG|Equal0~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [27]),
	.datad(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[16]~17 .lut_mask = 16'hC480;
defparam \FD|BANCO_REG|saidaA[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N21
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[27] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[16]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[27] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N10
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[16]~31 (
// Equation(s):
// \FD|MUX_RT_IMM|q[16]~31_combout  = (\FD|MUX_RT_IMM|q[30]~15_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [27])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a16 
// )))))

	.dataa(\FD|BANCO_REG|Mux63~4_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_1_bypass [27]),
	.datac(\FD|MUX_RT_IMM|q[30]~15_combout ),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[16]~31_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[16]~31 .lut_mask = 16'hD080;
defparam \FD|MUX_RT_IMM|q[16]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N6
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[15]~15 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[15]~15_combout  = (\FD|BANCO_REG|saidaA[15]~18_combout  & ((\FD|ULA|SOMA|CarryOut[14]~14_combout ) # (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[15]~32_combout )))) # (!\FD|BANCO_REG|saidaA[15]~18_combout  & 
// (\FD|ULA|SOMA|CarryOut[14]~14_combout  & (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[15]~32_combout ))))

	.dataa(\FD|UC_ULA|q[2]~1_combout ),
	.datab(\FD|BANCO_REG|saidaA[15]~18_combout ),
	.datac(\FD|MUX_RT_IMM|q[15]~32_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[14]~14_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[15]~15 .lut_mask = 16'hDE48;
defparam \FD|ULA|SOMA|CarryOut[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N16
cycloneive_lcell_comb \FD|ULA|MUX|Mux15~0 (
// Equation(s):
// \FD|ULA|MUX|Mux15~0_combout  = \FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[16]~31_combout  $ (((\FD|UC_ULA|q[1]~0_combout  & \FD|ULA|SOMA|CarryOut[15]~15_combout ))))

	.dataa(\FD|UC_ULA|q[2]~1_combout ),
	.datab(\FD|UC_ULA|q[1]~0_combout ),
	.datac(\FD|MUX_RT_IMM|q[16]~31_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[15]~15_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux15~0 .lut_mask = 16'h965A;
defparam \FD|ULA|MUX|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N10
cycloneive_lcell_comb \FD|ULA|MUX|Mux15~1 (
// Equation(s):
// \FD|ULA|MUX|Mux15~1_combout  = (\FD|BANCO_REG|saidaA[16]~17_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|UC_ULA|q[0]~2_combout ) # (\FD|ULA|MUX|Mux15~0_combout ))))) # (!\FD|BANCO_REG|saidaA[16]~17_combout  & (\FD|ULA|MUX|Mux15~0_combout  & 
// (\FD|UC_ULA|q[1]~0_combout  $ (\FD|UC_ULA|q[0]~2_combout ))))

	.dataa(\FD|UC_ULA|q[1]~0_combout ),
	.datab(\FD|BANCO_REG|saidaA[16]~17_combout ),
	.datac(\FD|UC_ULA|q[0]~2_combout ),
	.datad(\FD|ULA|MUX|Mux15~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux15~1 .lut_mask = 16'h5648;
defparam \FD|ULA|MUX|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N20
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[16]~20 (
// Equation(s):
// \FD|BANCO_REG|saidaB[16]~20_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [27])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a16 
// )))))

	.dataa(\FD|BANCO_REG|Equal1~0_combout ),
	.datab(\FD|BANCO_REG|Mux63~4_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [27]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[16]~20 .lut_mask = 16'hA280;
defparam \FD|BANCO_REG|saidaB[16]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2039feeder (
// Equation(s):
// \FD|RAM|ram_block~2039feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2039feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2039feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2039feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N15
dffeas \FD|RAM|ram_block~2039 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2039feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2039_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2039 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2039 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y31_N21
dffeas \FD|RAM|ram_block~1783 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1783 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1783 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y32_N23
dffeas \FD|RAM|ram_block~1655 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1655 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1655 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N30
cycloneive_lcell_comb \FD|RAM|ram_block~1911feeder (
// Equation(s):
// \FD|RAM|ram_block~1911feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1911feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1911feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1911feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N31
dffeas \FD|RAM|ram_block~1911 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1911feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1911 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1911 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2790 (
// Equation(s):
// \FD|RAM|ram_block~2790_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout ) # ((\FD|RAM|ram_block~1911_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (!\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~1655_q )))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1655_q ),
	.datad(\FD|RAM|ram_block~1911_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2790_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2790 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~2790 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2791 (
// Equation(s):
// \FD|RAM|ram_block~2791_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2790_combout  & (\FD|RAM|ram_block~2039_q )) # (!\FD|RAM|ram_block~2790_combout  & ((\FD|RAM|ram_block~1783_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2790_combout ))))

	.dataa(\FD|RAM|ram_block~2039_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1783_q ),
	.datad(\FD|RAM|ram_block~2790_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2791_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2791 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2791 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2071feeder (
// Equation(s):
// \FD|RAM|ram_block~2071feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2071feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2071feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~2071feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N3
dffeas \FD|RAM|ram_block~2071 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2071feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2071_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2071 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2071 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1815feeder (
// Equation(s):
// \FD|RAM|ram_block~1815feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1815feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1815feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1815feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N25
dffeas \FD|RAM|ram_block~1815 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1815feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1815 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1815 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N15
dffeas \FD|RAM|ram_block~1687 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1687 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1687 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2797 (
// Equation(s):
// \FD|RAM|ram_block~2797_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1815_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1687_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1815_q ),
	.datac(\FD|RAM|ram_block~1687_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2797_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2797 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2797 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N17
dffeas \FD|RAM|ram_block~1943 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1943 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1943 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2798 (
// Equation(s):
// \FD|RAM|ram_block~2798_combout  = (\FD|RAM|ram_block~2797_combout  & ((\FD|RAM|ram_block~2071_q ) # ((!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~2797_combout  & (((\FD|RAM|ram_block~1943_q  & \FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~2071_q ),
	.datab(\FD|RAM|ram_block~2797_combout ),
	.datac(\FD|RAM|ram_block~1943_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2798_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2798 .lut_mask = 16'hB8CC;
defparam \FD|RAM|ram_block~2798 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N26
cycloneive_lcell_comb \FD|RAM|ram_block~1879feeder (
// Equation(s):
// \FD|RAM|ram_block~1879feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1879feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1879feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1879feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N27
dffeas \FD|RAM|ram_block~1879 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1879feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1879 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1879 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1751feeder (
// Equation(s):
// \FD|RAM|ram_block~1751feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1751feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1751feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1751feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N9
dffeas \FD|RAM|ram_block~1751 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1751feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1751 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1751 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N27
dffeas \FD|RAM|ram_block~1623 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1623 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1623 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2792 (
// Equation(s):
// \FD|RAM|ram_block~2792_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1751_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1623_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~1751_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1623_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2792_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2792 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2792 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N21
dffeas \FD|RAM|ram_block~2007 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2007 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2007 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2793 (
// Equation(s):
// \FD|RAM|ram_block~2793_combout  = (\FD|RAM|ram_block~2792_combout  & (((\FD|RAM|ram_block~2007_q ) # (!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~2792_combout  & (\FD|RAM|ram_block~1879_q  & ((\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~1879_q ),
	.datab(\FD|RAM|ram_block~2792_combout ),
	.datac(\FD|RAM|ram_block~2007_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2793_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2793 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~2793 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1719feeder (
// Equation(s):
// \FD|RAM|ram_block~1719feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1719feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1719feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1719feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N13
dffeas \FD|RAM|ram_block~1719 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1719feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1719 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1719 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N15
dffeas \FD|RAM|ram_block~1975 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1975 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1975 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1847feeder (
// Equation(s):
// \FD|RAM|ram_block~1847feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1847feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1847feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1847feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N21
dffeas \FD|RAM|ram_block~1847 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1847feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1847 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1847 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N31
dffeas \FD|RAM|ram_block~1591 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1591 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1591 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2794 (
// Equation(s):
// \FD|RAM|ram_block~2794_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1847_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1591_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1847_q ),
	.datac(\FD|RAM|ram_block~1591_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2794_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2794 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2794 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2795 (
// Equation(s):
// \FD|RAM|ram_block~2795_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2794_combout  & ((\FD|RAM|ram_block~1975_q ))) # (!\FD|RAM|ram_block~2794_combout  & (\FD|RAM|ram_block~1719_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2794_combout ))))

	.dataa(\FD|RAM|ram_block~1719_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1975_q ),
	.datad(\FD|RAM|ram_block~2794_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2795_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2795 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2795 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2796 (
// Equation(s):
// \FD|RAM|ram_block~2796_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~2793_combout )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~2795_combout )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~2793_combout ),
	.datac(\FD|RAM|ram_block~2795_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2796_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2796 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2796 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2799 (
// Equation(s):
// \FD|RAM|ram_block~2799_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2796_combout  & ((\FD|RAM|ram_block~2798_combout ))) # (!\FD|RAM|ram_block~2796_combout  & (\FD|RAM|ram_block~2791_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2796_combout ))))

	.dataa(\FD|RAM|ram_block~2791_combout ),
	.datab(\FD|RAM|ram_block~2798_combout ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|RAM|ram_block~2796_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2799_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2799 .lut_mask = 16'hCFA0;
defparam \FD|RAM|ram_block~2799 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N2
cycloneive_lcell_comb \FD|RAM|ram_block~1399feeder (
// Equation(s):
// \FD|RAM|ram_block~1399feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1399feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1399feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1399feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N3
dffeas \FD|RAM|ram_block~1399 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1399feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1399 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1399 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N11
dffeas \FD|RAM|ram_block~1431 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1431 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1431 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1367feeder (
// Equation(s):
// \FD|RAM|ram_block~1367feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1367feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1367feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1367feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N29
dffeas \FD|RAM|ram_block~1367 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1367feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1367 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1367 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N29
dffeas \FD|RAM|ram_block~1335 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1335 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1335 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2759 (
// Equation(s):
// \FD|RAM|ram_block~2759_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1367_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1335_q )))))

	.dataa(\FD|RAM|ram_block~1367_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1335_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2759_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2759 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2760 (
// Equation(s):
// \FD|RAM|ram_block~2760_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2759_combout  & ((\FD|RAM|ram_block~1431_q ))) # (!\FD|RAM|ram_block~2759_combout  & (\FD|RAM|ram_block~1399_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2759_combout ))))

	.dataa(\FD|RAM|ram_block~1399_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1431_q ),
	.datad(\FD|RAM|ram_block~2759_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2760_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2760 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N30
cycloneive_lcell_comb \FD|RAM|ram_block~1559feeder (
// Equation(s):
// \FD|RAM|ram_block~1559feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1559feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1559feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1559feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N31
dffeas \FD|RAM|ram_block~1559 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1559feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1559 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1559 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N25
dffeas \FD|RAM|ram_block~1495 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1495 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1495 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1527feeder (
// Equation(s):
// \FD|RAM|ram_block~1527feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1527feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1527feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1527feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N29
dffeas \FD|RAM|ram_block~1527 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1527feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1527 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1527 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N31
dffeas \FD|RAM|ram_block~1463 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1463 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1463 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2766 (
// Equation(s):
// \FD|RAM|ram_block~2766_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1527_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1463_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~1527_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1463_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2766_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2766 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2767 (
// Equation(s):
// \FD|RAM|ram_block~2767_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2766_combout  & (\FD|RAM|ram_block~1559_q )) # (!\FD|RAM|ram_block~2766_combout  & ((\FD|RAM|ram_block~1495_q ))))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2766_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~1559_q ),
	.datac(\FD|RAM|ram_block~1495_q ),
	.datad(\FD|RAM|ram_block~2766_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2767_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2767 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N2
cycloneive_lcell_comb \FD|RAM|ram_block~1143feeder (
// Equation(s):
// \FD|RAM|ram_block~1143feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1143feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1143feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1143feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N3
dffeas \FD|RAM|ram_block~1143 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1143feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1143 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1143 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N23
dffeas \FD|RAM|ram_block~1175 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1175 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1175 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N30
cycloneive_lcell_comb \FD|RAM|ram_block~1111feeder (
// Equation(s):
// \FD|RAM|ram_block~1111feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1111feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1111feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1111feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N31
dffeas \FD|RAM|ram_block~1111 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1111feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1111 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1111 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N21
dffeas \FD|RAM|ram_block~1079 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1079_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1079 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1079 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2763 (
// Equation(s):
// \FD|RAM|ram_block~2763_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1111_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1079_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1111_q ),
	.datac(\FD|RAM|ram_block~1079_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2763_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2763 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2764 (
// Equation(s):
// \FD|RAM|ram_block~2764_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2763_combout  & ((\FD|RAM|ram_block~1175_q ))) # (!\FD|RAM|ram_block~2763_combout  & (\FD|RAM|ram_block~1143_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2763_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1143_q ),
	.datac(\FD|RAM|ram_block~1175_q ),
	.datad(\FD|RAM|ram_block~2763_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2764_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2764 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1239feeder (
// Equation(s):
// \FD|RAM|ram_block~1239feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1239feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1239feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1239feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N17
dffeas \FD|RAM|ram_block~1239 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1239feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1239 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1239 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1271feeder (
// Equation(s):
// \FD|RAM|ram_block~1271feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1271feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1271feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1271feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N13
dffeas \FD|RAM|ram_block~1271 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1271feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1271 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1271 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N9
dffeas \FD|RAM|ram_block~1207 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1207 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1207 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2761 (
// Equation(s):
// \FD|RAM|ram_block~2761_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1271_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1207_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1271_q ),
	.datac(\FD|RAM|ram_block~1207_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2761_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2761 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N19
dffeas \FD|RAM|ram_block~1303 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1303 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1303 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2762 (
// Equation(s):
// \FD|RAM|ram_block~2762_combout  = (\FD|RAM|ram_block~2761_combout  & (((\FD|RAM|ram_block~1303_q ) # (!\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|RAM|ram_block~2761_combout  & (\FD|RAM|ram_block~1239_q  & ((\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~1239_q ),
	.datab(\FD|RAM|ram_block~2761_combout ),
	.datac(\FD|RAM|ram_block~1303_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2762_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2762 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~2762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2765 (
// Equation(s):
// \FD|RAM|ram_block~2765_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout ) # ((\FD|RAM|ram_block~2762_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (!\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~2764_combout )))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2764_combout ),
	.datad(\FD|RAM|ram_block~2762_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2765_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2765 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~2765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2768 (
// Equation(s):
// \FD|RAM|ram_block~2768_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2765_combout  & ((\FD|RAM|ram_block~2767_combout ))) # (!\FD|RAM|ram_block~2765_combout  & (\FD|RAM|ram_block~2760_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2765_combout ))))

	.dataa(\FD|RAM|ram_block~2760_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2767_combout ),
	.datad(\FD|RAM|ram_block~2765_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2768_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2768 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N14
cycloneive_lcell_comb \FD|RAM|ram_block~855feeder (
// Equation(s):
// \FD|RAM|ram_block~855feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~855feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~855feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~855feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N15
dffeas \FD|RAM|ram_block~855 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~855feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~855 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~855 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N19
dffeas \FD|RAM|ram_block~599 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~599 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~599 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2769 (
// Equation(s):
// \FD|RAM|ram_block~2769_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~855_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~599_q )))))

	.dataa(\FD|RAM|ram_block~855_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~599_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2769_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2769 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N18
cycloneive_lcell_comb \FD|RAM|ram_block~727feeder (
// Equation(s):
// \FD|RAM|ram_block~727feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~727feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~727feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~727feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N19
dffeas \FD|RAM|ram_block~727 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~727feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~727 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~727 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N23
dffeas \FD|RAM|ram_block~983 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~983 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~983 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2770 (
// Equation(s):
// \FD|RAM|ram_block~2770_combout  = (\FD|RAM|ram_block~2769_combout  & (((\FD|RAM|ram_block~983_q ) # (!\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|RAM|ram_block~2769_combout  & (\FD|RAM|ram_block~727_q  & ((\FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|RAM|ram_block~2769_combout ),
	.datab(\FD|RAM|ram_block~727_q ),
	.datac(\FD|RAM|ram_block~983_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2770_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2770 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~2770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N30
cycloneive_lcell_comb \FD|RAM|ram_block~919feeder (
// Equation(s):
// \FD|RAM|ram_block~919feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~919feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~919feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~919feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N31
dffeas \FD|RAM|ram_block~919 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~919feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~919 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~919 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N17
dffeas \FD|RAM|ram_block~663 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~663 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~663 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2776 (
// Equation(s):
// \FD|RAM|ram_block~2776_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~919_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~663_q )))))

	.dataa(\FD|RAM|ram_block~919_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~663_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2776_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2776 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N23
dffeas \FD|RAM|ram_block~1047 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1047_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1047 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1047 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
cycloneive_lcell_comb \FD|RAM|ram_block~791feeder (
// Equation(s):
// \FD|RAM|ram_block~791feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~791feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~791feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~791feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N5
dffeas \FD|RAM|ram_block~791 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~791feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~791 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~791 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2777 (
// Equation(s):
// \FD|RAM|ram_block~2777_combout  = (\FD|RAM|ram_block~2776_combout  & (((\FD|RAM|ram_block~1047_q )) # (!\FD|ULA|MUX|Mux29~1_combout ))) # (!\FD|RAM|ram_block~2776_combout  & (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~791_q ))))

	.dataa(\FD|RAM|ram_block~2776_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1047_q ),
	.datad(\FD|RAM|ram_block~791_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2777_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2777 .lut_mask = 16'hE6A2;
defparam \FD|RAM|ram_block~2777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N14
cycloneive_lcell_comb \FD|RAM|ram_block~759feeder (
// Equation(s):
// \FD|RAM|ram_block~759feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~759feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~759feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~759feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N15
dffeas \FD|RAM|ram_block~759 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~759feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~759 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~759 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y32_N5
dffeas \FD|RAM|ram_block~631 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~631 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~631 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2771 (
// Equation(s):
// \FD|RAM|ram_block~2771_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~759_q )) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// ((\FD|RAM|ram_block~631_q )))))

	.dataa(\FD|RAM|ram_block~759_q ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~631_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2771_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2771 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N22
cycloneive_lcell_comb \FD|RAM|ram_block~887feeder (
// Equation(s):
// \FD|RAM|ram_block~887feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~887feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~887feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~887feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N23
dffeas \FD|RAM|ram_block~887 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~887feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~887 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~887 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y29_N17
dffeas \FD|RAM|ram_block~1015 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1015 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1015 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2772 (
// Equation(s):
// \FD|RAM|ram_block~2772_combout  = (\FD|RAM|ram_block~2771_combout  & (((\FD|RAM|ram_block~1015_q ) # (!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~2771_combout  & (\FD|RAM|ram_block~887_q  & ((\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~2771_combout ),
	.datab(\FD|RAM|ram_block~887_q ),
	.datac(\FD|RAM|ram_block~1015_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2772_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2772 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~2772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N0
cycloneive_lcell_comb \FD|RAM|ram_block~823feeder (
// Equation(s):
// \FD|RAM|ram_block~823feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~823feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~823feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~823feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N1
dffeas \FD|RAM|ram_block~823 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~823feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~823 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~823 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N11
dffeas \FD|RAM|ram_block~951 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~951 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~951 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N14
cycloneive_lcell_comb \FD|RAM|ram_block~695feeder (
// Equation(s):
// \FD|RAM|ram_block~695feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~695feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~695feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~695feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N15
dffeas \FD|RAM|ram_block~695 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~695feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~695 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~695 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N11
dffeas \FD|RAM|ram_block~567 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~567 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~567 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2773 (
// Equation(s):
// \FD|RAM|ram_block~2773_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~695_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~567_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~695_q ),
	.datac(\FD|RAM|ram_block~567_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2773_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2773 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2774 (
// Equation(s):
// \FD|RAM|ram_block~2774_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2773_combout  & ((\FD|RAM|ram_block~951_q ))) # (!\FD|RAM|ram_block~2773_combout  & (\FD|RAM|ram_block~823_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2773_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~823_q ),
	.datac(\FD|RAM|ram_block~951_q ),
	.datad(\FD|RAM|ram_block~2773_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2774_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2774 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2775 (
// Equation(s):
// \FD|RAM|ram_block~2775_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2772_combout ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~2774_combout  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~2772_combout ),
	.datab(\FD|RAM|ram_block~2774_combout ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2775_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2775 .lut_mask = 16'hF0AC;
defparam \FD|RAM|ram_block~2775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2778 (
// Equation(s):
// \FD|RAM|ram_block~2778_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2775_combout  & ((\FD|RAM|ram_block~2777_combout ))) # (!\FD|RAM|ram_block~2775_combout  & (\FD|RAM|ram_block~2770_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2775_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~2770_combout ),
	.datac(\FD|RAM|ram_block~2777_combout ),
	.datad(\FD|RAM|ram_block~2775_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2778_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2778 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N12
cycloneive_lcell_comb \FD|RAM|ram_block~247feeder (
// Equation(s):
// \FD|RAM|ram_block~247feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~247feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~247feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~247feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N13
dffeas \FD|RAM|ram_block~247 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~247feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~247 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~247 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N9
dffeas \FD|RAM|ram_block~279 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~279 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~279 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N2
cycloneive_lcell_comb \FD|RAM|ram_block~215feeder (
// Equation(s):
// \FD|RAM|ram_block~215feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~215feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~215feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~215feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N3
dffeas \FD|RAM|ram_block~215 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~215feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~215 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~215 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N19
dffeas \FD|RAM|ram_block~183 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~183 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~183 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2779 (
// Equation(s):
// \FD|RAM|ram_block~2779_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~215_q ) # ((\FD|ULA|MUX|Mux30~1_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & (((\FD|RAM|ram_block~183_q  & !\FD|ULA|MUX|Mux30~1_combout ))))

	.dataa(\FD|RAM|ram_block~215_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~183_q ),
	.datad(\FD|ULA|MUX|Mux30~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2779_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2779 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2780 (
// Equation(s):
// \FD|RAM|ram_block~2780_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2779_combout  & ((\FD|RAM|ram_block~279_q ))) # (!\FD|RAM|ram_block~2779_combout  & (\FD|RAM|ram_block~247_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2779_combout ))))

	.dataa(\FD|RAM|ram_block~247_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~279_q ),
	.datad(\FD|RAM|ram_block~2779_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2780_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2780 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2780 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N8
cycloneive_lcell_comb \FD|RAM|ram_block~503feeder (
// Equation(s):
// \FD|RAM|ram_block~503feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~503feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~503feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~503feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N9
dffeas \FD|RAM|ram_block~503 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~503feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~503 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~503 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N14
cycloneive_lcell_comb \FD|RAM|ram_block~535feeder (
// Equation(s):
// \FD|RAM|ram_block~535feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~535feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~535feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~535feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N15
dffeas \FD|RAM|ram_block~535 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~535feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~535 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~535 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
cycloneive_lcell_comb \FD|RAM|ram_block~471feeder (
// Equation(s):
// \FD|RAM|ram_block~471feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~471feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~471feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~471feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N27
dffeas \FD|RAM|ram_block~471 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~471feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~471 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~471 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N8
cycloneive_lcell_comb \FD|RAM|ram_block~439feeder (
// Equation(s):
// \FD|RAM|ram_block~439feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~439feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~439feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~439feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N9
dffeas \FD|RAM|ram_block~439 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~439feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~439 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~439 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2786 (
// Equation(s):
// \FD|RAM|ram_block~2786_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~471_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~439_q )))))

	.dataa(\FD|RAM|ram_block~471_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~439_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2786_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2786 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2786 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2787 (
// Equation(s):
// \FD|RAM|ram_block~2787_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2786_combout  & ((\FD|RAM|ram_block~535_q ))) # (!\FD|RAM|ram_block~2786_combout  & (\FD|RAM|ram_block~503_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2786_combout ))))

	.dataa(\FD|RAM|ram_block~503_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~535_q ),
	.datad(\FD|RAM|ram_block~2786_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2787_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2787 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2787 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
cycloneive_lcell_comb \FD|RAM|ram_block~87feeder (
// Equation(s):
// \FD|RAM|ram_block~87feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~87feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~87feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~87feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N23
dffeas \FD|RAM|ram_block~87 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~87 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N1
dffeas \FD|RAM|ram_block~151 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~151 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~151 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N12
cycloneive_lcell_comb \FD|RAM|ram_block~119feeder (
// Equation(s):
// \FD|RAM|ram_block~119feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~119feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~119feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~119feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N13
dffeas \FD|RAM|ram_block~119 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~119feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~119 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N11
dffeas \FD|RAM|ram_block~55 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~55 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2783 (
// Equation(s):
// \FD|RAM|ram_block~2783_combout  = (\FD|ULA|MUX|Mux31~1_combout  & (((\FD|ULA|MUX|Mux30~1_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & ((\FD|ULA|MUX|Mux30~1_combout  & (\FD|RAM|ram_block~119_q )) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// ((\FD|RAM|ram_block~55_q )))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~119_q ),
	.datac(\FD|RAM|ram_block~55_q ),
	.datad(\FD|ULA|MUX|Mux30~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2783_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2783 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2783 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2784 (
// Equation(s):
// \FD|RAM|ram_block~2784_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2783_combout  & ((\FD|RAM|ram_block~151_q ))) # (!\FD|RAM|ram_block~2783_combout  & (\FD|RAM|ram_block~87_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2783_combout ))))

	.dataa(\FD|RAM|ram_block~87_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~151_q ),
	.datad(\FD|RAM|ram_block~2783_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2784_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2784 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2784 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N24
cycloneive_lcell_comb \FD|RAM|ram_block~343feeder (
// Equation(s):
// \FD|RAM|ram_block~343feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~343feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~343feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~343feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N25
dffeas \FD|RAM|ram_block~343 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~343feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~343 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~343 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N27
dffeas \FD|RAM|ram_block~407 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~407 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~407 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N26
cycloneive_lcell_comb \FD|RAM|ram_block~375feeder (
// Equation(s):
// \FD|RAM|ram_block~375feeder_combout  = \FD|BANCO_REG|saidaB[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~375feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~375feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~375feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N27
dffeas \FD|RAM|ram_block~375 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~375feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~375 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~375 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N21
dffeas \FD|RAM|ram_block~311 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~311 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~311 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2781 (
// Equation(s):
// \FD|RAM|ram_block~2781_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~375_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~311_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~375_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~311_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2781_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2781 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2781 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2782 (
// Equation(s):
// \FD|RAM|ram_block~2782_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2781_combout  & ((\FD|RAM|ram_block~407_q ))) # (!\FD|RAM|ram_block~2781_combout  & (\FD|RAM|ram_block~343_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2781_combout ))))

	.dataa(\FD|RAM|ram_block~343_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~407_q ),
	.datad(\FD|RAM|ram_block~2781_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2782_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2782 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2782 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2785 (
// Equation(s):
// \FD|RAM|ram_block~2785_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (\FD|ULA|MUX|Mux28~1_combout )) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2782_combout ))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (\FD|RAM|ram_block~2784_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2784_combout ),
	.datad(\FD|RAM|ram_block~2782_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2785_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2785 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~2785 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2788 (
// Equation(s):
// \FD|RAM|ram_block~2788_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2785_combout  & ((\FD|RAM|ram_block~2787_combout ))) # (!\FD|RAM|ram_block~2785_combout  & (\FD|RAM|ram_block~2780_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2785_combout ))))

	.dataa(\FD|RAM|ram_block~2780_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2787_combout ),
	.datad(\FD|RAM|ram_block~2785_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2788_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2788 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2788 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2789 (
// Equation(s):
// \FD|RAM|ram_block~2789_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout )) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~2778_combout )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~2788_combout )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~2778_combout ),
	.datad(\FD|RAM|ram_block~2788_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2789_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2789 .lut_mask = 16'hD9C8;
defparam \FD|RAM|ram_block~2789 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2800 (
// Equation(s):
// \FD|RAM|ram_block~2800_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2789_combout  & (\FD|RAM|ram_block~2799_combout )) # (!\FD|RAM|ram_block~2789_combout  & ((\FD|RAM|ram_block~2768_combout ))))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~2789_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~2799_combout ),
	.datac(\FD|RAM|ram_block~2768_combout ),
	.datad(\FD|RAM|ram_block~2789_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2800_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2800 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2800 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N10
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[16]~19 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[16]~19_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (((\FD|comb~0_combout  & \FD|RAM|ram_block~2800_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (\FD|ULA|MUX|Mux15~1_combout ))

	.dataa(\FD|ULA|MUX|Mux15~1_combout ),
	.datab(\UCFD|HAB_LE_MEM~0_combout ),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~2800_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[16]~19_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[16]~19 .lut_mask = 16'hE222;
defparam \FD|MUX_ULA_MEM|q[16]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N14
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[17]~16 (
// Equation(s):
// \FD|BANCO_REG|saidaA[17]~16_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & (\FD|BANCO_REG|registrador_rtl_0_bypass [26])) # (!\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a15 
// )))))

	.dataa(\FD|BANCO_REG|Equal0~0_combout ),
	.datab(\FD|BANCO_REG|Mux31~1_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [26]),
	.datad(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[17]~16_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[17]~16 .lut_mask = 16'hA280;
defparam \FD|BANCO_REG|saidaA[17]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y34_N17
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[26] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[17]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[26] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N16
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[17]~30 (
// Equation(s):
// \FD|MUX_RT_IMM|q[17]~30_combout  = (\FD|MUX_RT_IMM|q[30]~15_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [26])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a15 
// )))))

	.dataa(\FD|BANCO_REG|Mux63~4_combout ),
	.datab(\FD|MUX_RT_IMM|q[30]~15_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [26]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[17]~30_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[17]~30 .lut_mask = 16'hC480;
defparam \FD|MUX_RT_IMM|q[17]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[16]~16 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[16]~16_combout  = (\FD|BANCO_REG|saidaA[16]~17_combout  & ((\FD|ULA|SOMA|CarryOut[15]~15_combout ) # (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[16]~31_combout )))) # (!\FD|BANCO_REG|saidaA[16]~17_combout  & 
// (\FD|ULA|SOMA|CarryOut[15]~15_combout  & (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[16]~31_combout ))))

	.dataa(\FD|UC_ULA|q[2]~1_combout ),
	.datab(\FD|MUX_RT_IMM|q[16]~31_combout ),
	.datac(\FD|BANCO_REG|saidaA[16]~17_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[15]~15_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[16]~16 .lut_mask = 16'hF660;
defparam \FD|ULA|SOMA|CarryOut[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N28
cycloneive_lcell_comb \FD|ULA|MUX|Mux14~0 (
// Equation(s):
// \FD|ULA|MUX|Mux14~0_combout  = \FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[17]~30_combout  $ (((\FD|UC_ULA|q[1]~0_combout  & \FD|ULA|SOMA|CarryOut[16]~16_combout ))))

	.dataa(\FD|UC_ULA|q[1]~0_combout ),
	.datab(\FD|UC_ULA|q[2]~1_combout ),
	.datac(\FD|MUX_RT_IMM|q[17]~30_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[16]~16_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux14~0 .lut_mask = 16'h963C;
defparam \FD|ULA|MUX|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N18
cycloneive_lcell_comb \FD|ULA|MUX|Mux14~1 (
// Equation(s):
// \FD|ULA|MUX|Mux14~1_combout  = (\FD|BANCO_REG|saidaA[17]~16_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|UC_ULA|q[0]~2_combout ) # (\FD|ULA|MUX|Mux14~0_combout ))))) # (!\FD|BANCO_REG|saidaA[17]~16_combout  & (\FD|ULA|MUX|Mux14~0_combout  & 
// (\FD|UC_ULA|q[1]~0_combout  $ (\FD|UC_ULA|q[0]~2_combout ))))

	.dataa(\FD|UC_ULA|q[1]~0_combout ),
	.datab(\FD|BANCO_REG|saidaA[17]~16_combout ),
	.datac(\FD|UC_ULA|q[0]~2_combout ),
	.datad(\FD|ULA|MUX|Mux14~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux14~1 .lut_mask = 16'h5648;
defparam \FD|ULA|MUX|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N30
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[17]~21 (
// Equation(s):
// \FD|BANCO_REG|saidaB[17]~21_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [26])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a15 
// )))))

	.dataa(\FD|BANCO_REG|registrador_rtl_1_bypass [26]),
	.datab(\FD|BANCO_REG|Equal1~0_combout ),
	.datac(\FD|BANCO_REG|Mux63~4_combout ),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[17]~21 .lut_mask = 16'h8C80;
defparam \FD|BANCO_REG|saidaB[17]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1784feeder (
// Equation(s):
// \FD|RAM|ram_block~1784feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1784feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1784feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1784feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N17
dffeas \FD|RAM|ram_block~1784 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1784feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1784 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1784 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y32_N29
dffeas \FD|RAM|ram_block~760 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~760 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~760 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1272feeder (
// Equation(s):
// \FD|RAM|ram_block~1272feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1272feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1272feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1272feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N19
dffeas \FD|RAM|ram_block~1272 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1272feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1272 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1272 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y32_N25
dffeas \FD|RAM|ram_block~248 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~248 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~248 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2801 (
// Equation(s):
// \FD|RAM|ram_block~2801_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1272_q ) # ((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (((\FD|RAM|ram_block~248_q  & !\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1272_q ),
	.datac(\FD|RAM|ram_block~248_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2801_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2801 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2801 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2802 (
// Equation(s):
// \FD|RAM|ram_block~2802_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2801_combout  & (\FD|RAM|ram_block~1784_q )) # (!\FD|RAM|ram_block~2801_combout  & ((\FD|RAM|ram_block~760_q ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2801_combout ))))

	.dataa(\FD|RAM|ram_block~1784_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~760_q ),
	.datad(\FD|RAM|ram_block~2801_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2802_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2802 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2802 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2040feeder (
// Equation(s):
// \FD|RAM|ram_block~2040feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2040feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2040feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2040feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N7
dffeas \FD|RAM|ram_block~2040 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2040feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2040_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2040 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2040 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y30_N17
dffeas \FD|RAM|ram_block~1016 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1016 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1016 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N26
cycloneive_lcell_comb \FD|RAM|ram_block~1528feeder (
// Equation(s):
// \FD|RAM|ram_block~1528feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1528feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1528feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1528feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N27
dffeas \FD|RAM|ram_block~1528 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1528feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1528 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1528 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N5
dffeas \FD|RAM|ram_block~504 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~504 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~504 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2808 (
// Equation(s):
// \FD|RAM|ram_block~2808_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1528_q ) # ((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (((\FD|RAM|ram_block~504_q  & !\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|RAM|ram_block~1528_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~504_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2808_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2808 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2808 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2809 (
// Equation(s):
// \FD|RAM|ram_block~2809_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2808_combout  & (\FD|RAM|ram_block~2040_q )) # (!\FD|RAM|ram_block~2808_combout  & ((\FD|RAM|ram_block~1016_q ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2808_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~2040_q ),
	.datac(\FD|RAM|ram_block~1016_q ),
	.datad(\FD|RAM|ram_block~2808_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2809_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2809 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2809 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N26
cycloneive_lcell_comb \FD|RAM|ram_block~1400feeder (
// Equation(s):
// \FD|RAM|ram_block~1400feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1400feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1400feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1400feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N27
dffeas \FD|RAM|ram_block~1400 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1400feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1400 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1400 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N25
dffeas \FD|RAM|ram_block~1912 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1912 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1912 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N7
dffeas \FD|RAM|ram_block~376 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~376 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~376 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N24
cycloneive_lcell_comb \FD|RAM|ram_block~888feeder (
// Equation(s):
// \FD|RAM|ram_block~888feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~888feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~888feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~888feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N25
dffeas \FD|RAM|ram_block~888 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~888feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~888 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~888 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2803 (
// Equation(s):
// \FD|RAM|ram_block~2803_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout )) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~888_q ))) # (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~376_q 
// ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~376_q ),
	.datad(\FD|RAM|ram_block~888_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2803_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2803 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~2803 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2804 (
// Equation(s):
// \FD|RAM|ram_block~2804_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2803_combout  & ((\FD|RAM|ram_block~1912_q ))) # (!\FD|RAM|ram_block~2803_combout  & (\FD|RAM|ram_block~1400_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~2803_combout ))))

	.dataa(\FD|RAM|ram_block~1400_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~1912_q ),
	.datad(\FD|RAM|ram_block~2803_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2804_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2804 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2804 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1144feeder (
// Equation(s):
// \FD|RAM|ram_block~1144feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1144feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1144feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1144feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N13
dffeas \FD|RAM|ram_block~1144 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1144feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1144 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1144 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y36_N23
dffeas \FD|RAM|ram_block~1656 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1656 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1656 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N24
cycloneive_lcell_comb \FD|RAM|ram_block~632feeder (
// Equation(s):
// \FD|RAM|ram_block~632feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~632feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~632feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~632feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N25
dffeas \FD|RAM|ram_block~632 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~632feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~632 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~632 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y32_N11
dffeas \FD|RAM|ram_block~120 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~120 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~120 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2805 (
// Equation(s):
// \FD|RAM|ram_block~2805_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~632_q ) # ((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (((\FD|RAM|ram_block~120_q  & !\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~632_q ),
	.datac(\FD|RAM|ram_block~120_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2805_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2805 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2805 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2806 (
// Equation(s):
// \FD|RAM|ram_block~2806_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2805_combout  & ((\FD|RAM|ram_block~1656_q ))) # (!\FD|RAM|ram_block~2805_combout  & (\FD|RAM|ram_block~1144_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~2805_combout ))))

	.dataa(\FD|RAM|ram_block~1144_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~1656_q ),
	.datad(\FD|RAM|ram_block~2805_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2806_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2806 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2806 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2807 (
// Equation(s):
// \FD|RAM|ram_block~2807_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~2804_combout )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~2806_combout )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~2804_combout ),
	.datac(\FD|ULA|MUX|Mux28~1_combout ),
	.datad(\FD|RAM|ram_block~2806_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2807_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2807 .lut_mask = 16'hE5E0;
defparam \FD|RAM|ram_block~2807 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2810 (
// Equation(s):
// \FD|RAM|ram_block~2810_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2807_combout  & ((\FD|RAM|ram_block~2809_combout ))) # (!\FD|RAM|ram_block~2807_combout  & (\FD|RAM|ram_block~2802_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2807_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~2802_combout ),
	.datac(\FD|RAM|ram_block~2809_combout ),
	.datad(\FD|RAM|ram_block~2807_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2810_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2810 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2810 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1944feeder (
// Equation(s):
// \FD|RAM|ram_block~1944feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1944feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1944feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1944feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N9
dffeas \FD|RAM|ram_block~1944 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1944feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1944 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1944 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N7
dffeas \FD|RAM|ram_block~1432 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1432 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1432 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N28
cycloneive_lcell_comb \FD|RAM|ram_block~920feeder (
// Equation(s):
// \FD|RAM|ram_block~920feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~920feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~920feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~920feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N29
dffeas \FD|RAM|ram_block~920 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~920feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~920 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~920 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N27
dffeas \FD|RAM|ram_block~408 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~408 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~408 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2832 (
// Equation(s):
// \FD|RAM|ram_block~2832_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~920_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~408_q )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~920_q ),
	.datac(\FD|RAM|ram_block~408_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2832_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2832 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2832 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2833 (
// Equation(s):
// \FD|RAM|ram_block~2833_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2832_combout  & (\FD|RAM|ram_block~1944_q )) # (!\FD|RAM|ram_block~2832_combout  & ((\FD|RAM|ram_block~1432_q ))))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~2832_combout ))))

	.dataa(\FD|RAM|ram_block~1944_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~1432_q ),
	.datad(\FD|RAM|ram_block~2832_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2833_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2833 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2833 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2072feeder (
// Equation(s):
// \FD|RAM|ram_block~2072feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2072feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2072feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~2072feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N31
dffeas \FD|RAM|ram_block~2072 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2072feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2072_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2072 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2072 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1560feeder (
// Equation(s):
// \FD|RAM|ram_block~1560feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1560feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1560feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1560feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N9
dffeas \FD|RAM|ram_block~1560 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1560feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1560 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1560 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N3
dffeas \FD|RAM|ram_block~536 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~536 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~536 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2839 (
// Equation(s):
// \FD|RAM|ram_block~2839_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1560_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~536_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1560_q ),
	.datac(\FD|RAM|ram_block~536_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2839_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2839 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2839 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N17
dffeas \FD|RAM|ram_block~1048 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1048_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1048 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1048 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2840 (
// Equation(s):
// \FD|RAM|ram_block~2840_combout  = (\FD|RAM|ram_block~2839_combout  & ((\FD|RAM|ram_block~2072_q ) # ((!\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|RAM|ram_block~2839_combout  & (((\FD|RAM|ram_block~1048_q  & \FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|RAM|ram_block~2072_q ),
	.datab(\FD|RAM|ram_block~2839_combout ),
	.datac(\FD|RAM|ram_block~1048_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2840_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2840 .lut_mask = 16'hB8CC;
defparam \FD|RAM|ram_block~2840 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
cycloneive_lcell_comb \FD|RAM|ram_block~792feeder (
// Equation(s):
// \FD|RAM|ram_block~792feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~792feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~792feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~792feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N15
dffeas \FD|RAM|ram_block~792 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~792feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~792 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~792 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N9
dffeas \FD|RAM|ram_block~1816 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1816 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1816 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1304feeder (
// Equation(s):
// \FD|RAM|ram_block~1304feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1304feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1304feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1304feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N29
dffeas \FD|RAM|ram_block~1304 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1304feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1304 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1304 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N15
dffeas \FD|RAM|ram_block~280 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~280 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~280 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2834 (
// Equation(s):
// \FD|RAM|ram_block~2834_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1304_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~280_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1304_q ),
	.datac(\FD|RAM|ram_block~280_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2834_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2834 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2834 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2835 (
// Equation(s):
// \FD|RAM|ram_block~2835_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2834_combout  & ((\FD|RAM|ram_block~1816_q ))) # (!\FD|RAM|ram_block~2834_combout  & (\FD|RAM|ram_block~792_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2834_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~792_q ),
	.datac(\FD|RAM|ram_block~1816_q ),
	.datad(\FD|RAM|ram_block~2834_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2835_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2835 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2835 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1176feeder (
// Equation(s):
// \FD|RAM|ram_block~1176feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1176feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1176feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1176feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N13
dffeas \FD|RAM|ram_block~1176 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1176feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1176 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1176 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N3
dffeas \FD|RAM|ram_block~1688 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1688 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1688 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N22
cycloneive_lcell_comb \FD|RAM|ram_block~664feeder (
// Equation(s):
// \FD|RAM|ram_block~664feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~664feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~664feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~664feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N23
dffeas \FD|RAM|ram_block~664 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~664feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~664 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~664 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N17
dffeas \FD|RAM|ram_block~152 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~152 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~152 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2836 (
// Equation(s):
// \FD|RAM|ram_block~2836_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~664_q ) # ((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (((\FD|RAM|ram_block~152_q  & !\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~664_q ),
	.datac(\FD|RAM|ram_block~152_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2836_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2836 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2836 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2837 (
// Equation(s):
// \FD|RAM|ram_block~2837_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2836_combout  & ((\FD|RAM|ram_block~1688_q ))) # (!\FD|RAM|ram_block~2836_combout  & (\FD|RAM|ram_block~1176_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~2836_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1176_q ),
	.datac(\FD|RAM|ram_block~1688_q ),
	.datad(\FD|RAM|ram_block~2836_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2837_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2837 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2837 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2838 (
// Equation(s):
// \FD|RAM|ram_block~2838_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~2835_combout )) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// ((\FD|RAM|ram_block~2837_combout )))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~2835_combout ),
	.datac(\FD|ULA|MUX|Mux29~1_combout ),
	.datad(\FD|RAM|ram_block~2837_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2838_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2838 .lut_mask = 16'hE5E0;
defparam \FD|RAM|ram_block~2838 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2841 (
// Equation(s):
// \FD|RAM|ram_block~2841_combout  = (\FD|RAM|ram_block~2838_combout  & (((\FD|RAM|ram_block~2840_combout ) # (!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~2838_combout  & (\FD|RAM|ram_block~2833_combout  & ((\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~2833_combout ),
	.datab(\FD|RAM|ram_block~2840_combout ),
	.datac(\FD|RAM|ram_block~2838_combout ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2841_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2841 .lut_mask = 16'hCAF0;
defparam \FD|RAM|ram_block~2841 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1208feeder (
// Equation(s):
// \FD|RAM|ram_block~1208feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1208feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1208feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1208feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N21
dffeas \FD|RAM|ram_block~1208 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1208feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1208 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1208 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N7
dffeas \FD|RAM|ram_block~184 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~184 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~184 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2821 (
// Equation(s):
// \FD|RAM|ram_block~2821_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1208_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~184_q )))))

	.dataa(\FD|RAM|ram_block~1208_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~184_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2821_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2821 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2821 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N1
dffeas \FD|RAM|ram_block~1720 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1720 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1720 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N16
cycloneive_lcell_comb \FD|RAM|ram_block~696feeder (
// Equation(s):
// \FD|RAM|ram_block~696feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~696feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~696feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~696feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N17
dffeas \FD|RAM|ram_block~696 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~696feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~696 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~696 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2822 (
// Equation(s):
// \FD|RAM|ram_block~2822_combout  = (\FD|RAM|ram_block~2821_combout  & (((\FD|RAM|ram_block~1720_q )) # (!\FD|ULA|MUX|Mux27~1_combout ))) # (!\FD|RAM|ram_block~2821_combout  & (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~696_q ))))

	.dataa(\FD|RAM|ram_block~2821_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~1720_q ),
	.datad(\FD|RAM|ram_block~696_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2822_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2822 .lut_mask = 16'hE6A2;
defparam \FD|RAM|ram_block~2822 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N14
cycloneive_lcell_comb \FD|RAM|ram_block~952feeder (
// Equation(s):
// \FD|RAM|ram_block~952feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~952feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~952feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~952feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N15
dffeas \FD|RAM|ram_block~952 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~952feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~952 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~952 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N9
dffeas \FD|RAM|ram_block~1976 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1976 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1976 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1464feeder (
// Equation(s):
// \FD|RAM|ram_block~1464feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1464feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1464feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1464feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N1
dffeas \FD|RAM|ram_block~1464 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1464feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1464 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1464 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N25
dffeas \FD|RAM|ram_block~440 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~440 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~440 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2828 (
// Equation(s):
// \FD|RAM|ram_block~2828_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1464_q ) # ((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (((\FD|RAM|ram_block~440_q  & !\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1464_q ),
	.datac(\FD|RAM|ram_block~440_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2828_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2828 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2828 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2829 (
// Equation(s):
// \FD|RAM|ram_block~2829_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2828_combout  & ((\FD|RAM|ram_block~1976_q ))) # (!\FD|RAM|ram_block~2828_combout  & (\FD|RAM|ram_block~952_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2828_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~952_q ),
	.datac(\FD|RAM|ram_block~1976_q ),
	.datad(\FD|RAM|ram_block~2828_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2829_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2829 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2829 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N26
cycloneive_lcell_comb \FD|RAM|ram_block~568feeder (
// Equation(s):
// \FD|RAM|ram_block~568feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~568feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~568feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~568feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N27
dffeas \FD|RAM|ram_block~568 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~568feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~568 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~568 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N25
dffeas \FD|RAM|ram_block~56 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~56 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2825 (
// Equation(s):
// \FD|RAM|ram_block~2825_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~568_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~56_q )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~568_q ),
	.datac(\FD|RAM|ram_block~56_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2825_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2825 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2825 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N27
dffeas \FD|RAM|ram_block~1592 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1592 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1592 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1080feeder (
// Equation(s):
// \FD|RAM|ram_block~1080feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1080feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1080feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1080feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N9
dffeas \FD|RAM|ram_block~1080 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1080feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1080_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1080 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1080 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2826 (
// Equation(s):
// \FD|RAM|ram_block~2826_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2825_combout  & (\FD|RAM|ram_block~1592_q )) # (!\FD|RAM|ram_block~2825_combout  & ((\FD|RAM|ram_block~1080_q ))))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (\FD|RAM|ram_block~2825_combout ))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~2825_combout ),
	.datac(\FD|RAM|ram_block~1592_q ),
	.datad(\FD|RAM|ram_block~1080_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2826_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2826 .lut_mask = 16'hE6C4;
defparam \FD|RAM|ram_block~2826 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N14
cycloneive_lcell_comb \FD|RAM|ram_block~1336feeder (
// Equation(s):
// \FD|RAM|ram_block~1336feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1336feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1336feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1336feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N15
dffeas \FD|RAM|ram_block~1336 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1336feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1336 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1336 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N3
dffeas \FD|RAM|ram_block~312 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~312 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~312 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N2
cycloneive_lcell_comb \FD|RAM|ram_block~824feeder (
// Equation(s):
// \FD|RAM|ram_block~824feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~824feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~824feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~824feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N3
dffeas \FD|RAM|ram_block~824 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~824feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~824 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~824 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2823 (
// Equation(s):
// \FD|RAM|ram_block~2823_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout )) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~824_q ))) # (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~312_q 
// ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~312_q ),
	.datad(\FD|RAM|ram_block~824_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2823_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2823 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~2823 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N13
dffeas \FD|RAM|ram_block~1848 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1848 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1848 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2824 (
// Equation(s):
// \FD|RAM|ram_block~2824_combout  = (\FD|RAM|ram_block~2823_combout  & (((\FD|RAM|ram_block~1848_q ) # (!\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|RAM|ram_block~2823_combout  & (\FD|RAM|ram_block~1336_q  & ((\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~1336_q ),
	.datab(\FD|RAM|ram_block~2823_combout ),
	.datac(\FD|RAM|ram_block~1848_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2824_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2824 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~2824 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2827 (
// Equation(s):
// \FD|RAM|ram_block~2827_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (((\FD|ULA|MUX|Mux29~1_combout ) # (\FD|RAM|ram_block~2824_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~2826_combout  & (!\FD|ULA|MUX|Mux29~1_combout )))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~2826_combout ),
	.datac(\FD|ULA|MUX|Mux29~1_combout ),
	.datad(\FD|RAM|ram_block~2824_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2827_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2827 .lut_mask = 16'hAEA4;
defparam \FD|RAM|ram_block~2827 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2830 (
// Equation(s):
// \FD|RAM|ram_block~2830_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2827_combout  & ((\FD|RAM|ram_block~2829_combout ))) # (!\FD|RAM|ram_block~2827_combout  & (\FD|RAM|ram_block~2822_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2827_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~2822_combout ),
	.datac(\FD|RAM|ram_block~2829_combout ),
	.datad(\FD|RAM|ram_block~2827_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2830_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2830 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2830 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N26
cycloneive_lcell_comb \FD|RAM|ram_block~984feeder (
// Equation(s):
// \FD|RAM|ram_block~984feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~984feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~984feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~984feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N27
dffeas \FD|RAM|ram_block~984 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~984feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~984 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~984 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N23
dffeas \FD|RAM|ram_block~2008 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2008 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2008 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1496feeder (
// Equation(s):
// \FD|RAM|ram_block~1496feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1496feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1496feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1496feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N13
dffeas \FD|RAM|ram_block~1496 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1496feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1496 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1496 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N19
dffeas \FD|RAM|ram_block~472 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~472 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~472 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2818 (
// Equation(s):
// \FD|RAM|ram_block~2818_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1496_q ) # ((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (((\FD|RAM|ram_block~472_q  & !\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|RAM|ram_block~1496_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~472_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2818_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2818 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2818 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2819 (
// Equation(s):
// \FD|RAM|ram_block~2819_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2818_combout  & ((\FD|RAM|ram_block~2008_q ))) # (!\FD|RAM|ram_block~2818_combout  & (\FD|RAM|ram_block~984_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2818_combout ))))

	.dataa(\FD|RAM|ram_block~984_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~2008_q ),
	.datad(\FD|RAM|ram_block~2818_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2819_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2819 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2819 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1368feeder (
// Equation(s):
// \FD|RAM|ram_block~1368feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1368feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1368feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1368feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N25
dffeas \FD|RAM|ram_block~1368 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1368feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1368 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1368 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N19
dffeas \FD|RAM|ram_block~1880 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1880 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1880 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N18
cycloneive_lcell_comb \FD|RAM|ram_block~856feeder (
// Equation(s):
// \FD|RAM|ram_block~856feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~856feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~856feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~856feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N19
dffeas \FD|RAM|ram_block~856 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~856feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~856 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~856 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N5
dffeas \FD|RAM|ram_block~344 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~344 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~344 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2811 (
// Equation(s):
// \FD|RAM|ram_block~2811_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~856_q ) # ((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (((\FD|RAM|ram_block~344_q  & !\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~856_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~344_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2811_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2811 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2811 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2812 (
// Equation(s):
// \FD|RAM|ram_block~2812_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2811_combout  & ((\FD|RAM|ram_block~1880_q ))) # (!\FD|RAM|ram_block~2811_combout  & (\FD|RAM|ram_block~1368_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~2811_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1368_q ),
	.datac(\FD|RAM|ram_block~1880_q ),
	.datad(\FD|RAM|ram_block~2811_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2812_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2812 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2812 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1112feeder (
// Equation(s):
// \FD|RAM|ram_block~1112feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1112feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1112feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1112feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N1
dffeas \FD|RAM|ram_block~1112 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1112 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1112 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N20
cycloneive_lcell_comb \FD|RAM|ram_block~600feeder (
// Equation(s):
// \FD|RAM|ram_block~600feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~600feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~600feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~600feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N21
dffeas \FD|RAM|ram_block~600 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~600feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~600 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~600 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N11
dffeas \FD|RAM|ram_block~88 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~88 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2815 (
// Equation(s):
// \FD|RAM|ram_block~2815_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~600_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~88_q )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~600_q ),
	.datac(\FD|RAM|ram_block~88_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2815_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2815 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2815 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N3
dffeas \FD|RAM|ram_block~1624 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1624 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1624 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2816 (
// Equation(s):
// \FD|RAM|ram_block~2816_combout  = (\FD|RAM|ram_block~2815_combout  & (((\FD|RAM|ram_block~1624_q ) # (!\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|RAM|ram_block~2815_combout  & (\FD|RAM|ram_block~1112_q  & ((\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~1112_q ),
	.datab(\FD|RAM|ram_block~2815_combout ),
	.datac(\FD|RAM|ram_block~1624_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2816_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2816 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~2816 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
cycloneive_lcell_comb \FD|RAM|ram_block~728feeder (
// Equation(s):
// \FD|RAM|ram_block~728feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~728feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~728feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~728feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N29
dffeas \FD|RAM|ram_block~728 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~728feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~728 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~728 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N17
dffeas \FD|RAM|ram_block~1752 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1752 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1752 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N10
cycloneive_lcell_comb \FD|RAM|ram_block~1240feeder (
// Equation(s):
// \FD|RAM|ram_block~1240feeder_combout  = \FD|BANCO_REG|saidaB[17]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1240feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1240feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1240feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N11
dffeas \FD|RAM|ram_block~1240 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1240feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1240 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1240 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N23
dffeas \FD|RAM|ram_block~216 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[17]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~216 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~216 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2813 (
// Equation(s):
// \FD|RAM|ram_block~2813_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1240_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~216_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1240_q ),
	.datac(\FD|RAM|ram_block~216_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2813_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2813 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2813 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2814 (
// Equation(s):
// \FD|RAM|ram_block~2814_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2813_combout  & ((\FD|RAM|ram_block~1752_q ))) # (!\FD|RAM|ram_block~2813_combout  & (\FD|RAM|ram_block~728_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2813_combout ))))

	.dataa(\FD|RAM|ram_block~728_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~1752_q ),
	.datad(\FD|RAM|ram_block~2813_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2814_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2814 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2814 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2817 (
// Equation(s):
// \FD|RAM|ram_block~2817_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout ) # ((\FD|RAM|ram_block~2814_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (!\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~2816_combout )))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2816_combout ),
	.datad(\FD|RAM|ram_block~2814_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2817_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2817 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~2817 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2820 (
// Equation(s):
// \FD|RAM|ram_block~2820_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2817_combout  & (\FD|RAM|ram_block~2819_combout )) # (!\FD|RAM|ram_block~2817_combout  & ((\FD|RAM|ram_block~2812_combout ))))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2817_combout ))))

	.dataa(\FD|RAM|ram_block~2819_combout ),
	.datab(\FD|RAM|ram_block~2812_combout ),
	.datac(\FD|ULA|MUX|Mux28~1_combout ),
	.datad(\FD|RAM|ram_block~2817_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2820_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2820 .lut_mask = 16'hAFC0;
defparam \FD|RAM|ram_block~2820 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2831 (
// Equation(s):
// \FD|RAM|ram_block~2831_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2820_combout ))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (\FD|RAM|ram_block~2830_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~2830_combout ),
	.datac(\FD|RAM|ram_block~2820_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2831_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2831 .lut_mask = 16'hFA44;
defparam \FD|RAM|ram_block~2831 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2842 (
// Equation(s):
// \FD|RAM|ram_block~2842_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2831_combout  & ((\FD|RAM|ram_block~2841_combout ))) # (!\FD|RAM|ram_block~2831_combout  & (\FD|RAM|ram_block~2810_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2831_combout ))))

	.dataa(\FD|RAM|ram_block~2810_combout ),
	.datab(\FD|RAM|ram_block~2841_combout ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|RAM|ram_block~2831_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2842_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2842 .lut_mask = 16'hCFA0;
defparam \FD|RAM|ram_block~2842 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N30
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[17]~18 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[17]~18_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (((\FD|comb~0_combout  & \FD|RAM|ram_block~2842_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (\FD|ULA|MUX|Mux14~1_combout ))

	.dataa(\FD|ULA|MUX|Mux14~1_combout ),
	.datab(\UCFD|HAB_LE_MEM~0_combout ),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~2842_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[17]~18 .lut_mask = 16'hE222;
defparam \FD|MUX_ULA_MEM|q[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y34_N19
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[25] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[18]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N18
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[18]~15 (
// Equation(s):
// \FD|BANCO_REG|saidaA[18]~15_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0_bypass [25]))) # (!\FD|BANCO_REG|Mux31~1_combout  & 
// (\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\FD|BANCO_REG|Mux31~1_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [25]),
	.datad(\FD|BANCO_REG|Equal0~0_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[18]~15_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[18]~15 .lut_mask = 16'hE200;
defparam \FD|BANCO_REG|saidaA[18]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y34_N27
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[25] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[18]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[25] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N20
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[18]~29 (
// Equation(s):
// \FD|MUX_RT_IMM|q[18]~29_combout  = (\FD|MUX_RT_IMM|q[30]~15_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [25])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a14 
// )))))

	.dataa(\FD|BANCO_REG|registrador_rtl_1_bypass [25]),
	.datab(\FD|MUX_RT_IMM|q[30]~15_combout ),
	.datac(\FD|BANCO_REG|Mux63~4_combout ),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[18]~29_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[18]~29 .lut_mask = 16'h8C80;
defparam \FD|MUX_RT_IMM|q[18]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N2
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[17]~17 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[17]~17_combout  = (\FD|BANCO_REG|saidaA[17]~16_combout  & ((\FD|ULA|SOMA|CarryOut[16]~16_combout ) # (\FD|MUX_RT_IMM|q[17]~30_combout  $ (\FD|UC_ULA|q[2]~1_combout )))) # (!\FD|BANCO_REG|saidaA[17]~16_combout  & 
// (\FD|ULA|SOMA|CarryOut[16]~16_combout  & (\FD|MUX_RT_IMM|q[17]~30_combout  $ (\FD|UC_ULA|q[2]~1_combout ))))

	.dataa(\FD|BANCO_REG|saidaA[17]~16_combout ),
	.datab(\FD|MUX_RT_IMM|q[17]~30_combout ),
	.datac(\FD|UC_ULA|q[2]~1_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[16]~16_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[17]~17 .lut_mask = 16'hBE28;
defparam \FD|ULA|SOMA|CarryOut[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N20
cycloneive_lcell_comb \FD|ULA|MUX|Mux13~0 (
// Equation(s):
// \FD|ULA|MUX|Mux13~0_combout  = \FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[18]~29_combout  $ (((\FD|UC_ULA|q[1]~0_combout  & \FD|ULA|SOMA|CarryOut[17]~17_combout ))))

	.dataa(\FD|UC_ULA|q[2]~1_combout ),
	.datab(\FD|MUX_RT_IMM|q[18]~29_combout ),
	.datac(\FD|UC_ULA|q[1]~0_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[17]~17_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux13~0 .lut_mask = 16'h9666;
defparam \FD|ULA|MUX|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N14
cycloneive_lcell_comb \FD|ULA|MUX|Mux13~1 (
// Equation(s):
// \FD|ULA|MUX|Mux13~1_combout  = (\FD|BANCO_REG|saidaA[18]~15_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|UC_ULA|q[0]~2_combout ) # (\FD|ULA|MUX|Mux13~0_combout ))))) # (!\FD|BANCO_REG|saidaA[18]~15_combout  & (\FD|ULA|MUX|Mux13~0_combout  & 
// (\FD|UC_ULA|q[1]~0_combout  $ (\FD|UC_ULA|q[0]~2_combout ))))

	.dataa(\FD|UC_ULA|q[1]~0_combout ),
	.datab(\FD|BANCO_REG|saidaA[18]~15_combout ),
	.datac(\FD|UC_ULA|q[0]~2_combout ),
	.datad(\FD|ULA|MUX|Mux13~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux13~1 .lut_mask = 16'h5648;
defparam \FD|ULA|MUX|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N26
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[18]~22 (
// Equation(s):
// \FD|BANCO_REG|saidaB[18]~22_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [25]))) # (!\FD|BANCO_REG|Mux63~4_combout  & 
// (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a14 ))))

	.dataa(\FD|BANCO_REG|Mux63~4_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a14 ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [25]),
	.datad(\FD|BANCO_REG|Equal1~0_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[18]~22 .lut_mask = 16'hE400;
defparam \FD|BANCO_REG|saidaB[18]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N16
cycloneive_lcell_comb \FD|RAM|ram_block~601feeder (
// Equation(s):
// \FD|RAM|ram_block~601feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~601feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~601feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~601feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N17
dffeas \FD|RAM|ram_block~601 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~601feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~601 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~601 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N7
dffeas \FD|RAM|ram_block~1625 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1625 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1625 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N14
cycloneive_lcell_comb \FD|RAM|ram_block~1113feeder (
// Equation(s):
// \FD|RAM|ram_block~1113feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1113feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1113feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1113feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N15
dffeas \FD|RAM|ram_block~1113 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1113feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1113 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1113 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N15
dffeas \FD|RAM|ram_block~89 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~89 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2863 (
// Equation(s):
// \FD|RAM|ram_block~2863_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1113_q ) # ((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (((\FD|RAM|ram_block~89_q  & !\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1113_q ),
	.datac(\FD|RAM|ram_block~89_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2863_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2863 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2863 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2864 (
// Equation(s):
// \FD|RAM|ram_block~2864_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2863_combout  & ((\FD|RAM|ram_block~1625_q ))) # (!\FD|RAM|ram_block~2863_combout  & (\FD|RAM|ram_block~601_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2863_combout ))))

	.dataa(\FD|RAM|ram_block~601_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~1625_q ),
	.datad(\FD|RAM|ram_block~2863_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2864_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2864 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2864 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N22
cycloneive_lcell_comb \FD|RAM|ram_block~1177feeder (
// Equation(s):
// \FD|RAM|ram_block~1177feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1177feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1177feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1177feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N23
dffeas \FD|RAM|ram_block~1177 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1177feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1177 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1177 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N9
dffeas \FD|RAM|ram_block~153 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~153 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~153 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2870 (
// Equation(s):
// \FD|RAM|ram_block~2870_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1177_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~153_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1177_q ),
	.datac(\FD|RAM|ram_block~153_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2870_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2870 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2870 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N19
dffeas \FD|RAM|ram_block~1689 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1689 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1689 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N4
cycloneive_lcell_comb \FD|RAM|ram_block~665feeder (
// Equation(s):
// \FD|RAM|ram_block~665feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~665feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~665feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~665feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N5
dffeas \FD|RAM|ram_block~665 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~665feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~665 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~665 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2871 (
// Equation(s):
// \FD|RAM|ram_block~2871_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2870_combout  & (\FD|RAM|ram_block~1689_q )) # (!\FD|RAM|ram_block~2870_combout  & ((\FD|RAM|ram_block~665_q ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (\FD|RAM|ram_block~2870_combout ))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~2870_combout ),
	.datac(\FD|RAM|ram_block~1689_q ),
	.datad(\FD|RAM|ram_block~665_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2871_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2871 .lut_mask = 16'hE6C4;
defparam \FD|RAM|ram_block~2871 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1145feeder (
// Equation(s):
// \FD|RAM|ram_block~1145feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1145feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1145feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1145feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N29
dffeas \FD|RAM|ram_block~1145 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1145feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1145 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1145 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y36_N9
dffeas \FD|RAM|ram_block~1657 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1657 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1657 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N18
cycloneive_lcell_comb \FD|RAM|ram_block~633feeder (
// Equation(s):
// \FD|RAM|ram_block~633feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~633feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~633feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~633feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N19
dffeas \FD|RAM|ram_block~633 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~633feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~633 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~633 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y32_N29
dffeas \FD|RAM|ram_block~121 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~121 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2865 (
// Equation(s):
// \FD|RAM|ram_block~2865_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~633_q ) # ((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (((\FD|RAM|ram_block~121_q  & !\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~633_q ),
	.datac(\FD|RAM|ram_block~121_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2865_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2865 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2865 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2866 (
// Equation(s):
// \FD|RAM|ram_block~2866_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2865_combout  & ((\FD|RAM|ram_block~1657_q ))) # (!\FD|RAM|ram_block~2865_combout  & (\FD|RAM|ram_block~1145_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~2865_combout ))))

	.dataa(\FD|RAM|ram_block~1145_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~1657_q ),
	.datad(\FD|RAM|ram_block~2865_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2866_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2866 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2866 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N20
cycloneive_lcell_comb \FD|RAM|ram_block~569feeder (
// Equation(s):
// \FD|RAM|ram_block~569feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~569feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~569feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~569feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N21
dffeas \FD|RAM|ram_block~569 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~569feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~569 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~569 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N13
dffeas \FD|RAM|ram_block~57 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~57 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2867 (
// Equation(s):
// \FD|RAM|ram_block~2867_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~569_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~57_q )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~569_q ),
	.datac(\FD|RAM|ram_block~57_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2867_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2867 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2867 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N25
dffeas \FD|RAM|ram_block~1593 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1593 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1593 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1081feeder (
// Equation(s):
// \FD|RAM|ram_block~1081feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1081feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1081feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1081feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N19
dffeas \FD|RAM|ram_block~1081 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1081feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1081_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1081 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1081 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2868 (
// Equation(s):
// \FD|RAM|ram_block~2868_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2867_combout  & (\FD|RAM|ram_block~1593_q )) # (!\FD|RAM|ram_block~2867_combout  & ((\FD|RAM|ram_block~1081_q ))))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (\FD|RAM|ram_block~2867_combout ))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~2867_combout ),
	.datac(\FD|RAM|ram_block~1593_q ),
	.datad(\FD|RAM|ram_block~1081_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2868_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2868 .lut_mask = 16'hE6C4;
defparam \FD|RAM|ram_block~2868 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2869 (
// Equation(s):
// \FD|RAM|ram_block~2869_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2866_combout ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~2868_combout  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~2866_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~2868_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2869_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2869 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2869 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2872 (
// Equation(s):
// \FD|RAM|ram_block~2872_combout  = (\FD|RAM|ram_block~2869_combout  & (((\FD|RAM|ram_block~2871_combout ) # (!\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|RAM|ram_block~2869_combout  & (\FD|RAM|ram_block~2864_combout  & ((\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~2864_combout ),
	.datab(\FD|RAM|ram_block~2871_combout ),
	.datac(\FD|RAM|ram_block~2869_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2872_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2872 .lut_mask = 16'hCAF0;
defparam \FD|RAM|ram_block~2872 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1305feeder (
// Equation(s):
// \FD|RAM|ram_block~1305feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1305feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1305feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1305feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N25
dffeas \FD|RAM|ram_block~1305 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1305feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1305 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1305 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N5
dffeas \FD|RAM|ram_block~281 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~281 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~281 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2860 (
// Equation(s):
// \FD|RAM|ram_block~2860_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1305_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~281_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1305_q ),
	.datac(\FD|RAM|ram_block~281_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2860_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2860 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2860 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N11
dffeas \FD|RAM|ram_block~1817 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1817 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1817 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneive_lcell_comb \FD|RAM|ram_block~793feeder (
// Equation(s):
// \FD|RAM|ram_block~793feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~793feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~793feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~793feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N29
dffeas \FD|RAM|ram_block~793 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~793feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~793 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~793 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2861 (
// Equation(s):
// \FD|RAM|ram_block~2861_combout  = (\FD|RAM|ram_block~2860_combout  & (((\FD|RAM|ram_block~1817_q )) # (!\FD|ULA|MUX|Mux27~1_combout ))) # (!\FD|RAM|ram_block~2860_combout  & (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~793_q ))))

	.dataa(\FD|RAM|ram_block~2860_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~1817_q ),
	.datad(\FD|RAM|ram_block~793_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2861_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2861 .lut_mask = 16'hE6A2;
defparam \FD|RAM|ram_block~2861 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N6
cycloneive_lcell_comb \FD|RAM|ram_block~1273feeder (
// Equation(s):
// \FD|RAM|ram_block~1273feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1273feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1273feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1273feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N7
dffeas \FD|RAM|ram_block~1273 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1273feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1273 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1273 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N9
dffeas \FD|RAM|ram_block~1785 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1785 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1785 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N26
cycloneive_lcell_comb \FD|RAM|ram_block~761feeder (
// Equation(s):
// \FD|RAM|ram_block~761feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~761feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~761feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~761feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N27
dffeas \FD|RAM|ram_block~761 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~761feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~761 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~761 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y32_N27
dffeas \FD|RAM|ram_block~249 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~249 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~249 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2853 (
// Equation(s):
// \FD|RAM|ram_block~2853_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~761_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~249_q )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~761_q ),
	.datac(\FD|RAM|ram_block~249_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2853_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2853 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2853 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2854 (
// Equation(s):
// \FD|RAM|ram_block~2854_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2853_combout  & ((\FD|RAM|ram_block~1785_q ))) # (!\FD|RAM|ram_block~2853_combout  & (\FD|RAM|ram_block~1273_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~2853_combout ))))

	.dataa(\FD|RAM|ram_block~1273_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~1785_q ),
	.datad(\FD|RAM|ram_block~2853_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2854_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2854 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2854 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
cycloneive_lcell_comb \FD|RAM|ram_block~729feeder (
// Equation(s):
// \FD|RAM|ram_block~729feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~729feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~729feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~729feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N17
dffeas \FD|RAM|ram_block~729 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~729feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~729 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~729 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N25
dffeas \FD|RAM|ram_block~1753 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1753 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1753 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N25
dffeas \FD|RAM|ram_block~217 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~217 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~217 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1241feeder (
// Equation(s):
// \FD|RAM|ram_block~1241feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1241feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1241feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1241feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N19
dffeas \FD|RAM|ram_block~1241 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1241feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1241 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1241 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2855 (
// Equation(s):
// \FD|RAM|ram_block~2855_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout ) # ((\FD|RAM|ram_block~1241_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~217_q )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~217_q ),
	.datad(\FD|RAM|ram_block~1241_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2855_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2855 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~2855 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2856 (
// Equation(s):
// \FD|RAM|ram_block~2856_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2855_combout  & ((\FD|RAM|ram_block~1753_q ))) # (!\FD|RAM|ram_block~2855_combout  & (\FD|RAM|ram_block~729_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2855_combout ))))

	.dataa(\FD|RAM|ram_block~729_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~1753_q ),
	.datad(\FD|RAM|ram_block~2855_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2856_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2856 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2856 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N14
cycloneive_lcell_comb \FD|RAM|ram_block~1209feeder (
// Equation(s):
// \FD|RAM|ram_block~1209feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1209feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1209feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1209feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N15
dffeas \FD|RAM|ram_block~1209 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1209feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1209 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1209 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N3
dffeas \FD|RAM|ram_block~1721 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1721 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1721 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N25
dffeas \FD|RAM|ram_block~185 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~185 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~185 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N26
cycloneive_lcell_comb \FD|RAM|ram_block~697feeder (
// Equation(s):
// \FD|RAM|ram_block~697feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~697feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~697feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~697feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N27
dffeas \FD|RAM|ram_block~697 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~697feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~697 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~697 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2857 (
// Equation(s):
// \FD|RAM|ram_block~2857_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout ) # ((\FD|RAM|ram_block~697_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (!\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~185_q )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~185_q ),
	.datad(\FD|RAM|ram_block~697_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2857_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2857 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~2857 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2858 (
// Equation(s):
// \FD|RAM|ram_block~2858_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2857_combout  & ((\FD|RAM|ram_block~1721_q ))) # (!\FD|RAM|ram_block~2857_combout  & (\FD|RAM|ram_block~1209_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~2857_combout ))))

	.dataa(\FD|RAM|ram_block~1209_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~1721_q ),
	.datad(\FD|RAM|ram_block~2857_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2858_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2858 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2858 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2859 (
// Equation(s):
// \FD|RAM|ram_block~2859_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~2856_combout )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~2858_combout )))))

	.dataa(\FD|RAM|ram_block~2856_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~2858_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2859_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2859 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2859 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2862 (
// Equation(s):
// \FD|RAM|ram_block~2862_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2859_combout  & (\FD|RAM|ram_block~2861_combout )) # (!\FD|RAM|ram_block~2859_combout  & ((\FD|RAM|ram_block~2854_combout ))))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2859_combout ))))

	.dataa(\FD|RAM|ram_block~2861_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~2854_combout ),
	.datad(\FD|RAM|ram_block~2859_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2862_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2862 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2862 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2873 (
// Equation(s):
// \FD|RAM|ram_block~2873_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout ) # ((\FD|RAM|ram_block~2862_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (!\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~2872_combout )))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2872_combout ),
	.datad(\FD|RAM|ram_block~2862_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2873_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2873 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~2873 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N14
cycloneive_lcell_comb \FD|RAM|ram_block~1881feeder (
// Equation(s):
// \FD|RAM|ram_block~1881feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1881feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1881feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1881feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N15
dffeas \FD|RAM|ram_block~1881 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1881feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1881 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1881 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N23
dffeas \FD|RAM|ram_block~857 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~857 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~857 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N10
cycloneive_lcell_comb \FD|RAM|ram_block~1369feeder (
// Equation(s):
// \FD|RAM|ram_block~1369feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1369feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1369feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1369feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N11
dffeas \FD|RAM|ram_block~1369 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1369feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1369 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1369 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N17
dffeas \FD|RAM|ram_block~345 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~345 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~345 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2843 (
// Equation(s):
// \FD|RAM|ram_block~2843_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1369_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~345_q )))))

	.dataa(\FD|RAM|ram_block~1369_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~345_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2843_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2843 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2843 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2844 (
// Equation(s):
// \FD|RAM|ram_block~2844_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2843_combout  & (\FD|RAM|ram_block~1881_q )) # (!\FD|RAM|ram_block~2843_combout  & ((\FD|RAM|ram_block~857_q ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2843_combout ))))

	.dataa(\FD|RAM|ram_block~1881_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~857_q ),
	.datad(\FD|RAM|ram_block~2843_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2844_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2844 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2844 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1945feeder (
// Equation(s):
// \FD|RAM|ram_block~1945feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1945feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1945feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1945feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N17
dffeas \FD|RAM|ram_block~1945 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1945feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1945 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1945 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N15
dffeas \FD|RAM|ram_block~921 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~921 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~921 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1433feeder (
// Equation(s):
// \FD|RAM|ram_block~1433feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1433feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1433feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1433feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N5
dffeas \FD|RAM|ram_block~1433 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1433feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1433 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1433 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N25
dffeas \FD|RAM|ram_block~409 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~409 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~409 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2850 (
// Equation(s):
// \FD|RAM|ram_block~2850_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1433_q ) # ((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (((\FD|RAM|ram_block~409_q  & !\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1433_q ),
	.datac(\FD|RAM|ram_block~409_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2850_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2850 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2850 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2851 (
// Equation(s):
// \FD|RAM|ram_block~2851_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2850_combout  & (\FD|RAM|ram_block~1945_q )) # (!\FD|RAM|ram_block~2850_combout  & ((\FD|RAM|ram_block~921_q ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2850_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1945_q ),
	.datac(\FD|RAM|ram_block~921_q ),
	.datad(\FD|RAM|ram_block~2850_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2851_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2851 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2851 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1401feeder (
// Equation(s):
// \FD|RAM|ram_block~1401feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1401feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1401feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1401feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N25
dffeas \FD|RAM|ram_block~1401 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1401feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1401 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1401 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N31
dffeas \FD|RAM|ram_block~1913 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1913 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1913 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N1
dffeas \FD|RAM|ram_block~377 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~377 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~377 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N26
cycloneive_lcell_comb \FD|RAM|ram_block~889feeder (
// Equation(s):
// \FD|RAM|ram_block~889feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~889feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~889feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~889feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N27
dffeas \FD|RAM|ram_block~889 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~889feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~889 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~889 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2845 (
// Equation(s):
// \FD|RAM|ram_block~2845_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout )) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~889_q ))) # (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~377_q 
// ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~377_q ),
	.datad(\FD|RAM|ram_block~889_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2845_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2845 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~2845 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2846 (
// Equation(s):
// \FD|RAM|ram_block~2846_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2845_combout  & ((\FD|RAM|ram_block~1913_q ))) # (!\FD|RAM|ram_block~2845_combout  & (\FD|RAM|ram_block~1401_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~2845_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1401_q ),
	.datac(\FD|RAM|ram_block~1913_q ),
	.datad(\FD|RAM|ram_block~2845_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2846_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2846 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2846 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N4
cycloneive_lcell_comb \FD|RAM|ram_block~825feeder (
// Equation(s):
// \FD|RAM|ram_block~825feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~825feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~825feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~825feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N5
dffeas \FD|RAM|ram_block~825 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~825feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~825 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~825 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N5
dffeas \FD|RAM|ram_block~313 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~313 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~313 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2847 (
// Equation(s):
// \FD|RAM|ram_block~2847_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~825_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~313_q )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~825_q ),
	.datac(\FD|RAM|ram_block~313_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2847_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2847 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2847 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N22
cycloneive_lcell_comb \FD|RAM|ram_block~1337feeder (
// Equation(s):
// \FD|RAM|ram_block~1337feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1337feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1337feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1337feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N23
dffeas \FD|RAM|ram_block~1337 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1337feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1337 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1337 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N17
dffeas \FD|RAM|ram_block~1849 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1849 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1849 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2848 (
// Equation(s):
// \FD|RAM|ram_block~2848_combout  = (\FD|RAM|ram_block~2847_combout  & (((\FD|RAM|ram_block~1849_q ) # (!\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|RAM|ram_block~2847_combout  & (\FD|RAM|ram_block~1337_q  & ((\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~2847_combout ),
	.datab(\FD|RAM|ram_block~1337_q ),
	.datac(\FD|RAM|ram_block~1849_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2848_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2848 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~2848 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2849 (
// Equation(s):
// \FD|RAM|ram_block~2849_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2846_combout ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~2848_combout  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~2846_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~2848_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2849_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2849 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2849 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2852 (
// Equation(s):
// \FD|RAM|ram_block~2852_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2849_combout  & ((\FD|RAM|ram_block~2851_combout ))) # (!\FD|RAM|ram_block~2849_combout  & (\FD|RAM|ram_block~2844_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2849_combout ))))

	.dataa(\FD|RAM|ram_block~2844_combout ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~2851_combout ),
	.datad(\FD|RAM|ram_block~2849_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2852_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2852 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2852 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2073feeder (
// Equation(s):
// \FD|RAM|ram_block~2073feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2073feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2073feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~2073feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N13
dffeas \FD|RAM|ram_block~2073 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2073feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2073_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2073 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2073 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N11
dffeas \FD|RAM|ram_block~1049 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1049_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1049 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1049 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1561feeder (
// Equation(s):
// \FD|RAM|ram_block~1561feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1561feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1561feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1561feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N5
dffeas \FD|RAM|ram_block~1561 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1561feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1561 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1561 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N7
dffeas \FD|RAM|ram_block~537 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~537 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~537 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2881 (
// Equation(s):
// \FD|RAM|ram_block~2881_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1561_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~537_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1561_q ),
	.datac(\FD|RAM|ram_block~537_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2881_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2881 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2881 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2882 (
// Equation(s):
// \FD|RAM|ram_block~2882_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2881_combout  & (\FD|RAM|ram_block~2073_q )) # (!\FD|RAM|ram_block~2881_combout  & ((\FD|RAM|ram_block~1049_q ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2881_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~2073_q ),
	.datac(\FD|RAM|ram_block~1049_q ),
	.datad(\FD|RAM|ram_block~2881_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2882_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2882 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2882 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2041feeder (
// Equation(s):
// \FD|RAM|ram_block~2041feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2041feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2041feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2041feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N15
dffeas \FD|RAM|ram_block~2041 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2041feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2041_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2041 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2041 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N5
dffeas \FD|RAM|ram_block~1529 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1529 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1529 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N30
cycloneive_lcell_comb \FD|RAM|ram_block~1017feeder (
// Equation(s):
// \FD|RAM|ram_block~1017feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1017feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1017feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1017feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N31
dffeas \FD|RAM|ram_block~1017 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1017feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1017 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1017 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N3
dffeas \FD|RAM|ram_block~505 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~505 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~505 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2874 (
// Equation(s):
// \FD|RAM|ram_block~2874_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~1017_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~505_q )))))

	.dataa(\FD|RAM|ram_block~1017_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~505_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2874_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2874 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2874 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2875 (
// Equation(s):
// \FD|RAM|ram_block~2875_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2874_combout  & (\FD|RAM|ram_block~2041_q )) # (!\FD|RAM|ram_block~2874_combout  & ((\FD|RAM|ram_block~1529_q ))))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~2874_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~2041_q ),
	.datac(\FD|RAM|ram_block~1529_q ),
	.datad(\FD|RAM|ram_block~2874_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2875_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2875 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2875 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N14
cycloneive_lcell_comb \FD|RAM|ram_block~1465feeder (
// Equation(s):
// \FD|RAM|ram_block~1465feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1465feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1465feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1465feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N15
dffeas \FD|RAM|ram_block~1465 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1465feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1465 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1465 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N14
cycloneive_lcell_comb \FD|RAM|ram_block~953feeder (
// Equation(s):
// \FD|RAM|ram_block~953feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~953feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~953feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~953feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N15
dffeas \FD|RAM|ram_block~953 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~953feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~953 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~953 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N27
dffeas \FD|RAM|ram_block~441 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~441 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~441 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2878 (
// Equation(s):
// \FD|RAM|ram_block~2878_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~953_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~441_q )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~953_q ),
	.datac(\FD|RAM|ram_block~441_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2878_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2878 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2878 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N17
dffeas \FD|RAM|ram_block~1977 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1977 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1977 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2879 (
// Equation(s):
// \FD|RAM|ram_block~2879_combout  = (\FD|RAM|ram_block~2878_combout  & (((\FD|RAM|ram_block~1977_q ) # (!\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|RAM|ram_block~2878_combout  & (\FD|RAM|ram_block~1465_q  & ((\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~1465_q ),
	.datab(\FD|RAM|ram_block~2878_combout ),
	.datac(\FD|RAM|ram_block~1977_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2879_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2879 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~2879 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N28
cycloneive_lcell_comb \FD|RAM|ram_block~985feeder (
// Equation(s):
// \FD|RAM|ram_block~985feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~985feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~985feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~985feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N29
dffeas \FD|RAM|ram_block~985 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~985feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~985 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~985 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N9
dffeas \FD|RAM|ram_block~2009 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2009 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2009 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1497feeder (
// Equation(s):
// \FD|RAM|ram_block~1497feeder_combout  = \FD|BANCO_REG|saidaB[18]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1497feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1497feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1497feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N21
dffeas \FD|RAM|ram_block~1497 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1497feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1497 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1497 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N15
dffeas \FD|RAM|ram_block~473 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~473 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~473 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2876 (
// Equation(s):
// \FD|RAM|ram_block~2876_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1497_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~473_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1497_q ),
	.datac(\FD|RAM|ram_block~473_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2876_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2876 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2876 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2877 (
// Equation(s):
// \FD|RAM|ram_block~2877_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2876_combout  & ((\FD|RAM|ram_block~2009_q ))) # (!\FD|RAM|ram_block~2876_combout  & (\FD|RAM|ram_block~985_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2876_combout ))))

	.dataa(\FD|RAM|ram_block~985_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~2009_q ),
	.datad(\FD|RAM|ram_block~2876_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2877_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2877 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2877 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2880 (
// Equation(s):
// \FD|RAM|ram_block~2880_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2877_combout ))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (\FD|RAM|ram_block~2879_combout ))))

	.dataa(\FD|RAM|ram_block~2879_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~2877_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2880_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2880 .lut_mask = 16'hFC22;
defparam \FD|RAM|ram_block~2880 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2883 (
// Equation(s):
// \FD|RAM|ram_block~2883_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2880_combout  & (\FD|RAM|ram_block~2882_combout )) # (!\FD|RAM|ram_block~2880_combout  & ((\FD|RAM|ram_block~2875_combout ))))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2880_combout ))))

	.dataa(\FD|RAM|ram_block~2882_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~2875_combout ),
	.datad(\FD|RAM|ram_block~2880_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2883_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2883 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2883 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2884 (
// Equation(s):
// \FD|RAM|ram_block~2884_combout  = (\FD|RAM|ram_block~2873_combout  & (((\FD|RAM|ram_block~2883_combout )) # (!\FD|ULA|MUX|Mux28~1_combout ))) # (!\FD|RAM|ram_block~2873_combout  & (\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~2852_combout )))

	.dataa(\FD|RAM|ram_block~2873_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2852_combout ),
	.datad(\FD|RAM|ram_block~2883_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2884_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2884 .lut_mask = 16'hEA62;
defparam \FD|RAM|ram_block~2884 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N4
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[18]~17 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[18]~17_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (((\FD|comb~0_combout  & \FD|RAM|ram_block~2884_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (\FD|ULA|MUX|Mux13~1_combout ))

	.dataa(\FD|ULA|MUX|Mux13~1_combout ),
	.datab(\UCFD|HAB_LE_MEM~0_combout ),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~2884_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[18]~17 .lut_mask = 16'hE222;
defparam \FD|MUX_ULA_MEM|q[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N5
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[24] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[19]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N4
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[19]~14 (
// Equation(s):
// \FD|BANCO_REG|saidaA[19]~14_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0_bypass [24]))) # (!\FD|BANCO_REG|Mux31~1_combout  & 
// (\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\FD|BANCO_REG|Mux31~1_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [24]),
	.datad(\FD|BANCO_REG|Equal0~0_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[19]~14_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[19]~14 .lut_mask = 16'hE400;
defparam \FD|BANCO_REG|saidaA[19]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N23
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[24] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[19]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N22
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[19]~28 (
// Equation(s):
// \FD|MUX_RT_IMM|q[19]~28_combout  = (\FD|MUX_RT_IMM|q[30]~15_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [24]))) # (!\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a13 
// ))))

	.dataa(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a13 ),
	.datab(\FD|BANCO_REG|Mux63~4_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [24]),
	.datad(\FD|MUX_RT_IMM|q[30]~15_combout ),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[19]~28_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[19]~28 .lut_mask = 16'hE200;
defparam \FD|MUX_RT_IMM|q[19]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[18]~18 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[18]~18_combout  = (\FD|BANCO_REG|saidaA[18]~15_combout  & ((\FD|ULA|SOMA|CarryOut[17]~17_combout ) # (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[18]~29_combout )))) # (!\FD|BANCO_REG|saidaA[18]~15_combout  & 
// (\FD|ULA|SOMA|CarryOut[17]~17_combout  & (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[18]~29_combout ))))

	.dataa(\FD|BANCO_REG|saidaA[18]~15_combout ),
	.datab(\FD|UC_ULA|q[2]~1_combout ),
	.datac(\FD|MUX_RT_IMM|q[18]~29_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[17]~17_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[18]~18 .lut_mask = 16'hBE28;
defparam \FD|ULA|SOMA|CarryOut[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N8
cycloneive_lcell_comb \FD|ULA|MUX|Mux12~0 (
// Equation(s):
// \FD|ULA|MUX|Mux12~0_combout  = \FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[19]~28_combout  $ (((\FD|UC_ULA|q[1]~0_combout  & \FD|ULA|SOMA|CarryOut[18]~18_combout ))))

	.dataa(\FD|UC_ULA|q[2]~1_combout ),
	.datab(\FD|UC_ULA|q[1]~0_combout ),
	.datac(\FD|MUX_RT_IMM|q[19]~28_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[18]~18_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux12~0 .lut_mask = 16'h965A;
defparam \FD|ULA|MUX|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N2
cycloneive_lcell_comb \FD|ULA|MUX|Mux12~1 (
// Equation(s):
// \FD|ULA|MUX|Mux12~1_combout  = (\FD|BANCO_REG|saidaA[19]~14_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|UC_ULA|q[0]~2_combout ) # (\FD|ULA|MUX|Mux12~0_combout ))))) # (!\FD|BANCO_REG|saidaA[19]~14_combout  & (\FD|ULA|MUX|Mux12~0_combout  & 
// (\FD|UC_ULA|q[1]~0_combout  $ (\FD|UC_ULA|q[0]~2_combout ))))

	.dataa(\FD|UC_ULA|q[1]~0_combout ),
	.datab(\FD|BANCO_REG|saidaA[19]~14_combout ),
	.datac(\FD|UC_ULA|q[0]~2_combout ),
	.datad(\FD|ULA|MUX|Mux12~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux12~1 .lut_mask = 16'h5648;
defparam \FD|ULA|MUX|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N12
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[19]~23 (
// Equation(s):
// \FD|BANCO_REG|saidaB[19]~23_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [24]))) # (!\FD|BANCO_REG|Mux63~4_combout  & 
// (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a13 ))))

	.dataa(\FD|BANCO_REG|Mux63~4_combout ),
	.datab(\FD|BANCO_REG|Equal1~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a13 ),
	.datad(\FD|BANCO_REG|registrador_rtl_1_bypass [24]),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[19]~23 .lut_mask = 16'hC840;
defparam \FD|BANCO_REG|saidaB[19]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N2
cycloneive_lcell_comb \FD|RAM|ram_block~1914feeder (
// Equation(s):
// \FD|RAM|ram_block~1914feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1914feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1914feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1914feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N3
dffeas \FD|RAM|ram_block~1914 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1914feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1914 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1914 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y34_N7
dffeas \FD|RAM|ram_block~1658 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1658 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1658 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2916 (
// Equation(s):
// \FD|RAM|ram_block~2916_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1914_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1658_q )))))

	.dataa(\FD|RAM|ram_block~1914_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1658_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2916_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2916 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2916 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2042feeder (
// Equation(s):
// \FD|RAM|ram_block~2042feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2042feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2042feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~2042feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N19
dffeas \FD|RAM|ram_block~2042 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2042feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2042_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2042 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2042 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y31_N29
dffeas \FD|RAM|ram_block~1786 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1786 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1786 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2917 (
// Equation(s):
// \FD|RAM|ram_block~2917_combout  = (\FD|RAM|ram_block~2916_combout  & ((\FD|RAM|ram_block~2042_q ) # ((!\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|RAM|ram_block~2916_combout  & (((\FD|RAM|ram_block~1786_q  & \FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|RAM|ram_block~2916_combout ),
	.datab(\FD|RAM|ram_block~2042_q ),
	.datac(\FD|RAM|ram_block~1786_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2917_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2917 .lut_mask = 16'hD8AA;
defparam \FD|RAM|ram_block~2917 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2074feeder (
// Equation(s):
// \FD|RAM|ram_block~2074feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2074feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2074feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2074feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N9
dffeas \FD|RAM|ram_block~2074 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2074feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2074_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2074 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2074 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N5
dffeas \FD|RAM|ram_block~1946 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1946 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1946 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1818feeder (
// Equation(s):
// \FD|RAM|ram_block~1818feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1818feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1818feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1818feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N13
dffeas \FD|RAM|ram_block~1818 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1818feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1818 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1818 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N27
dffeas \FD|RAM|ram_block~1690 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1690 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1690 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2923 (
// Equation(s):
// \FD|RAM|ram_block~2923_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1818_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1690_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1818_q ),
	.datac(\FD|RAM|ram_block~1690_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2923_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2923 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2923 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2924 (
// Equation(s):
// \FD|RAM|ram_block~2924_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2923_combout  & (\FD|RAM|ram_block~2074_q )) # (!\FD|RAM|ram_block~2923_combout  & ((\FD|RAM|ram_block~1946_q ))))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2923_combout ))))

	.dataa(\FD|RAM|ram_block~2074_q ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~1946_q ),
	.datad(\FD|RAM|ram_block~2923_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2924_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2924 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2924 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N22
cycloneive_lcell_comb \FD|RAM|ram_block~1722feeder (
// Equation(s):
// \FD|RAM|ram_block~1722feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1722feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1722feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1722feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N23
dffeas \FD|RAM|ram_block~1722 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1722feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1722 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1722 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N21
dffeas \FD|RAM|ram_block~1978 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1978 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1978 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1850feeder (
// Equation(s):
// \FD|RAM|ram_block~1850feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1850feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1850feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1850feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N19
dffeas \FD|RAM|ram_block~1850 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1850feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1850 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1850 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N5
dffeas \FD|RAM|ram_block~1594 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1594 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1594 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2920 (
// Equation(s):
// \FD|RAM|ram_block~2920_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1850_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1594_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1850_q ),
	.datac(\FD|RAM|ram_block~1594_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2920_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2920 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2920 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2921 (
// Equation(s):
// \FD|RAM|ram_block~2921_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2920_combout  & ((\FD|RAM|ram_block~1978_q ))) # (!\FD|RAM|ram_block~2920_combout  & (\FD|RAM|ram_block~1722_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2920_combout ))))

	.dataa(\FD|RAM|ram_block~1722_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1978_q ),
	.datad(\FD|RAM|ram_block~2920_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2921_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2921 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2921 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N6
cycloneive_lcell_comb \FD|RAM|ram_block~1882feeder (
// Equation(s):
// \FD|RAM|ram_block~1882feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1882feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1882feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1882feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N7
dffeas \FD|RAM|ram_block~1882 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1882feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1882 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1882 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N3
dffeas \FD|RAM|ram_block~1626 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1626 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1626 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1754feeder (
// Equation(s):
// \FD|RAM|ram_block~1754feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1754feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1754feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1754feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N1
dffeas \FD|RAM|ram_block~1754 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1754feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1754 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1754 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2918 (
// Equation(s):
// \FD|RAM|ram_block~2918_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (\FD|ULA|MUX|Mux29~1_combout )) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1754_q ))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (\FD|RAM|ram_block~1626_q ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1626_q ),
	.datad(\FD|RAM|ram_block~1754_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2918_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2918 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~2918 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N5
dffeas \FD|RAM|ram_block~2010 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2010 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2919 (
// Equation(s):
// \FD|RAM|ram_block~2919_combout  = (\FD|RAM|ram_block~2918_combout  & (((\FD|RAM|ram_block~2010_q ) # (!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~2918_combout  & (\FD|RAM|ram_block~1882_q  & ((\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~1882_q ),
	.datab(\FD|RAM|ram_block~2918_combout ),
	.datac(\FD|RAM|ram_block~2010_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2919_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2919 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~2919 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2922 (
// Equation(s):
// \FD|RAM|ram_block~2922_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2919_combout ))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (\FD|RAM|ram_block~2921_combout ))))

	.dataa(\FD|RAM|ram_block~2921_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~2919_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2922_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2922 .lut_mask = 16'hFC22;
defparam \FD|RAM|ram_block~2922 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2925 (
// Equation(s):
// \FD|RAM|ram_block~2925_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2922_combout  & ((\FD|RAM|ram_block~2924_combout ))) # (!\FD|RAM|ram_block~2922_combout  & (\FD|RAM|ram_block~2917_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2922_combout ))))

	.dataa(\FD|RAM|ram_block~2917_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~2924_combout ),
	.datad(\FD|RAM|ram_block~2922_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2925_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2925 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2925 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N30
cycloneive_lcell_comb \FD|RAM|ram_block~986feeder (
// Equation(s):
// \FD|RAM|ram_block~986feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~986feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~986feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~986feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N31
dffeas \FD|RAM|ram_block~986 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~986feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~986 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~986 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N15
dffeas \FD|RAM|ram_block~730 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~730 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~730 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N20
cycloneive_lcell_comb \FD|RAM|ram_block~858feeder (
// Equation(s):
// \FD|RAM|ram_block~858feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~858feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~858feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~858feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N21
dffeas \FD|RAM|ram_block~858 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~858feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~858 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~858 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N1
dffeas \FD|RAM|ram_block~602 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~602 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~602 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2885 (
// Equation(s):
// \FD|RAM|ram_block~2885_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~858_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~602_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~858_q ),
	.datac(\FD|RAM|ram_block~602_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2885_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2885 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2885 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2886 (
// Equation(s):
// \FD|RAM|ram_block~2886_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2885_combout  & (\FD|RAM|ram_block~986_q )) # (!\FD|RAM|ram_block~2885_combout  & ((\FD|RAM|ram_block~730_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2885_combout ))))

	.dataa(\FD|RAM|ram_block~986_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~730_q ),
	.datad(\FD|RAM|ram_block~2885_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2886_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2886 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2886 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1050feeder (
// Equation(s):
// \FD|RAM|ram_block~1050feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1050feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1050feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1050feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N5
dffeas \FD|RAM|ram_block~1050 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1050feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1050_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1050 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1050 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N23
dffeas \FD|RAM|ram_block~794 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~794 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~794 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N24
cycloneive_lcell_comb \FD|RAM|ram_block~922feeder (
// Equation(s):
// \FD|RAM|ram_block~922feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~922feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~922feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~922feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N25
dffeas \FD|RAM|ram_block~922 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~922feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~922 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~922 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N5
dffeas \FD|RAM|ram_block~666 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~666 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~666 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2892 (
// Equation(s):
// \FD|RAM|ram_block~2892_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~922_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~666_q )))))

	.dataa(\FD|RAM|ram_block~922_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~666_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2892_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2892 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2892 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2893 (
// Equation(s):
// \FD|RAM|ram_block~2893_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2892_combout  & (\FD|RAM|ram_block~1050_q )) # (!\FD|RAM|ram_block~2892_combout  & ((\FD|RAM|ram_block~794_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2892_combout ))))

	.dataa(\FD|RAM|ram_block~1050_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~794_q ),
	.datad(\FD|RAM|ram_block~2892_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2893_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2893 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2893 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N24
cycloneive_lcell_comb \FD|RAM|ram_block~826feeder (
// Equation(s):
// \FD|RAM|ram_block~826feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~826feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~826feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~826feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N25
dffeas \FD|RAM|ram_block~826 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~826feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~826 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~826 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N7
dffeas \FD|RAM|ram_block~954 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~954 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~954 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N23
dffeas \FD|RAM|ram_block~570 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~570 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~570 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N28
cycloneive_lcell_comb \FD|RAM|ram_block~698feeder (
// Equation(s):
// \FD|RAM|ram_block~698feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~698feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~698feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~698feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N29
dffeas \FD|RAM|ram_block~698 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~698feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~698 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~698 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2889 (
// Equation(s):
// \FD|RAM|ram_block~2889_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (\FD|ULA|MUX|Mux29~1_combout )) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~698_q ))) # (!\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~570_q 
// ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~570_q ),
	.datad(\FD|RAM|ram_block~698_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2889_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2889 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~2889 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2890 (
// Equation(s):
// \FD|RAM|ram_block~2890_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2889_combout  & ((\FD|RAM|ram_block~954_q ))) # (!\FD|RAM|ram_block~2889_combout  & (\FD|RAM|ram_block~826_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2889_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~826_q ),
	.datac(\FD|RAM|ram_block~954_q ),
	.datad(\FD|RAM|ram_block~2889_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2890_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2890 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2890 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N30
cycloneive_lcell_comb \FD|RAM|ram_block~890feeder (
// Equation(s):
// \FD|RAM|ram_block~890feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~890feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~890feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~890feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N31
dffeas \FD|RAM|ram_block~890 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~890feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~890 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~890 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N26
cycloneive_lcell_comb \FD|RAM|ram_block~762feeder (
// Equation(s):
// \FD|RAM|ram_block~762feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~762feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~762feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~762feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N27
dffeas \FD|RAM|ram_block~762 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~762feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~762 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~762 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y30_N17
dffeas \FD|RAM|ram_block~634 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~634 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~634 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2887 (
// Equation(s):
// \FD|RAM|ram_block~2887_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~762_q )) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// ((\FD|RAM|ram_block~634_q )))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~762_q ),
	.datac(\FD|RAM|ram_block~634_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2887_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2887 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2887 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N25
dffeas \FD|RAM|ram_block~1018 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1018 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1018 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2888 (
// Equation(s):
// \FD|RAM|ram_block~2888_combout  = (\FD|RAM|ram_block~2887_combout  & (((\FD|RAM|ram_block~1018_q ) # (!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~2887_combout  & (\FD|RAM|ram_block~890_q  & ((\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~890_q ),
	.datab(\FD|RAM|ram_block~2887_combout ),
	.datac(\FD|RAM|ram_block~1018_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2888_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2888 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~2888 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2891 (
// Equation(s):
// \FD|RAM|ram_block~2891_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~2888_combout ) # (\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (\FD|RAM|ram_block~2890_combout  & ((!\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~2890_combout ),
	.datab(\FD|RAM|ram_block~2888_combout ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2891_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2891 .lut_mask = 16'hF0CA;
defparam \FD|RAM|ram_block~2891 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2894 (
// Equation(s):
// \FD|RAM|ram_block~2894_combout  = (\FD|RAM|ram_block~2891_combout  & (((\FD|RAM|ram_block~2893_combout ) # (!\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|RAM|ram_block~2891_combout  & (\FD|RAM|ram_block~2886_combout  & ((\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~2886_combout ),
	.datab(\FD|RAM|ram_block~2893_combout ),
	.datac(\FD|RAM|ram_block~2891_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2894_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2894 .lut_mask = 16'hCAF0;
defparam \FD|RAM|ram_block~2894 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N14
cycloneive_lcell_comb \FD|RAM|ram_block~250feeder (
// Equation(s):
// \FD|RAM|ram_block~250feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~250feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~250feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~250feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N15
dffeas \FD|RAM|ram_block~250 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~250feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~250 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~250 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N21
dffeas \FD|RAM|ram_block~282 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~282 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~282 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N0
cycloneive_lcell_comb \FD|RAM|ram_block~218feeder (
// Equation(s):
// \FD|RAM|ram_block~218feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~218feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~218feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~218feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N1
dffeas \FD|RAM|ram_block~218 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~218feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~218 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~218 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N11
dffeas \FD|RAM|ram_block~186 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~186 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~186 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2905 (
// Equation(s):
// \FD|RAM|ram_block~2905_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~218_q ) # ((\FD|ULA|MUX|Mux30~1_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & (((\FD|RAM|ram_block~186_q  & !\FD|ULA|MUX|Mux30~1_combout ))))

	.dataa(\FD|RAM|ram_block~218_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~186_q ),
	.datad(\FD|ULA|MUX|Mux30~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2905_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2905 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2905 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2906 (
// Equation(s):
// \FD|RAM|ram_block~2906_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2905_combout  & ((\FD|RAM|ram_block~282_q ))) # (!\FD|RAM|ram_block~2905_combout  & (\FD|RAM|ram_block~250_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2905_combout ))))

	.dataa(\FD|RAM|ram_block~250_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~282_q ),
	.datad(\FD|RAM|ram_block~2905_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2906_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2906 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2906 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N28
cycloneive_lcell_comb \FD|RAM|ram_block~506feeder (
// Equation(s):
// \FD|RAM|ram_block~506feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~506feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~506feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~506feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N29
dffeas \FD|RAM|ram_block~506 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~506feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~506 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~506 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N31
dffeas \FD|RAM|ram_block~538 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~538 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~538 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N4
cycloneive_lcell_comb \FD|RAM|ram_block~474feeder (
// Equation(s):
// \FD|RAM|ram_block~474feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~474feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~474feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~474feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N5
dffeas \FD|RAM|ram_block~474 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~474feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~474 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~474 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N17
dffeas \FD|RAM|ram_block~442 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~442 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~442 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2912 (
// Equation(s):
// \FD|RAM|ram_block~2912_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~474_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~442_q )))))

	.dataa(\FD|RAM|ram_block~474_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~442_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2912_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2912 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2912 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2913 (
// Equation(s):
// \FD|RAM|ram_block~2913_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2912_combout  & ((\FD|RAM|ram_block~538_q ))) # (!\FD|RAM|ram_block~2912_combout  & (\FD|RAM|ram_block~506_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2912_combout ))))

	.dataa(\FD|RAM|ram_block~506_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~538_q ),
	.datad(\FD|RAM|ram_block~2912_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2913_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2913 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2913 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N12
cycloneive_lcell_comb \FD|RAM|ram_block~90feeder (
// Equation(s):
// \FD|RAM|ram_block~90feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~90feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~90feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~90feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N13
dffeas \FD|RAM|ram_block~90 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~90feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~90 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N31
dffeas \FD|RAM|ram_block~154 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~154 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~154 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N0
cycloneive_lcell_comb \FD|RAM|ram_block~122feeder (
// Equation(s):
// \FD|RAM|ram_block~122feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~122feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~122feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~122feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N1
dffeas \FD|RAM|ram_block~122 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~122feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~122 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N17
dffeas \FD|RAM|ram_block~58 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~58 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2909 (
// Equation(s):
// \FD|RAM|ram_block~2909_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~122_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~58_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~122_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~58_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2909_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2909 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2909 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2910 (
// Equation(s):
// \FD|RAM|ram_block~2910_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2909_combout  & ((\FD|RAM|ram_block~154_q ))) # (!\FD|RAM|ram_block~2909_combout  & (\FD|RAM|ram_block~90_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2909_combout ))))

	.dataa(\FD|RAM|ram_block~90_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~154_q ),
	.datad(\FD|RAM|ram_block~2909_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2910_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2910 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2910 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N16
cycloneive_lcell_comb \FD|RAM|ram_block~346feeder (
// Equation(s):
// \FD|RAM|ram_block~346feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~346feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~346feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~346feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N17
dffeas \FD|RAM|ram_block~346 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~346feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~346 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~346 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N19
dffeas \FD|RAM|ram_block~410 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~410 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~410 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N14
cycloneive_lcell_comb \FD|RAM|ram_block~378feeder (
// Equation(s):
// \FD|RAM|ram_block~378feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~378feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~378feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~378feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N15
dffeas \FD|RAM|ram_block~378 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~378feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~378 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~378 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N25
dffeas \FD|RAM|ram_block~314 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~314 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~314 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2907 (
// Equation(s):
// \FD|RAM|ram_block~2907_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~378_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~314_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~378_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~314_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2907_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2907 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2907 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2908 (
// Equation(s):
// \FD|RAM|ram_block~2908_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2907_combout  & ((\FD|RAM|ram_block~410_q ))) # (!\FD|RAM|ram_block~2907_combout  & (\FD|RAM|ram_block~346_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2907_combout ))))

	.dataa(\FD|RAM|ram_block~346_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~410_q ),
	.datad(\FD|RAM|ram_block~2907_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2908_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2908 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2908 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2911 (
// Equation(s):
// \FD|RAM|ram_block~2911_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout ) # ((\FD|RAM|ram_block~2908_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (!\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~2910_combout )))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2910_combout ),
	.datad(\FD|RAM|ram_block~2908_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2911_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2911 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~2911 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2914 (
// Equation(s):
// \FD|RAM|ram_block~2914_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2911_combout  & ((\FD|RAM|ram_block~2913_combout ))) # (!\FD|RAM|ram_block~2911_combout  & (\FD|RAM|ram_block~2906_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2911_combout ))))

	.dataa(\FD|RAM|ram_block~2906_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2913_combout ),
	.datad(\FD|RAM|ram_block~2911_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2914_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2914 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2914 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N30
cycloneive_lcell_comb \FD|RAM|ram_block~1498feeder (
// Equation(s):
// \FD|RAM|ram_block~1498feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1498feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1498feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1498feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N31
dffeas \FD|RAM|ram_block~1498 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1498feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1498 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1498 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N7
dffeas \FD|RAM|ram_block~1562 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1562 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1562 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1530feeder (
// Equation(s):
// \FD|RAM|ram_block~1530feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1530feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1530feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1530feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N1
dffeas \FD|RAM|ram_block~1530 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1530feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1530 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1530 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N25
dffeas \FD|RAM|ram_block~1466 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1466 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1466 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2902 (
// Equation(s):
// \FD|RAM|ram_block~2902_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1530_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1466_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~1530_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1466_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2902_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2902 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2902 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2903 (
// Equation(s):
// \FD|RAM|ram_block~2903_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2902_combout  & ((\FD|RAM|ram_block~1562_q ))) # (!\FD|RAM|ram_block~2902_combout  & (\FD|RAM|ram_block~1498_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2902_combout ))))

	.dataa(\FD|RAM|ram_block~1498_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~1562_q ),
	.datad(\FD|RAM|ram_block~2902_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2903_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2903 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2903 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1402feeder (
// Equation(s):
// \FD|RAM|ram_block~1402feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1402feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1402feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1402feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N1
dffeas \FD|RAM|ram_block~1402 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1402feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1402 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1402 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N21
dffeas \FD|RAM|ram_block~1434 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1434 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1434 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1370feeder (
// Equation(s):
// \FD|RAM|ram_block~1370feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1370feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1370feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1370feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N1
dffeas \FD|RAM|ram_block~1370 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1370feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1370 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1370 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N11
dffeas \FD|RAM|ram_block~1338 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1338 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1338 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2895 (
// Equation(s):
// \FD|RAM|ram_block~2895_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1370_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1338_q )))))

	.dataa(\FD|RAM|ram_block~1370_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1338_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2895_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2895 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2895 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2896 (
// Equation(s):
// \FD|RAM|ram_block~2896_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2895_combout  & ((\FD|RAM|ram_block~1434_q ))) # (!\FD|RAM|ram_block~2895_combout  & (\FD|RAM|ram_block~1402_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2895_combout ))))

	.dataa(\FD|RAM|ram_block~1402_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1434_q ),
	.datad(\FD|RAM|ram_block~2895_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2896_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2896 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2896 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N10
cycloneive_lcell_comb \FD|RAM|ram_block~1242feeder (
// Equation(s):
// \FD|RAM|ram_block~1242feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1242feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1242feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1242feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N11
dffeas \FD|RAM|ram_block~1242 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1242feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1242 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1242 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N27
dffeas \FD|RAM|ram_block~1306 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1306 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1306 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1274feeder (
// Equation(s):
// \FD|RAM|ram_block~1274feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1274feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1274feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1274feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N25
dffeas \FD|RAM|ram_block~1274 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1274feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1274 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1274 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N29
dffeas \FD|RAM|ram_block~1210 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1210 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1210 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2897 (
// Equation(s):
// \FD|RAM|ram_block~2897_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1274_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1210_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1274_q ),
	.datac(\FD|RAM|ram_block~1210_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2897_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2897 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2897 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2898 (
// Equation(s):
// \FD|RAM|ram_block~2898_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2897_combout  & ((\FD|RAM|ram_block~1306_q ))) # (!\FD|RAM|ram_block~2897_combout  & (\FD|RAM|ram_block~1242_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2897_combout ))))

	.dataa(\FD|RAM|ram_block~1242_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~1306_q ),
	.datad(\FD|RAM|ram_block~2897_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2898_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2898 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2898 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N6
cycloneive_lcell_comb \FD|RAM|ram_block~1146feeder (
// Equation(s):
// \FD|RAM|ram_block~1146feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1146feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1146feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1146feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N7
dffeas \FD|RAM|ram_block~1146 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1146feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1146 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1146 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N27
dffeas \FD|RAM|ram_block~1178 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1178 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1178 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1114feeder (
// Equation(s):
// \FD|RAM|ram_block~1114feeder_combout  = \FD|BANCO_REG|saidaB[19]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1114feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1114feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1114feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N29
dffeas \FD|RAM|ram_block~1114 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1114 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1114 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N17
dffeas \FD|RAM|ram_block~1082 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[19]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1082_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1082 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1082 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2899 (
// Equation(s):
// \FD|RAM|ram_block~2899_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1114_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1082_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1114_q ),
	.datac(\FD|RAM|ram_block~1082_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2899_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2899 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2899 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2900 (
// Equation(s):
// \FD|RAM|ram_block~2900_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2899_combout  & ((\FD|RAM|ram_block~1178_q ))) # (!\FD|RAM|ram_block~2899_combout  & (\FD|RAM|ram_block~1146_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2899_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1146_q ),
	.datac(\FD|RAM|ram_block~1178_q ),
	.datad(\FD|RAM|ram_block~2899_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2900_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2900 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2900 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2901 (
// Equation(s):
// \FD|RAM|ram_block~2901_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (\FD|ULA|MUX|Mux29~1_combout )) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~2898_combout )) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// ((\FD|RAM|ram_block~2900_combout )))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2898_combout ),
	.datad(\FD|RAM|ram_block~2900_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2901_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2901 .lut_mask = 16'hD9C8;
defparam \FD|RAM|ram_block~2901 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2904 (
// Equation(s):
// \FD|RAM|ram_block~2904_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2901_combout  & (\FD|RAM|ram_block~2903_combout )) # (!\FD|RAM|ram_block~2901_combout  & ((\FD|RAM|ram_block~2896_combout ))))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2901_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~2903_combout ),
	.datac(\FD|RAM|ram_block~2896_combout ),
	.datad(\FD|RAM|ram_block~2901_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2904_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2904 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2904 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2915 (
// Equation(s):
// \FD|RAM|ram_block~2915_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (\FD|ULA|MUX|Mux26~1_combout )) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2904_combout ))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (\FD|RAM|ram_block~2914_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~2914_combout ),
	.datad(\FD|RAM|ram_block~2904_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2915_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2915 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~2915 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2926 (
// Equation(s):
// \FD|RAM|ram_block~2926_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2915_combout  & (\FD|RAM|ram_block~2925_combout )) # (!\FD|RAM|ram_block~2915_combout  & ((\FD|RAM|ram_block~2894_combout ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2915_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~2925_combout ),
	.datac(\FD|RAM|ram_block~2894_combout ),
	.datad(\FD|RAM|ram_block~2915_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2926_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2926 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2926 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N6
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[19]~16 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[19]~16_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (((\FD|comb~0_combout  & \FD|RAM|ram_block~2926_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (\FD|ULA|MUX|Mux12~1_combout ))

	.dataa(\UCFD|HAB_LE_MEM~0_combout ),
	.datab(\FD|ULA|MUX|Mux12~1_combout ),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~2926_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[19]~16_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[19]~16 .lut_mask = 16'hE444;
defparam \FD|MUX_ULA_MEM|q[19]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N24
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[20]~13 (
// Equation(s):
// \FD|BANCO_REG|saidaA[20]~13_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & (\FD|BANCO_REG|registrador_rtl_0_bypass [23])) # (!\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a12 
// )))))

	.dataa(\FD|BANCO_REG|Equal0~0_combout ),
	.datab(\FD|BANCO_REG|Mux31~1_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [23]),
	.datad(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[20]~13_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[20]~13 .lut_mask = 16'hA280;
defparam \FD|BANCO_REG|saidaA[20]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y34_N13
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[23] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[20]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N10
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[20]~27 (
// Equation(s):
// \FD|MUX_RT_IMM|q[20]~27_combout  = (\FD|MUX_RT_IMM|q[30]~15_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [23])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a12 
// )))))

	.dataa(\FD|BANCO_REG|registrador_rtl_1_bypass [23]),
	.datab(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a12 ),
	.datac(\FD|BANCO_REG|Mux63~4_combout ),
	.datad(\FD|MUX_RT_IMM|q[30]~15_combout ),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[20]~27_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[20]~27 .lut_mask = 16'hAC00;
defparam \FD|MUX_RT_IMM|q[20]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N10
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[19]~19 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[19]~19_combout  = (\FD|BANCO_REG|saidaA[19]~14_combout  & ((\FD|ULA|SOMA|CarryOut[18]~18_combout ) # (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[19]~28_combout )))) # (!\FD|BANCO_REG|saidaA[19]~14_combout  & 
// (\FD|ULA|SOMA|CarryOut[18]~18_combout  & (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[19]~28_combout ))))

	.dataa(\FD|UC_ULA|q[2]~1_combout ),
	.datab(\FD|BANCO_REG|saidaA[19]~14_combout ),
	.datac(\FD|MUX_RT_IMM|q[19]~28_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[18]~18_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[19]~19 .lut_mask = 16'hDE48;
defparam \FD|ULA|SOMA|CarryOut[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N12
cycloneive_lcell_comb \FD|ULA|MUX|Mux11~0 (
// Equation(s):
// \FD|ULA|MUX|Mux11~0_combout  = \FD|MUX_RT_IMM|q[20]~27_combout  $ (\FD|UC_ULA|q[2]~1_combout  $ (((\FD|UC_ULA|q[1]~0_combout  & \FD|ULA|SOMA|CarryOut[19]~19_combout ))))

	.dataa(\FD|MUX_RT_IMM|q[20]~27_combout ),
	.datab(\FD|UC_ULA|q[1]~0_combout ),
	.datac(\FD|UC_ULA|q[2]~1_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[19]~19_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux11~0 .lut_mask = 16'h965A;
defparam \FD|ULA|MUX|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N30
cycloneive_lcell_comb \FD|ULA|MUX|Mux11~1 (
// Equation(s):
// \FD|ULA|MUX|Mux11~1_combout  = (\FD|BANCO_REG|saidaA[20]~13_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|UC_ULA|q[0]~2_combout ) # (\FD|ULA|MUX|Mux11~0_combout ))))) # (!\FD|BANCO_REG|saidaA[20]~13_combout  & (\FD|ULA|MUX|Mux11~0_combout  & 
// (\FD|UC_ULA|q[0]~2_combout  $ (\FD|UC_ULA|q[1]~0_combout ))))

	.dataa(\FD|UC_ULA|q[0]~2_combout ),
	.datab(\FD|UC_ULA|q[1]~0_combout ),
	.datac(\FD|BANCO_REG|saidaA[20]~13_combout ),
	.datad(\FD|ULA|MUX|Mux11~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux11~1 .lut_mask = 16'h3660;
defparam \FD|ULA|MUX|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N12
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[20]~24 (
// Equation(s):
// \FD|BANCO_REG|saidaB[20]~24_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [23]))) # (!\FD|BANCO_REG|Mux63~4_combout  & 
// (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a12 ))))

	.dataa(\FD|BANCO_REG|Equal1~0_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a12 ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [23]),
	.datad(\FD|BANCO_REG|Mux63~4_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[20]~24 .lut_mask = 16'hA088;
defparam \FD|BANCO_REG|saidaB[20]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2075feeder (
// Equation(s):
// \FD|RAM|ram_block~2075feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2075feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2075feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~2075feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N31
dffeas \FD|RAM|ram_block~2075 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2075feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2075_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2075 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2075 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N7
dffeas \FD|RAM|ram_block~1051 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1051_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1051 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1051 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1563feeder (
// Equation(s):
// \FD|RAM|ram_block~1563feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1563feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1563feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1563feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N1
dffeas \FD|RAM|ram_block~1563 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1563feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1563 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1563 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N19
dffeas \FD|RAM|ram_block~539 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~539 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~539 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2965 (
// Equation(s):
// \FD|RAM|ram_block~2965_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1563_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~539_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1563_q ),
	.datac(\FD|RAM|ram_block~539_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2965_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2965 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2965 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2966 (
// Equation(s):
// \FD|RAM|ram_block~2966_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2965_combout  & (\FD|RAM|ram_block~2075_q )) # (!\FD|RAM|ram_block~2965_combout  & ((\FD|RAM|ram_block~1051_q ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2965_combout ))))

	.dataa(\FD|RAM|ram_block~2075_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~1051_q ),
	.datad(\FD|RAM|ram_block~2965_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2966_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2966 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2966 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N14
cycloneive_lcell_comb \FD|RAM|ram_block~923feeder (
// Equation(s):
// \FD|RAM|ram_block~923feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~923feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~923feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~923feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N15
dffeas \FD|RAM|ram_block~923 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~923feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~923 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~923 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N5
dffeas \FD|RAM|ram_block~411 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~411 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~411 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2958 (
// Equation(s):
// \FD|RAM|ram_block~2958_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~923_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~411_q )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~923_q ),
	.datac(\FD|RAM|ram_block~411_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2958_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2958 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2958 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1947feeder (
// Equation(s):
// \FD|RAM|ram_block~1947feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1947feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1947feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1947feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N29
dffeas \FD|RAM|ram_block~1947 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1947feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1947 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1947 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N3
dffeas \FD|RAM|ram_block~1435 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1435 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1435 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2959 (
// Equation(s):
// \FD|RAM|ram_block~2959_combout  = (\FD|RAM|ram_block~2958_combout  & ((\FD|RAM|ram_block~1947_q ) # ((!\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|RAM|ram_block~2958_combout  & (((\FD|RAM|ram_block~1435_q  & \FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~2958_combout ),
	.datab(\FD|RAM|ram_block~1947_q ),
	.datac(\FD|RAM|ram_block~1435_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2959_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2959 .lut_mask = 16'hD8AA;
defparam \FD|RAM|ram_block~2959 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
cycloneive_lcell_comb \FD|RAM|ram_block~795feeder (
// Equation(s):
// \FD|RAM|ram_block~795feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~795feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~795feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~795feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N13
dffeas \FD|RAM|ram_block~795 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~795feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~795 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~795 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N3
dffeas \FD|RAM|ram_block~1819 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1819 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1819 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N13
dffeas \FD|RAM|ram_block~283 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~283 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~283 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N6
cycloneive_lcell_comb \FD|RAM|ram_block~1307feeder (
// Equation(s):
// \FD|RAM|ram_block~1307feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1307feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1307feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1307feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N7
dffeas \FD|RAM|ram_block~1307 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1307feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1307 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1307 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2960 (
// Equation(s):
// \FD|RAM|ram_block~2960_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (\FD|ULA|MUX|Mux26~1_combout )) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1307_q ))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (\FD|RAM|ram_block~283_q ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~283_q ),
	.datad(\FD|RAM|ram_block~1307_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2960_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2960 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~2960 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2961 (
// Equation(s):
// \FD|RAM|ram_block~2961_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2960_combout  & ((\FD|RAM|ram_block~1819_q ))) # (!\FD|RAM|ram_block~2960_combout  & (\FD|RAM|ram_block~795_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2960_combout ))))

	.dataa(\FD|RAM|ram_block~795_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~1819_q ),
	.datad(\FD|RAM|ram_block~2960_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2961_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2961 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2961 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N18
cycloneive_lcell_comb \FD|RAM|ram_block~667feeder (
// Equation(s):
// \FD|RAM|ram_block~667feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~667feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~667feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~667feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N19
dffeas \FD|RAM|ram_block~667 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~667feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~667 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~667 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N13
dffeas \FD|RAM|ram_block~155 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~155 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~155 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2962 (
// Equation(s):
// \FD|RAM|ram_block~2962_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~667_q ) # ((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (((\FD|RAM|ram_block~155_q  & !\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~667_q ),
	.datac(\FD|RAM|ram_block~155_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2962_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2962 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2962 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1179feeder (
// Equation(s):
// \FD|RAM|ram_block~1179feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1179feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1179feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1179feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N19
dffeas \FD|RAM|ram_block~1179 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1179feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1179 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1179 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N7
dffeas \FD|RAM|ram_block~1691 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1691 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1691 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2963 (
// Equation(s):
// \FD|RAM|ram_block~2963_combout  = (\FD|RAM|ram_block~2962_combout  & (((\FD|RAM|ram_block~1691_q ) # (!\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|RAM|ram_block~2962_combout  & (\FD|RAM|ram_block~1179_q  & ((\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~2962_combout ),
	.datab(\FD|RAM|ram_block~1179_q ),
	.datac(\FD|RAM|ram_block~1691_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2963_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2963 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~2963 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2964 (
// Equation(s):
// \FD|RAM|ram_block~2964_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout ) # ((\FD|RAM|ram_block~2961_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2963_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2961_combout ),
	.datad(\FD|RAM|ram_block~2963_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2964_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2964 .lut_mask = 16'hB9A8;
defparam \FD|RAM|ram_block~2964 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2967 (
// Equation(s):
// \FD|RAM|ram_block~2967_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2964_combout  & (\FD|RAM|ram_block~2966_combout )) # (!\FD|RAM|ram_block~2964_combout  & ((\FD|RAM|ram_block~2959_combout ))))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2964_combout ))))

	.dataa(\FD|RAM|ram_block~2966_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2959_combout ),
	.datad(\FD|RAM|ram_block~2964_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2967_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2967 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2967 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N10
cycloneive_lcell_comb \FD|RAM|ram_block~1883feeder (
// Equation(s):
// \FD|RAM|ram_block~1883feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1883feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1883feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1883feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N11
dffeas \FD|RAM|ram_block~1883 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1883feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1883 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1883 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N31
dffeas \FD|RAM|ram_block~1371 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1371 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1371 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N10
cycloneive_lcell_comb \FD|RAM|ram_block~859feeder (
// Equation(s):
// \FD|RAM|ram_block~859feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~859feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~859feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~859feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N11
dffeas \FD|RAM|ram_block~859 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~859feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~859 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~859 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N9
dffeas \FD|RAM|ram_block~347 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~347 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~347 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2927 (
// Equation(s):
// \FD|RAM|ram_block~2927_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~859_q ) # ((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (((\FD|RAM|ram_block~347_q  & !\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~859_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~347_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2927_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2927 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2927 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2928 (
// Equation(s):
// \FD|RAM|ram_block~2928_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2927_combout  & (\FD|RAM|ram_block~1883_q )) # (!\FD|RAM|ram_block~2927_combout  & ((\FD|RAM|ram_block~1371_q ))))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~2927_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1883_q ),
	.datac(\FD|RAM|ram_block~1371_q ),
	.datad(\FD|RAM|ram_block~2927_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2928_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2928 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2928 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2011feeder (
// Equation(s):
// \FD|RAM|ram_block~2011feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2011feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2011feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2011feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N15
dffeas \FD|RAM|ram_block~2011 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2011feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2011 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2011 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N5
dffeas \FD|RAM|ram_block~987 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~987 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~987 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1499feeder (
// Equation(s):
// \FD|RAM|ram_block~1499feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1499feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1499feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1499feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N5
dffeas \FD|RAM|ram_block~1499 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1499feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1499 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1499 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N7
dffeas \FD|RAM|ram_block~475 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~475 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~475 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2934 (
// Equation(s):
// \FD|RAM|ram_block~2934_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1499_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~475_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1499_q ),
	.datac(\FD|RAM|ram_block~475_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2934_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2934 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2934 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2935 (
// Equation(s):
// \FD|RAM|ram_block~2935_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2934_combout  & (\FD|RAM|ram_block~2011_q )) # (!\FD|RAM|ram_block~2934_combout  & ((\FD|RAM|ram_block~987_q ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2934_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~2011_q ),
	.datac(\FD|RAM|ram_block~987_q ),
	.datad(\FD|RAM|ram_block~2934_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2935_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2935 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2935 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N18
cycloneive_lcell_comb \FD|RAM|ram_block~603feeder (
// Equation(s):
// \FD|RAM|ram_block~603feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~603feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~603feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~603feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N19
dffeas \FD|RAM|ram_block~603 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~603feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~603 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~603 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N29
dffeas \FD|RAM|ram_block~91 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~91 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2931 (
// Equation(s):
// \FD|RAM|ram_block~2931_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~603_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~91_q )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~603_q ),
	.datac(\FD|RAM|ram_block~91_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2931_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2931 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2931 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N30
cycloneive_lcell_comb \FD|RAM|ram_block~1115feeder (
// Equation(s):
// \FD|RAM|ram_block~1115feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1115feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1115feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1115feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N31
dffeas \FD|RAM|ram_block~1115 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1115feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1115 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1115 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N11
dffeas \FD|RAM|ram_block~1627 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1627 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1627 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2932 (
// Equation(s):
// \FD|RAM|ram_block~2932_combout  = (\FD|RAM|ram_block~2931_combout  & (((\FD|RAM|ram_block~1627_q ) # (!\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|RAM|ram_block~2931_combout  & (\FD|RAM|ram_block~1115_q  & ((\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~2931_combout ),
	.datab(\FD|RAM|ram_block~1115_q ),
	.datac(\FD|RAM|ram_block~1627_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2932_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2932 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~2932 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1243feeder (
// Equation(s):
// \FD|RAM|ram_block~1243feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1243feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1243feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1243feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N21
dffeas \FD|RAM|ram_block~1243 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1243feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1243 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1243 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N9
dffeas \FD|RAM|ram_block~219 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~219 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~219 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2929 (
// Equation(s):
// \FD|RAM|ram_block~2929_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1243_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~219_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1243_q ),
	.datac(\FD|RAM|ram_block~219_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2929_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2929 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2929 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N14
cycloneive_lcell_comb \FD|RAM|ram_block~731feeder (
// Equation(s):
// \FD|RAM|ram_block~731feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~731feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~731feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~731feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N15
dffeas \FD|RAM|ram_block~731 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~731feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~731 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~731 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N21
dffeas \FD|RAM|ram_block~1755 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1755 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1755 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2930 (
// Equation(s):
// \FD|RAM|ram_block~2930_combout  = (\FD|RAM|ram_block~2929_combout  & (((\FD|RAM|ram_block~1755_q ) # (!\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|RAM|ram_block~2929_combout  & (\FD|RAM|ram_block~731_q  & ((\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|RAM|ram_block~2929_combout ),
	.datab(\FD|RAM|ram_block~731_q ),
	.datac(\FD|RAM|ram_block~1755_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2930_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2930 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~2930 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2933 (
// Equation(s):
// \FD|RAM|ram_block~2933_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout ) # ((\FD|RAM|ram_block~2930_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (!\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~2932_combout )))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2932_combout ),
	.datad(\FD|RAM|ram_block~2930_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2933_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2933 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~2933 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2936 (
// Equation(s):
// \FD|RAM|ram_block~2936_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2933_combout  & ((\FD|RAM|ram_block~2935_combout ))) # (!\FD|RAM|ram_block~2933_combout  & (\FD|RAM|ram_block~2928_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2933_combout ))))

	.dataa(\FD|RAM|ram_block~2928_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2935_combout ),
	.datad(\FD|RAM|ram_block~2933_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2936_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2936 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2936 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N18
cycloneive_lcell_comb \FD|RAM|ram_block~955feeder (
// Equation(s):
// \FD|RAM|ram_block~955feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~955feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~955feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~955feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N19
dffeas \FD|RAM|ram_block~955 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~955feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~955 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~955 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N3
dffeas \FD|RAM|ram_block~1979 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1979 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1979 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1467feeder (
// Equation(s):
// \FD|RAM|ram_block~1467feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1467feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1467feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1467feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N5
dffeas \FD|RAM|ram_block~1467 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1467feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1467 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1467 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N5
dffeas \FD|RAM|ram_block~443 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~443 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~443 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2954 (
// Equation(s):
// \FD|RAM|ram_block~2954_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1467_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~443_q )))))

	.dataa(\FD|RAM|ram_block~1467_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~443_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2954_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2954 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2954 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2955 (
// Equation(s):
// \FD|RAM|ram_block~2955_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2954_combout  & ((\FD|RAM|ram_block~1979_q ))) # (!\FD|RAM|ram_block~2954_combout  & (\FD|RAM|ram_block~955_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2954_combout ))))

	.dataa(\FD|RAM|ram_block~955_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~1979_q ),
	.datad(\FD|RAM|ram_block~2954_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2955_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2955 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2955 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N4
cycloneive_lcell_comb \FD|RAM|ram_block~699feeder (
// Equation(s):
// \FD|RAM|ram_block~699feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~699feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~699feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~699feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N5
dffeas \FD|RAM|ram_block~699 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~699feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~699 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~699 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N15
dffeas \FD|RAM|ram_block~1723 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1723 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1723 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1211feeder (
// Equation(s):
// \FD|RAM|ram_block~1211feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1211feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1211feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1211feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N13
dffeas \FD|RAM|ram_block~1211 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1211feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1211 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1211 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N23
dffeas \FD|RAM|ram_block~187 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~187 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~187 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2947 (
// Equation(s):
// \FD|RAM|ram_block~2947_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1211_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~187_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1211_q ),
	.datac(\FD|RAM|ram_block~187_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2947_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2947 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2947 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2948 (
// Equation(s):
// \FD|RAM|ram_block~2948_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2947_combout  & ((\FD|RAM|ram_block~1723_q ))) # (!\FD|RAM|ram_block~2947_combout  & (\FD|RAM|ram_block~699_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2947_combout ))))

	.dataa(\FD|RAM|ram_block~699_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~1723_q ),
	.datad(\FD|RAM|ram_block~2947_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2948_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2948 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2948 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N14
cycloneive_lcell_comb \FD|RAM|ram_block~1083feeder (
// Equation(s):
// \FD|RAM|ram_block~1083feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1083feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1083feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1083feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N15
dffeas \FD|RAM|ram_block~1083 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1083feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1083_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1083 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1083 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y26_N29
dffeas \FD|RAM|ram_block~1595 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1595 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1595 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N28
cycloneive_lcell_comb \FD|RAM|ram_block~571feeder (
// Equation(s):
// \FD|RAM|ram_block~571feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~571feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~571feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~571feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N29
dffeas \FD|RAM|ram_block~571 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~571feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~571 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~571 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N31
dffeas \FD|RAM|ram_block~59 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~59 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2951 (
// Equation(s):
// \FD|RAM|ram_block~2951_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~571_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~59_q )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~571_q ),
	.datac(\FD|RAM|ram_block~59_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2951_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2951 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2951 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2952 (
// Equation(s):
// \FD|RAM|ram_block~2952_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2951_combout  & ((\FD|RAM|ram_block~1595_q ))) # (!\FD|RAM|ram_block~2951_combout  & (\FD|RAM|ram_block~1083_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~2951_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1083_q ),
	.datac(\FD|RAM|ram_block~1595_q ),
	.datad(\FD|RAM|ram_block~2951_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2952_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2952 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2952 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N30
cycloneive_lcell_comb \FD|RAM|ram_block~1339feeder (
// Equation(s):
// \FD|RAM|ram_block~1339feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1339feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1339feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1339feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N31
dffeas \FD|RAM|ram_block~1339 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1339feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1339 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1339 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N27
dffeas \FD|RAM|ram_block~1851 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1851 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1851 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N31
dffeas \FD|RAM|ram_block~315 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~315 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~315 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N20
cycloneive_lcell_comb \FD|RAM|ram_block~827feeder (
// Equation(s):
// \FD|RAM|ram_block~827feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~827feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~827feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~827feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N21
dffeas \FD|RAM|ram_block~827 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~827feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~827 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~827 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2949 (
// Equation(s):
// \FD|RAM|ram_block~2949_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout ) # ((\FD|RAM|ram_block~827_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (!\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~315_q )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~315_q ),
	.datad(\FD|RAM|ram_block~827_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2949_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2949 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~2949 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2950 (
// Equation(s):
// \FD|RAM|ram_block~2950_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2949_combout  & ((\FD|RAM|ram_block~1851_q ))) # (!\FD|RAM|ram_block~2949_combout  & (\FD|RAM|ram_block~1339_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~2949_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1339_q ),
	.datac(\FD|RAM|ram_block~1851_q ),
	.datad(\FD|RAM|ram_block~2949_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2950_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2950 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2950 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2953 (
// Equation(s):
// \FD|RAM|ram_block~2953_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (\FD|ULA|MUX|Mux28~1_combout )) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2950_combout ))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (\FD|RAM|ram_block~2952_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2952_combout ),
	.datad(\FD|RAM|ram_block~2950_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2953_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2953 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~2953 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2956 (
// Equation(s):
// \FD|RAM|ram_block~2956_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2953_combout  & (\FD|RAM|ram_block~2955_combout )) # (!\FD|RAM|ram_block~2953_combout  & ((\FD|RAM|ram_block~2948_combout ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2953_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~2955_combout ),
	.datac(\FD|RAM|ram_block~2948_combout ),
	.datad(\FD|RAM|ram_block~2953_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2956_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2956 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2956 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N24
cycloneive_lcell_comb \FD|RAM|ram_block~763feeder (
// Equation(s):
// \FD|RAM|ram_block~763feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~763feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~763feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~763feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N25
dffeas \FD|RAM|ram_block~763 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~763feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~763 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~763 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y31_N21
dffeas \FD|RAM|ram_block~1787 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1787 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1787 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1275feeder (
// Equation(s):
// \FD|RAM|ram_block~1275feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1275feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1275feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1275feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N29
dffeas \FD|RAM|ram_block~1275 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1275feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1275 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1275 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y32_N11
dffeas \FD|RAM|ram_block~251 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~251 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~251 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2937 (
// Equation(s):
// \FD|RAM|ram_block~2937_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1275_q ) # ((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (((\FD|RAM|ram_block~251_q  & !\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1275_q ),
	.datac(\FD|RAM|ram_block~251_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2937_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2937 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2937 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2938 (
// Equation(s):
// \FD|RAM|ram_block~2938_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2937_combout  & ((\FD|RAM|ram_block~1787_q ))) # (!\FD|RAM|ram_block~2937_combout  & (\FD|RAM|ram_block~763_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2937_combout ))))

	.dataa(\FD|RAM|ram_block~763_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~1787_q ),
	.datad(\FD|RAM|ram_block~2937_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2938_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2938 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2938 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1019feeder (
// Equation(s):
// \FD|RAM|ram_block~1019feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1019feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1019feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1019feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N1
dffeas \FD|RAM|ram_block~1019 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1019feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1019 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1019 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y31_N27
dffeas \FD|RAM|ram_block~2043 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2043_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2043 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2043 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N6
cycloneive_lcell_comb \FD|RAM|ram_block~1531feeder (
// Equation(s):
// \FD|RAM|ram_block~1531feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1531feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1531feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1531feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N7
dffeas \FD|RAM|ram_block~1531 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1531feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1531 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1531 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N21
dffeas \FD|RAM|ram_block~507 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~507 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~507 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2944 (
// Equation(s):
// \FD|RAM|ram_block~2944_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1531_q ) # ((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (((\FD|RAM|ram_block~507_q  & !\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|RAM|ram_block~1531_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~507_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2944_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2944 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2944 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2945 (
// Equation(s):
// \FD|RAM|ram_block~2945_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2944_combout  & ((\FD|RAM|ram_block~2043_q ))) # (!\FD|RAM|ram_block~2944_combout  & (\FD|RAM|ram_block~1019_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2944_combout ))))

	.dataa(\FD|RAM|ram_block~1019_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~2043_q ),
	.datad(\FD|RAM|ram_block~2944_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2945_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2945 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2945 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N3
dffeas \FD|RAM|ram_block~379 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~379 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~379 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N16
cycloneive_lcell_comb \FD|RAM|ram_block~891feeder (
// Equation(s):
// \FD|RAM|ram_block~891feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~891feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~891feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~891feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N17
dffeas \FD|RAM|ram_block~891 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~891feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~891 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~891 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2939 (
// Equation(s):
// \FD|RAM|ram_block~2939_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout )) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~891_q ))) # (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~379_q 
// ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~379_q ),
	.datad(\FD|RAM|ram_block~891_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2939_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2939 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~2939 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N9
dffeas \FD|RAM|ram_block~1915 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1915 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1915 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N6
cycloneive_lcell_comb \FD|RAM|ram_block~1403feeder (
// Equation(s):
// \FD|RAM|ram_block~1403feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1403feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1403feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1403feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N7
dffeas \FD|RAM|ram_block~1403 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1403feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1403 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1403 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2940 (
// Equation(s):
// \FD|RAM|ram_block~2940_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2939_combout  & (\FD|RAM|ram_block~1915_q )) # (!\FD|RAM|ram_block~2939_combout  & ((\FD|RAM|ram_block~1403_q ))))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (\FD|RAM|ram_block~2939_combout ))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~2939_combout ),
	.datac(\FD|RAM|ram_block~1915_q ),
	.datad(\FD|RAM|ram_block~1403_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2940_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2940 .lut_mask = 16'hE6C4;
defparam \FD|RAM|ram_block~2940 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N16
cycloneive_lcell_comb \FD|RAM|ram_block~635feeder (
// Equation(s):
// \FD|RAM|ram_block~635feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~635feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~635feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~635feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N17
dffeas \FD|RAM|ram_block~635 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~635feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~635 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~635 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y32_N3
dffeas \FD|RAM|ram_block~123 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~123 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~123 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2941 (
// Equation(s):
// \FD|RAM|ram_block~2941_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~635_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~123_q )))))

	.dataa(\FD|RAM|ram_block~635_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~123_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2941_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2941 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2941 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1147feeder (
// Equation(s):
// \FD|RAM|ram_block~1147feeder_combout  = \FD|BANCO_REG|saidaB[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1147feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1147feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1147feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N19
dffeas \FD|RAM|ram_block~1147 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1147feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1147 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1147 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y36_N17
dffeas \FD|RAM|ram_block~1659 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[20]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1659 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1659 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2942 (
// Equation(s):
// \FD|RAM|ram_block~2942_combout  = (\FD|RAM|ram_block~2941_combout  & (((\FD|RAM|ram_block~1659_q ) # (!\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|RAM|ram_block~2941_combout  & (\FD|RAM|ram_block~1147_q  & ((\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~2941_combout ),
	.datab(\FD|RAM|ram_block~1147_q ),
	.datac(\FD|RAM|ram_block~1659_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2942_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2942 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~2942 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2943 (
// Equation(s):
// \FD|RAM|ram_block~2943_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~2940_combout )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~2942_combout )))))

	.dataa(\FD|RAM|ram_block~2940_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2942_combout ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2943_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2943 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2943 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2946 (
// Equation(s):
// \FD|RAM|ram_block~2946_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2943_combout  & ((\FD|RAM|ram_block~2945_combout ))) # (!\FD|RAM|ram_block~2943_combout  & (\FD|RAM|ram_block~2938_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2943_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~2938_combout ),
	.datac(\FD|RAM|ram_block~2945_combout ),
	.datad(\FD|RAM|ram_block~2943_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2946_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2946 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2946 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2957 (
// Equation(s):
// \FD|RAM|ram_block~2957_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout ) # (\FD|RAM|ram_block~2946_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (\FD|RAM|ram_block~2956_combout  & (!\FD|ULA|MUX|Mux31~1_combout )))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~2956_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~2946_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2957_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2957 .lut_mask = 16'hAEA4;
defparam \FD|RAM|ram_block~2957 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2968 (
// Equation(s):
// \FD|RAM|ram_block~2968_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2957_combout  & (\FD|RAM|ram_block~2967_combout )) # (!\FD|RAM|ram_block~2957_combout  & ((\FD|RAM|ram_block~2936_combout ))))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2957_combout ))))

	.dataa(\FD|RAM|ram_block~2967_combout ),
	.datab(\FD|RAM|ram_block~2936_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~2957_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2968_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2968 .lut_mask = 16'hAFC0;
defparam \FD|RAM|ram_block~2968 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N22
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[20]~15 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[20]~15_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (((\FD|comb~0_combout  & \FD|RAM|ram_block~2968_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (\FD|ULA|MUX|Mux11~1_combout ))

	.dataa(\UCFD|HAB_LE_MEM~0_combout ),
	.datab(\FD|ULA|MUX|Mux11~1_combout ),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~2968_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[20]~15_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[20]~15 .lut_mask = 16'hE444;
defparam \FD|MUX_ULA_MEM|q[20]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y34_N9
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[22] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[21]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N8
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[21]~25 (
// Equation(s):
// \FD|BANCO_REG|saidaB[21]~25_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [22]))) # (!\FD|BANCO_REG|Mux63~4_combout  & 
// (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a11 ))))

	.dataa(\FD|BANCO_REG|Equal1~0_combout ),
	.datab(\FD|BANCO_REG|Mux63~4_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a11 ),
	.datad(\FD|BANCO_REG|registrador_rtl_1_bypass [22]),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[21]~25 .lut_mask = 16'hA820;
defparam \FD|BANCO_REG|saidaB[21]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2044feeder (
// Equation(s):
// \FD|RAM|ram_block~2044feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2044feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2044feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2044feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N11
dffeas \FD|RAM|ram_block~2044 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2044feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2044_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2044 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2044 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N17
dffeas \FD|RAM|ram_block~1532 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1532 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1532 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1020feeder (
// Equation(s):
// \FD|RAM|ram_block~1020feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1020feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1020feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1020feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N21
dffeas \FD|RAM|ram_block~1020 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1020feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1020 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1020 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N11
dffeas \FD|RAM|ram_block~508 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~508 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~508 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3000 (
// Equation(s):
// \FD|RAM|ram_block~3000_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~1020_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~508_q )))))

	.dataa(\FD|RAM|ram_block~1020_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~508_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3000_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3000 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3000 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N16
cycloneive_lcell_comb \FD|RAM|ram_block~3001 (
// Equation(s):
// \FD|RAM|ram_block~3001_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3000_combout  & (\FD|RAM|ram_block~2044_q )) # (!\FD|RAM|ram_block~3000_combout  & ((\FD|RAM|ram_block~1532_q ))))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~3000_combout ))))

	.dataa(\FD|RAM|ram_block~2044_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~1532_q ),
	.datad(\FD|RAM|ram_block~3000_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3001_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3001 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~3001 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2076feeder (
// Equation(s):
// \FD|RAM|ram_block~2076feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2076feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2076feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~2076feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N7
dffeas \FD|RAM|ram_block~2076 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2076feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2076_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2076 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2076 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N7
dffeas \FD|RAM|ram_block~1052 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1052_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1052 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1052 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1564feeder (
// Equation(s):
// \FD|RAM|ram_block~1564feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1564feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1564feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1564feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N17
dffeas \FD|RAM|ram_block~1564 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1564feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1564 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1564 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N23
dffeas \FD|RAM|ram_block~540 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~540 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~540 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3007 (
// Equation(s):
// \FD|RAM|ram_block~3007_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1564_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~540_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1564_q ),
	.datac(\FD|RAM|ram_block~540_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3007_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3007 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3007 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3008 (
// Equation(s):
// \FD|RAM|ram_block~3008_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3007_combout  & (\FD|RAM|ram_block~2076_q )) # (!\FD|RAM|ram_block~3007_combout  & ((\FD|RAM|ram_block~1052_q ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3007_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~2076_q ),
	.datac(\FD|RAM|ram_block~1052_q ),
	.datad(\FD|RAM|ram_block~3007_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3008_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3008 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~3008 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N10
cycloneive_lcell_comb \FD|RAM|ram_block~956feeder (
// Equation(s):
// \FD|RAM|ram_block~956feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~956feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~956feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~956feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N11
dffeas \FD|RAM|ram_block~956 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~956feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~956 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~956 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N19
dffeas \FD|RAM|ram_block~444 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~444 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~444 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3004 (
// Equation(s):
// \FD|RAM|ram_block~3004_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~956_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~444_q )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~956_q ),
	.datac(\FD|RAM|ram_block~444_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3004_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3004 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3004 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N7
dffeas \FD|RAM|ram_block~1980 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1980 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1980 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1468feeder (
// Equation(s):
// \FD|RAM|ram_block~1468feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1468feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1468feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1468feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N17
dffeas \FD|RAM|ram_block~1468 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1468feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1468 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1468 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3005 (
// Equation(s):
// \FD|RAM|ram_block~3005_combout  = (\FD|RAM|ram_block~3004_combout  & (((\FD|RAM|ram_block~1980_q )) # (!\FD|ULA|MUX|Mux26~1_combout ))) # (!\FD|RAM|ram_block~3004_combout  & (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1468_q ))))

	.dataa(\FD|RAM|ram_block~3004_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~1980_q ),
	.datad(\FD|RAM|ram_block~1468_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3005_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3005 .lut_mask = 16'hE6A2;
defparam \FD|RAM|ram_block~3005 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N8
cycloneive_lcell_comb \FD|RAM|ram_block~988feeder (
// Equation(s):
// \FD|RAM|ram_block~988feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~988feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~988feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~988feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N9
dffeas \FD|RAM|ram_block~988 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~988feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~988 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~988 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N11
dffeas \FD|RAM|ram_block~2012 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2012 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2012 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1500feeder (
// Equation(s):
// \FD|RAM|ram_block~1500feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1500feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1500feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1500feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N9
dffeas \FD|RAM|ram_block~1500 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1500feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1500 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1500 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N27
dffeas \FD|RAM|ram_block~476 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~476 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~476 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3002 (
// Equation(s):
// \FD|RAM|ram_block~3002_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1500_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~476_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1500_q ),
	.datac(\FD|RAM|ram_block~476_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3002_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3002 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3002 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3003 (
// Equation(s):
// \FD|RAM|ram_block~3003_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3002_combout  & ((\FD|RAM|ram_block~2012_q ))) # (!\FD|RAM|ram_block~3002_combout  & (\FD|RAM|ram_block~988_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3002_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~988_q ),
	.datac(\FD|RAM|ram_block~2012_q ),
	.datad(\FD|RAM|ram_block~3002_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3003_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3003 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3003 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3006 (
// Equation(s):
// \FD|RAM|ram_block~3006_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3003_combout ))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (\FD|RAM|ram_block~3005_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~3005_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~3003_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3006_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3006 .lut_mask = 16'hF4A4;
defparam \FD|RAM|ram_block~3006 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N8
cycloneive_lcell_comb \FD|RAM|ram_block~3009 (
// Equation(s):
// \FD|RAM|ram_block~3009_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3006_combout  & ((\FD|RAM|ram_block~3008_combout ))) # (!\FD|RAM|ram_block~3006_combout  & (\FD|RAM|ram_block~3001_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~3006_combout ))))

	.dataa(\FD|RAM|ram_block~3001_combout ),
	.datab(\FD|RAM|ram_block~3008_combout ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|RAM|ram_block~3006_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3009_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3009 .lut_mask = 16'hCFA0;
defparam \FD|RAM|ram_block~3009 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1788feeder (
// Equation(s):
// \FD|RAM|ram_block~1788feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1788feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1788feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1788feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N25
dffeas \FD|RAM|ram_block~1788 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1788feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1788 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1788 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N22
cycloneive_lcell_comb \FD|RAM|ram_block~764feeder (
// Equation(s):
// \FD|RAM|ram_block~764feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~764feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~764feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~764feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N23
dffeas \FD|RAM|ram_block~764 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~764feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~764 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~764 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y32_N3
dffeas \FD|RAM|ram_block~252 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~252 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~252 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2969 (
// Equation(s):
// \FD|RAM|ram_block~2969_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~764_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~252_q )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~764_q ),
	.datac(\FD|RAM|ram_block~252_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2969_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2969 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2969 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N1
dffeas \FD|RAM|ram_block~1276 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1276 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1276 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2970 (
// Equation(s):
// \FD|RAM|ram_block~2970_combout  = (\FD|RAM|ram_block~2969_combout  & ((\FD|RAM|ram_block~1788_q ) # ((!\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|RAM|ram_block~2969_combout  & (((\FD|RAM|ram_block~1276_q  & \FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~1788_q ),
	.datab(\FD|RAM|ram_block~2969_combout ),
	.datac(\FD|RAM|ram_block~1276_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2970_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2970 .lut_mask = 16'hB8CC;
defparam \FD|RAM|ram_block~2970 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1820feeder (
// Equation(s):
// \FD|RAM|ram_block~1820feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1820feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1820feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1820feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N1
dffeas \FD|RAM|ram_block~1820 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1820feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1820 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1820 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N3
dffeas \FD|RAM|ram_block~796 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~796 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~796 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N21
dffeas \FD|RAM|ram_block~284 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~284 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~284 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N15
dffeas \FD|RAM|ram_block~1308 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1308 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1308 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2976 (
// Equation(s):
// \FD|RAM|ram_block~2976_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (\FD|ULA|MUX|Mux26~1_combout )) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1308_q ))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (\FD|RAM|ram_block~284_q ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~284_q ),
	.datad(\FD|RAM|ram_block~1308_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2976_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2976 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~2976 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2977 (
// Equation(s):
// \FD|RAM|ram_block~2977_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2976_combout  & (\FD|RAM|ram_block~1820_q )) # (!\FD|RAM|ram_block~2976_combout  & ((\FD|RAM|ram_block~796_q ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2976_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1820_q ),
	.datac(\FD|RAM|ram_block~796_q ),
	.datad(\FD|RAM|ram_block~2976_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2977_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2977 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2977 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N20
cycloneive_lcell_comb \FD|RAM|ram_block~700feeder (
// Equation(s):
// \FD|RAM|ram_block~700feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~700feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~700feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~700feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N21
dffeas \FD|RAM|ram_block~700 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~700feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~700 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~700 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N13
dffeas \FD|RAM|ram_block~188 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~188 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~188 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2973 (
// Equation(s):
// \FD|RAM|ram_block~2973_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~700_q ) # ((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (((\FD|RAM|ram_block~188_q  & !\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~700_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~188_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2973_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2973 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2973 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
cycloneive_lcell_comb \FD|RAM|ram_block~1212feeder (
// Equation(s):
// \FD|RAM|ram_block~1212feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1212feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1212feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1212feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N23
dffeas \FD|RAM|ram_block~1212 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1212feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1212 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1212 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N19
dffeas \FD|RAM|ram_block~1724 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1724 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1724 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2974 (
// Equation(s):
// \FD|RAM|ram_block~2974_combout  = (\FD|RAM|ram_block~2973_combout  & (((\FD|RAM|ram_block~1724_q ) # (!\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|RAM|ram_block~2973_combout  & (\FD|RAM|ram_block~1212_q  & ((\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~2973_combout ),
	.datab(\FD|RAM|ram_block~1212_q ),
	.datac(\FD|RAM|ram_block~1724_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2974_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2974 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~2974 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneive_lcell_comb \FD|RAM|ram_block~732feeder (
// Equation(s):
// \FD|RAM|ram_block~732feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~732feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~732feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~732feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N3
dffeas \FD|RAM|ram_block~732 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~732feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~732 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~732 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1244feeder (
// Equation(s):
// \FD|RAM|ram_block~1244feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1244feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1244feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1244feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N9
dffeas \FD|RAM|ram_block~1244 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1244feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1244 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1244 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N7
dffeas \FD|RAM|ram_block~220 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~220 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~220 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2971 (
// Equation(s):
// \FD|RAM|ram_block~2971_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1244_q ) # ((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (((\FD|RAM|ram_block~220_q  & !\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1244_q ),
	.datac(\FD|RAM|ram_block~220_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2971_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2971 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2971 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N13
dffeas \FD|RAM|ram_block~1756 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1756 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1756 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2972 (
// Equation(s):
// \FD|RAM|ram_block~2972_combout  = (\FD|RAM|ram_block~2971_combout  & (((\FD|RAM|ram_block~1756_q ) # (!\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|RAM|ram_block~2971_combout  & (\FD|RAM|ram_block~732_q  & ((\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|RAM|ram_block~732_q ),
	.datab(\FD|RAM|ram_block~2971_combout ),
	.datac(\FD|RAM|ram_block~1756_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2972_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2972 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~2972 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2975 (
// Equation(s):
// \FD|RAM|ram_block~2975_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2972_combout ))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (\FD|RAM|ram_block~2974_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~2974_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~2972_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2975_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2975 .lut_mask = 16'hF4A4;
defparam \FD|RAM|ram_block~2975 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2978 (
// Equation(s):
// \FD|RAM|ram_block~2978_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2975_combout  & ((\FD|RAM|ram_block~2977_combout ))) # (!\FD|RAM|ram_block~2975_combout  & (\FD|RAM|ram_block~2970_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2975_combout ))))

	.dataa(\FD|RAM|ram_block~2970_combout ),
	.datab(\FD|RAM|ram_block~2977_combout ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|RAM|ram_block~2975_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2978_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2978 .lut_mask = 16'hCFA0;
defparam \FD|RAM|ram_block~2978 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N16
cycloneive_lcell_comb \FD|RAM|ram_block~604feeder (
// Equation(s):
// \FD|RAM|ram_block~604feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~604feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~604feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~604feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N17
dffeas \FD|RAM|ram_block~604 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~604feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~604 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~604 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N23
dffeas \FD|RAM|ram_block~1628 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1628 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1628 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1116feeder (
// Equation(s):
// \FD|RAM|ram_block~1116feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1116feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1116feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1116feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N13
dffeas \FD|RAM|ram_block~1116 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1116 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1116 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N31
dffeas \FD|RAM|ram_block~92 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~92 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~92 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2989 (
// Equation(s):
// \FD|RAM|ram_block~2989_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1116_q ) # ((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (((\FD|RAM|ram_block~92_q  & !\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1116_q ),
	.datac(\FD|RAM|ram_block~92_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2989_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2989 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2989 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2990 (
// Equation(s):
// \FD|RAM|ram_block~2990_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2989_combout  & ((\FD|RAM|ram_block~1628_q ))) # (!\FD|RAM|ram_block~2989_combout  & (\FD|RAM|ram_block~604_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2989_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~604_q ),
	.datac(\FD|RAM|ram_block~1628_q ),
	.datad(\FD|RAM|ram_block~2989_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2990_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2990 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2990 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N10
cycloneive_lcell_comb \FD|RAM|ram_block~1180feeder (
// Equation(s):
// \FD|RAM|ram_block~1180feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1180feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1180feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1180feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N11
dffeas \FD|RAM|ram_block~1180 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1180feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1180 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1180 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N5
dffeas \FD|RAM|ram_block~156 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~156 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~156 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2996 (
// Equation(s):
// \FD|RAM|ram_block~2996_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1180_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~156_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1180_q ),
	.datac(\FD|RAM|ram_block~156_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2996_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2996 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2996 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N11
dffeas \FD|RAM|ram_block~1692 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1692 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1692 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N0
cycloneive_lcell_comb \FD|RAM|ram_block~668feeder (
// Equation(s):
// \FD|RAM|ram_block~668feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~668feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~668feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~668feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N1
dffeas \FD|RAM|ram_block~668 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~668feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~668 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~668 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2997 (
// Equation(s):
// \FD|RAM|ram_block~2997_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2996_combout  & (\FD|RAM|ram_block~1692_q )) # (!\FD|RAM|ram_block~2996_combout  & ((\FD|RAM|ram_block~668_q ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (\FD|RAM|ram_block~2996_combout ))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~2996_combout ),
	.datac(\FD|RAM|ram_block~1692_q ),
	.datad(\FD|RAM|ram_block~668_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2997_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2997 .lut_mask = 16'hE6C4;
defparam \FD|RAM|ram_block~2997 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N6
cycloneive_lcell_comb \FD|RAM|ram_block~572feeder (
// Equation(s):
// \FD|RAM|ram_block~572feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~572feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~572feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~572feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N7
dffeas \FD|RAM|ram_block~572 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~572feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~572 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~572 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N21
dffeas \FD|RAM|ram_block~60 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~60 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2993 (
// Equation(s):
// \FD|RAM|ram_block~2993_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~572_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~60_q )))))

	.dataa(\FD|RAM|ram_block~572_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~60_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2993_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2993 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2993 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N5
dffeas \FD|RAM|ram_block~1596 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1596 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1596 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N22
cycloneive_lcell_comb \FD|RAM|ram_block~1084feeder (
// Equation(s):
// \FD|RAM|ram_block~1084feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1084feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1084feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1084feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N23
dffeas \FD|RAM|ram_block~1084 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1084feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1084_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1084 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1084 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2994 (
// Equation(s):
// \FD|RAM|ram_block~2994_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2993_combout  & (\FD|RAM|ram_block~1596_q )) # (!\FD|RAM|ram_block~2993_combout  & ((\FD|RAM|ram_block~1084_q ))))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (\FD|RAM|ram_block~2993_combout ))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~2993_combout ),
	.datac(\FD|RAM|ram_block~1596_q ),
	.datad(\FD|RAM|ram_block~1084_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2994_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2994 .lut_mask = 16'hE6C4;
defparam \FD|RAM|ram_block~2994 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N26
cycloneive_lcell_comb \FD|RAM|ram_block~636feeder (
// Equation(s):
// \FD|RAM|ram_block~636feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~636feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~636feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~636feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N27
dffeas \FD|RAM|ram_block~636 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~636feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~636 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~636 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y32_N5
dffeas \FD|RAM|ram_block~124 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~124 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~124 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2991 (
// Equation(s):
// \FD|RAM|ram_block~2991_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~636_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~124_q )))))

	.dataa(\FD|RAM|ram_block~636_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~124_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2991_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2991 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2991 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N30
cycloneive_lcell_comb \FD|RAM|ram_block~1148feeder (
// Equation(s):
// \FD|RAM|ram_block~1148feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1148feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1148feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1148feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N31
dffeas \FD|RAM|ram_block~1148 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1148feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1148 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1148 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y36_N27
dffeas \FD|RAM|ram_block~1660 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1660 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1660 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2992 (
// Equation(s):
// \FD|RAM|ram_block~2992_combout  = (\FD|RAM|ram_block~2991_combout  & (((\FD|RAM|ram_block~1660_q ) # (!\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|RAM|ram_block~2991_combout  & (\FD|RAM|ram_block~1148_q  & ((\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~2991_combout ),
	.datab(\FD|RAM|ram_block~1148_q ),
	.datac(\FD|RAM|ram_block~1660_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2992_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2992 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~2992 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2995 (
// Equation(s):
// \FD|RAM|ram_block~2995_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout ) # (\FD|RAM|ram_block~2992_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (\FD|RAM|ram_block~2994_combout  & (!\FD|ULA|MUX|Mux31~1_combout )))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~2994_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~2992_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2995_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2995 .lut_mask = 16'hAEA4;
defparam \FD|RAM|ram_block~2995 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2998 (
// Equation(s):
// \FD|RAM|ram_block~2998_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2995_combout  & ((\FD|RAM|ram_block~2997_combout ))) # (!\FD|RAM|ram_block~2995_combout  & (\FD|RAM|ram_block~2990_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2995_combout ))))

	.dataa(\FD|RAM|ram_block~2990_combout ),
	.datab(\FD|RAM|ram_block~2997_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~2995_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2998_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2998 .lut_mask = 16'hCFA0;
defparam \FD|RAM|ram_block~2998 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N30
cycloneive_lcell_comb \FD|RAM|ram_block~860feeder (
// Equation(s):
// \FD|RAM|ram_block~860feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~860feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~860feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~860feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N31
dffeas \FD|RAM|ram_block~860 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~860feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~860 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~860 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N31
dffeas \FD|RAM|ram_block~1884 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1884 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1884 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1372feeder (
// Equation(s):
// \FD|RAM|ram_block~1372feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1372feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1372feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1372feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N17
dffeas \FD|RAM|ram_block~1372 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1372feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1372 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1372 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N27
dffeas \FD|RAM|ram_block~348 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~348 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~348 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2979 (
// Equation(s):
// \FD|RAM|ram_block~2979_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1372_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~348_q )))))

	.dataa(\FD|RAM|ram_block~1372_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~348_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2979_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2979 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2979 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2980 (
// Equation(s):
// \FD|RAM|ram_block~2980_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2979_combout  & ((\FD|RAM|ram_block~1884_q ))) # (!\FD|RAM|ram_block~2979_combout  & (\FD|RAM|ram_block~860_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2979_combout ))))

	.dataa(\FD|RAM|ram_block~860_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~1884_q ),
	.datad(\FD|RAM|ram_block~2979_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2980_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2980 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2980 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N6
cycloneive_lcell_comb \FD|RAM|ram_block~924feeder (
// Equation(s):
// \FD|RAM|ram_block~924feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~924feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~924feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~924feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N7
dffeas \FD|RAM|ram_block~924 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~924feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~924 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~924 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N30
cycloneive_lcell_comb \FD|RAM|ram_block~1436feeder (
// Equation(s):
// \FD|RAM|ram_block~1436feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1436feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1436feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1436feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N31
dffeas \FD|RAM|ram_block~1436 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1436feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1436 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1436 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N7
dffeas \FD|RAM|ram_block~412 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~412 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~412 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2986 (
// Equation(s):
// \FD|RAM|ram_block~2986_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1436_q ) # ((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (((\FD|RAM|ram_block~412_q  & !\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1436_q ),
	.datac(\FD|RAM|ram_block~412_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2986_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2986 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2986 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N25
dffeas \FD|RAM|ram_block~1948 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1948 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1948 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2987 (
// Equation(s):
// \FD|RAM|ram_block~2987_combout  = (\FD|RAM|ram_block~2986_combout  & (((\FD|RAM|ram_block~1948_q ) # (!\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|RAM|ram_block~2986_combout  & (\FD|RAM|ram_block~924_q  & ((\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|RAM|ram_block~924_q ),
	.datab(\FD|RAM|ram_block~2986_combout ),
	.datac(\FD|RAM|ram_block~1948_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2987_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2987 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~2987 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1340feeder (
// Equation(s):
// \FD|RAM|ram_block~1340feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1340feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1340feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1340feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N1
dffeas \FD|RAM|ram_block~1340 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1340feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1340 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1340 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N9
dffeas \FD|RAM|ram_block~1852 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1852 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1852 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N28
cycloneive_lcell_comb \FD|RAM|ram_block~828feeder (
// Equation(s):
// \FD|RAM|ram_block~828feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~828feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~828feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~828feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N29
dffeas \FD|RAM|ram_block~828 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~828feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~828 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~828 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N19
dffeas \FD|RAM|ram_block~316 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~316 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~316 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2983 (
// Equation(s):
// \FD|RAM|ram_block~2983_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~828_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~316_q )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~828_q ),
	.datac(\FD|RAM|ram_block~316_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2983_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2983 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2983 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2984 (
// Equation(s):
// \FD|RAM|ram_block~2984_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2983_combout  & ((\FD|RAM|ram_block~1852_q ))) # (!\FD|RAM|ram_block~2983_combout  & (\FD|RAM|ram_block~1340_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~2983_combout ))))

	.dataa(\FD|RAM|ram_block~1340_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~1852_q ),
	.datad(\FD|RAM|ram_block~2983_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2984_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2984 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2984 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N21
dffeas \FD|RAM|ram_block~380 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~380 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~380 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N18
cycloneive_lcell_comb \FD|RAM|ram_block~892feeder (
// Equation(s):
// \FD|RAM|ram_block~892feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~892feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~892feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~892feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N19
dffeas \FD|RAM|ram_block~892 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~892feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~892 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~892 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2981 (
// Equation(s):
// \FD|RAM|ram_block~2981_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout )) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~892_q ))) # (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~380_q 
// ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~380_q ),
	.datad(\FD|RAM|ram_block~892_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2981_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2981 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~2981 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1404feeder (
// Equation(s):
// \FD|RAM|ram_block~1404feeder_combout  = \FD|BANCO_REG|saidaB[21]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1404feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1404feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1404feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N1
dffeas \FD|RAM|ram_block~1404 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1404feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1404 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1404 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y33_N15
dffeas \FD|RAM|ram_block~1916 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[21]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1916 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1916 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2982 (
// Equation(s):
// \FD|RAM|ram_block~2982_combout  = (\FD|RAM|ram_block~2981_combout  & (((\FD|RAM|ram_block~1916_q ) # (!\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|RAM|ram_block~2981_combout  & (\FD|RAM|ram_block~1404_q  & ((\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~2981_combout ),
	.datab(\FD|RAM|ram_block~1404_q ),
	.datac(\FD|RAM|ram_block~1916_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2982_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2982 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~2982 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2985 (
// Equation(s):
// \FD|RAM|ram_block~2985_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout ) # (\FD|RAM|ram_block~2982_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (\FD|RAM|ram_block~2984_combout  & (!\FD|ULA|MUX|Mux31~1_combout )))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~2984_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~2982_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2985_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2985 .lut_mask = 16'hAEA4;
defparam \FD|RAM|ram_block~2985 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2988 (
// Equation(s):
// \FD|RAM|ram_block~2988_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2985_combout  & ((\FD|RAM|ram_block~2987_combout ))) # (!\FD|RAM|ram_block~2985_combout  & (\FD|RAM|ram_block~2980_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2985_combout ))))

	.dataa(\FD|RAM|ram_block~2980_combout ),
	.datab(\FD|RAM|ram_block~2987_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~2985_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2988_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2988 .lut_mask = 16'hCFA0;
defparam \FD|RAM|ram_block~2988 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2999 (
// Equation(s):
// \FD|RAM|ram_block~2999_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (\FD|ULA|MUX|Mux28~1_combout )) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2988_combout ))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (\FD|RAM|ram_block~2998_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2998_combout ),
	.datad(\FD|RAM|ram_block~2988_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2999_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2999 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~2999 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N2
cycloneive_lcell_comb \FD|RAM|ram_block~3010 (
// Equation(s):
// \FD|RAM|ram_block~3010_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2999_combout  & (\FD|RAM|ram_block~3009_combout )) # (!\FD|RAM|ram_block~2999_combout  & ((\FD|RAM|ram_block~2978_combout ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2999_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~3009_combout ),
	.datac(\FD|RAM|ram_block~2978_combout ),
	.datad(\FD|RAM|ram_block~2999_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3010_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3010 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~3010 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N12
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[21]~14 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[21]~14_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (((\FD|comb~0_combout  & \FD|RAM|ram_block~3010_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (\FD|ULA|MUX|Mux10~1_combout ))

	.dataa(\FD|ULA|MUX|Mux10~1_combout ),
	.datab(\UCFD|HAB_LE_MEM~0_combout ),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~3010_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[21]~14_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[21]~14 .lut_mask = 16'hE222;
defparam \FD|MUX_ULA_MEM|q[21]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N30
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[22]~11 (
// Equation(s):
// \FD|BANCO_REG|saidaA[22]~11_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & (\FD|BANCO_REG|registrador_rtl_0_bypass [21])) # (!\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a10 
// )))))

	.dataa(\FD|BANCO_REG|registrador_rtl_0_bypass [21]),
	.datab(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a10 ),
	.datac(\FD|BANCO_REG|Mux31~1_combout ),
	.datad(\FD|BANCO_REG|Equal0~0_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[22]~11_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[22]~11 .lut_mask = 16'hAC00;
defparam \FD|BANCO_REG|saidaA[22]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N21
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[21] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[22]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N26
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[22]~25 (
// Equation(s):
// \FD|MUX_RT_IMM|q[22]~25_combout  = (\FD|MUX_RT_IMM|q[30]~15_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [21])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a10 
// )))))

	.dataa(\FD|BANCO_REG|registrador_rtl_1_bypass [21]),
	.datab(\FD|MUX_RT_IMM|q[30]~15_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a10 ),
	.datad(\FD|BANCO_REG|Mux63~4_combout ),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[22]~25_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[22]~25 .lut_mask = 16'h88C0;
defparam \FD|MUX_RT_IMM|q[22]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N8
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[21]~26 (
// Equation(s):
// \FD|MUX_RT_IMM|q[21]~26_combout  = (\FD|MUX_RT_IMM|q[30]~15_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [22])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a11 
// )))))

	.dataa(\FD|BANCO_REG|Mux63~4_combout ),
	.datab(\FD|MUX_RT_IMM|q[30]~15_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [22]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[21]~26_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[21]~26 .lut_mask = 16'hC480;
defparam \FD|MUX_RT_IMM|q[21]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N16
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[20]~20 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[20]~20_combout  = (\FD|BANCO_REG|saidaA[20]~13_combout  & ((\FD|ULA|SOMA|CarryOut[19]~19_combout ) # (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[20]~27_combout )))) # (!\FD|BANCO_REG|saidaA[20]~13_combout  & 
// (\FD|ULA|SOMA|CarryOut[19]~19_combout  & (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[20]~27_combout ))))

	.dataa(\FD|UC_ULA|q[2]~1_combout ),
	.datab(\FD|BANCO_REG|saidaA[20]~13_combout ),
	.datac(\FD|MUX_RT_IMM|q[20]~27_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[19]~19_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[20]~20 .lut_mask = 16'hDE48;
defparam \FD|ULA|SOMA|CarryOut[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N14
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[21]~21 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[21]~21_combout  = (\FD|BANCO_REG|saidaA[21]~12_combout  & ((\FD|ULA|SOMA|CarryOut[20]~20_combout ) # (\FD|MUX_RT_IMM|q[21]~26_combout  $ (\FD|UC_ULA|q[2]~1_combout )))) # (!\FD|BANCO_REG|saidaA[21]~12_combout  & 
// (\FD|ULA|SOMA|CarryOut[20]~20_combout  & (\FD|MUX_RT_IMM|q[21]~26_combout  $ (\FD|UC_ULA|q[2]~1_combout ))))

	.dataa(\FD|MUX_RT_IMM|q[21]~26_combout ),
	.datab(\FD|BANCO_REG|saidaA[21]~12_combout ),
	.datac(\FD|UC_ULA|q[2]~1_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[20]~20_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[21]~21 .lut_mask = 16'hDE48;
defparam \FD|ULA|SOMA|CarryOut[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N24
cycloneive_lcell_comb \FD|ULA|MUX|Mux9~0 (
// Equation(s):
// \FD|ULA|MUX|Mux9~0_combout  = \FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[22]~25_combout  $ (((\FD|UC_ULA|q[1]~0_combout  & \FD|ULA|SOMA|CarryOut[21]~21_combout ))))

	.dataa(\FD|UC_ULA|q[1]~0_combout ),
	.datab(\FD|UC_ULA|q[2]~1_combout ),
	.datac(\FD|MUX_RT_IMM|q[22]~25_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[21]~21_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux9~0 .lut_mask = 16'h963C;
defparam \FD|ULA|MUX|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N30
cycloneive_lcell_comb \FD|ULA|MUX|Mux9~1 (
// Equation(s):
// \FD|ULA|MUX|Mux9~1_combout  = (\FD|BANCO_REG|saidaA[22]~11_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|UC_ULA|q[0]~2_combout ) # (\FD|ULA|MUX|Mux9~0_combout ))))) # (!\FD|BANCO_REG|saidaA[22]~11_combout  & (\FD|ULA|MUX|Mux9~0_combout  & 
// (\FD|UC_ULA|q[1]~0_combout  $ (\FD|UC_ULA|q[0]~2_combout ))))

	.dataa(\FD|UC_ULA|q[1]~0_combout ),
	.datab(\FD|UC_ULA|q[0]~2_combout ),
	.datac(\FD|BANCO_REG|saidaA[22]~11_combout ),
	.datad(\FD|ULA|MUX|Mux9~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux9~1 .lut_mask = 16'h5660;
defparam \FD|ULA|MUX|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N26
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[22]~26 (
// Equation(s):
// \FD|BANCO_REG|saidaB[22]~26_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [21]))) # (!\FD|BANCO_REG|Mux63~4_combout  & 
// (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a10 ))))

	.dataa(\FD|BANCO_REG|Equal1~0_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a10 ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [21]),
	.datad(\FD|BANCO_REG|Mux63~4_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[22]~26 .lut_mask = 16'hA088;
defparam \FD|BANCO_REG|saidaB[22]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2045feeder (
// Equation(s):
// \FD|RAM|ram_block~2045feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2045feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2045feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2045feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N13
dffeas \FD|RAM|ram_block~2045 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2045feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2045_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2045 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2045 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1917feeder (
// Equation(s):
// \FD|RAM|ram_block~1917feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1917feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1917feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1917feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N21
dffeas \FD|RAM|ram_block~1917 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1917feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1917 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1917 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y35_N23
dffeas \FD|RAM|ram_block~1661 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1661 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1661 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3042 (
// Equation(s):
// \FD|RAM|ram_block~3042_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1917_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1661_q )))))

	.dataa(\FD|RAM|ram_block~1917_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1661_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3042_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3042 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3042 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N15
dffeas \FD|RAM|ram_block~1789 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1789 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1789 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3043 (
// Equation(s):
// \FD|RAM|ram_block~3043_combout  = (\FD|RAM|ram_block~3042_combout  & ((\FD|RAM|ram_block~2045_q ) # ((!\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|RAM|ram_block~3042_combout  & (((\FD|RAM|ram_block~1789_q  & \FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|RAM|ram_block~2045_q ),
	.datab(\FD|RAM|ram_block~3042_combout ),
	.datac(\FD|RAM|ram_block~1789_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3043_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3043 .lut_mask = 16'hB8CC;
defparam \FD|RAM|ram_block~3043 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2077feeder (
// Equation(s):
// \FD|RAM|ram_block~2077feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2077feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2077feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2077feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N13
dffeas \FD|RAM|ram_block~2077 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2077feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2077_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2077 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2077 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N23
dffeas \FD|RAM|ram_block~1949 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1949 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1949 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
cycloneive_lcell_comb \FD|RAM|ram_block~1821feeder (
// Equation(s):
// \FD|RAM|ram_block~1821feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1821feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1821feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1821feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N3
dffeas \FD|RAM|ram_block~1821 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1821feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1821 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1821 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N1
dffeas \FD|RAM|ram_block~1693 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1693 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1693 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3049 (
// Equation(s):
// \FD|RAM|ram_block~3049_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1821_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1693_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1821_q ),
	.datac(\FD|RAM|ram_block~1693_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3049_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3049 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3049 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3050 (
// Equation(s):
// \FD|RAM|ram_block~3050_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~3049_combout  & (\FD|RAM|ram_block~2077_q )) # (!\FD|RAM|ram_block~3049_combout  & ((\FD|RAM|ram_block~1949_q ))))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~3049_combout ))))

	.dataa(\FD|RAM|ram_block~2077_q ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~1949_q ),
	.datad(\FD|RAM|ram_block~3049_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3050_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3050 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~3050 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N26
cycloneive_lcell_comb \FD|RAM|ram_block~1725feeder (
// Equation(s):
// \FD|RAM|ram_block~1725feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1725feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1725feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1725feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N27
dffeas \FD|RAM|ram_block~1725 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1725feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1725 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1725 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N25
dffeas \FD|RAM|ram_block~1981 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1981 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1981 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1853feeder (
// Equation(s):
// \FD|RAM|ram_block~1853feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1853feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1853feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1853feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N29
dffeas \FD|RAM|ram_block~1853 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1853feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1853 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1853 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N11
dffeas \FD|RAM|ram_block~1597 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1597 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1597 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3046 (
// Equation(s):
// \FD|RAM|ram_block~3046_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1853_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1597_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1853_q ),
	.datac(\FD|RAM|ram_block~1597_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3046_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3046 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3046 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N24
cycloneive_lcell_comb \FD|RAM|ram_block~3047 (
// Equation(s):
// \FD|RAM|ram_block~3047_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~3046_combout  & ((\FD|RAM|ram_block~1981_q ))) # (!\FD|RAM|ram_block~3046_combout  & (\FD|RAM|ram_block~1725_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~3046_combout ))))

	.dataa(\FD|RAM|ram_block~1725_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1981_q ),
	.datad(\FD|RAM|ram_block~3046_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3047_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3047 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3047 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N14
cycloneive_lcell_comb \FD|RAM|ram_block~1757feeder (
// Equation(s):
// \FD|RAM|ram_block~1757feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1757feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1757feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1757feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N15
dffeas \FD|RAM|ram_block~1757 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1757feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1757 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1757 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N5
dffeas \FD|RAM|ram_block~1629 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1629 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1629 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N4
cycloneive_lcell_comb \FD|RAM|ram_block~3044 (
// Equation(s):
// \FD|RAM|ram_block~3044_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1757_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1629_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1757_q ),
	.datac(\FD|RAM|ram_block~1629_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3044_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3044 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3044 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1885feeder (
// Equation(s):
// \FD|RAM|ram_block~1885feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1885feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1885feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1885feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N25
dffeas \FD|RAM|ram_block~1885 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1885feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1885 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1885 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N3
dffeas \FD|RAM|ram_block~2013 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2013 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2013 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N2
cycloneive_lcell_comb \FD|RAM|ram_block~3045 (
// Equation(s):
// \FD|RAM|ram_block~3045_combout  = (\FD|RAM|ram_block~3044_combout  & (((\FD|RAM|ram_block~2013_q ) # (!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~3044_combout  & (\FD|RAM|ram_block~1885_q  & ((\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~3044_combout ),
	.datab(\FD|RAM|ram_block~1885_q ),
	.datac(\FD|RAM|ram_block~2013_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3045_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3045 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~3045 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N16
cycloneive_lcell_comb \FD|RAM|ram_block~3048 (
// Equation(s):
// \FD|RAM|ram_block~3048_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3045_combout ))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (\FD|RAM|ram_block~3047_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~3047_combout ),
	.datac(\FD|RAM|ram_block~3045_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3048_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3048 .lut_mask = 16'hFA44;
defparam \FD|RAM|ram_block~3048 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3051 (
// Equation(s):
// \FD|RAM|ram_block~3051_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3048_combout  & ((\FD|RAM|ram_block~3050_combout ))) # (!\FD|RAM|ram_block~3048_combout  & (\FD|RAM|ram_block~3043_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~3048_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~3043_combout ),
	.datac(\FD|RAM|ram_block~3050_combout ),
	.datad(\FD|RAM|ram_block~3048_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3051_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3051 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3051 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1437feeder (
// Equation(s):
// \FD|RAM|ram_block~1437feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1437feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1437feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1437feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N1
dffeas \FD|RAM|ram_block~1437 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1437feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1437 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1437 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N27
dffeas \FD|RAM|ram_block~1405 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1405 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1405 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1373feeder (
// Equation(s):
// \FD|RAM|ram_block~1373feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1373feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1373feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1373feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N19
dffeas \FD|RAM|ram_block~1373 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1373feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1373 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1373 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N15
dffeas \FD|RAM|ram_block~1341 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1341 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1341 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3011 (
// Equation(s):
// \FD|RAM|ram_block~3011_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1373_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1341_q )))))

	.dataa(\FD|RAM|ram_block~1373_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1341_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3011_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3011 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3011 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3012 (
// Equation(s):
// \FD|RAM|ram_block~3012_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3011_combout  & (\FD|RAM|ram_block~1437_q )) # (!\FD|RAM|ram_block~3011_combout  & ((\FD|RAM|ram_block~1405_q ))))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~3011_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1437_q ),
	.datac(\FD|RAM|ram_block~1405_q ),
	.datad(\FD|RAM|ram_block~3011_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3012_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3012 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~3012 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1501feeder (
// Equation(s):
// \FD|RAM|ram_block~1501feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1501feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1501feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1501feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N21
dffeas \FD|RAM|ram_block~1501 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1501feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1501 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1501 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N23
dffeas \FD|RAM|ram_block~1565 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1565 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1565 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N6
cycloneive_lcell_comb \FD|RAM|ram_block~1533feeder (
// Equation(s):
// \FD|RAM|ram_block~1533feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1533feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1533feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1533feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N7
dffeas \FD|RAM|ram_block~1533 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1533feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1533 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1533 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N21
dffeas \FD|RAM|ram_block~1469 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1469 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1469 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N20
cycloneive_lcell_comb \FD|RAM|ram_block~3018 (
// Equation(s):
// \FD|RAM|ram_block~3018_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1533_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1469_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~1533_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1469_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3018_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3018 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~3018 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3019 (
// Equation(s):
// \FD|RAM|ram_block~3019_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3018_combout  & ((\FD|RAM|ram_block~1565_q ))) # (!\FD|RAM|ram_block~3018_combout  & (\FD|RAM|ram_block~1501_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~3018_combout ))))

	.dataa(\FD|RAM|ram_block~1501_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~1565_q ),
	.datad(\FD|RAM|ram_block~3018_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3019_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3019 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3019 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
cycloneive_lcell_comb \FD|RAM|ram_block~1181feeder (
// Equation(s):
// \FD|RAM|ram_block~1181feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1181feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1181feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1181feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N15
dffeas \FD|RAM|ram_block~1181 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1181feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1181 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1181 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1149feeder (
// Equation(s):
// \FD|RAM|ram_block~1149feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1149feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1149feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1149feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N25
dffeas \FD|RAM|ram_block~1149 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1149feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1149 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1149 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1117feeder (
// Equation(s):
// \FD|RAM|ram_block~1117feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1117feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1117feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1117feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N29
dffeas \FD|RAM|ram_block~1117 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1117feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1117 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1085feeder (
// Equation(s):
// \FD|RAM|ram_block~1085feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1085feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1085feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1085feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N5
dffeas \FD|RAM|ram_block~1085 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1085feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1085_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1085 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1085 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
cycloneive_lcell_comb \FD|RAM|ram_block~3015 (
// Equation(s):
// \FD|RAM|ram_block~3015_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (\FD|ULA|MUX|Mux31~1_combout )) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1117_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1085_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~1117_q ),
	.datad(\FD|RAM|ram_block~1085_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3015_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3015 .lut_mask = 16'hD9C8;
defparam \FD|RAM|ram_block~3015 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N20
cycloneive_lcell_comb \FD|RAM|ram_block~3016 (
// Equation(s):
// \FD|RAM|ram_block~3016_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3015_combout  & (\FD|RAM|ram_block~1181_q )) # (!\FD|RAM|ram_block~3015_combout  & ((\FD|RAM|ram_block~1149_q ))))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~3015_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1181_q ),
	.datac(\FD|RAM|ram_block~1149_q ),
	.datad(\FD|RAM|ram_block~3015_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3016_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3016 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~3016 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N2
cycloneive_lcell_comb \FD|RAM|ram_block~1245feeder (
// Equation(s):
// \FD|RAM|ram_block~1245feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1245feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1245feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1245feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N3
dffeas \FD|RAM|ram_block~1245 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1245feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1245 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1245 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N31
dffeas \FD|RAM|ram_block~1309 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1309 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1309 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1277feeder (
// Equation(s):
// \FD|RAM|ram_block~1277feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1277feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1277feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1277feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N13
dffeas \FD|RAM|ram_block~1277 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1277feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1277 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1277 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N13
dffeas \FD|RAM|ram_block~1213 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1213 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1213 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3013 (
// Equation(s):
// \FD|RAM|ram_block~3013_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1277_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1213_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1277_q ),
	.datac(\FD|RAM|ram_block~1213_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3013_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3013 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3013 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3014 (
// Equation(s):
// \FD|RAM|ram_block~3014_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3013_combout  & ((\FD|RAM|ram_block~1309_q ))) # (!\FD|RAM|ram_block~3013_combout  & (\FD|RAM|ram_block~1245_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~3013_combout ))))

	.dataa(\FD|RAM|ram_block~1245_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~1309_q ),
	.datad(\FD|RAM|ram_block~3013_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3014_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3014 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3014 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N20
cycloneive_lcell_comb \FD|RAM|ram_block~3017 (
// Equation(s):
// \FD|RAM|ram_block~3017_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (\FD|ULA|MUX|Mux29~1_combout )) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~3014_combout ))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (\FD|RAM|ram_block~3016_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~3016_combout ),
	.datad(\FD|RAM|ram_block~3014_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3017_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3017 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~3017 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3020 (
// Equation(s):
// \FD|RAM|ram_block~3020_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~3017_combout  & ((\FD|RAM|ram_block~3019_combout ))) # (!\FD|RAM|ram_block~3017_combout  & (\FD|RAM|ram_block~3012_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~3017_combout ))))

	.dataa(\FD|RAM|ram_block~3012_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~3019_combout ),
	.datad(\FD|RAM|ram_block~3017_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3020_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3020 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3020 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
cycloneive_lcell_comb \FD|RAM|ram_block~733feeder (
// Equation(s):
// \FD|RAM|ram_block~733feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~733feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~733feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~733feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N13
dffeas \FD|RAM|ram_block~733 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~733feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~733 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~733 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N13
dffeas \FD|RAM|ram_block~989 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~989 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~989 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N10
cycloneive_lcell_comb \FD|RAM|ram_block~861feeder (
// Equation(s):
// \FD|RAM|ram_block~861feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~861feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~861feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~861feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N11
dffeas \FD|RAM|ram_block~861 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~861feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~861 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~861 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N17
dffeas \FD|RAM|ram_block~605 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~605 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~605 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N16
cycloneive_lcell_comb \FD|RAM|ram_block~3021 (
// Equation(s):
// \FD|RAM|ram_block~3021_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~861_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~605_q )))))

	.dataa(\FD|RAM|ram_block~861_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~605_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3021_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3021 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3021 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3022 (
// Equation(s):
// \FD|RAM|ram_block~3022_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~3021_combout  & ((\FD|RAM|ram_block~989_q ))) # (!\FD|RAM|ram_block~3021_combout  & (\FD|RAM|ram_block~733_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~3021_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~733_q ),
	.datac(\FD|RAM|ram_block~989_q ),
	.datad(\FD|RAM|ram_block~3021_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3022_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3022 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3022 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N8
cycloneive_lcell_comb \FD|RAM|ram_block~925feeder (
// Equation(s):
// \FD|RAM|ram_block~925feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~925feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~925feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~925feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N9
dffeas \FD|RAM|ram_block~925 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~925feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~925 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~925 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N7
dffeas \FD|RAM|ram_block~669 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~669 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~669 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3028 (
// Equation(s):
// \FD|RAM|ram_block~3028_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~925_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~669_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~925_q ),
	.datac(\FD|RAM|ram_block~669_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3028_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3028 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3028 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N28
cycloneive_lcell_comb \FD|RAM|ram_block~797feeder (
// Equation(s):
// \FD|RAM|ram_block~797feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~797feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~797feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~797feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N29
dffeas \FD|RAM|ram_block~797 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~797feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~797 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~797 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N11
dffeas \FD|RAM|ram_block~1053 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1053_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1053 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1053 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3029 (
// Equation(s):
// \FD|RAM|ram_block~3029_combout  = (\FD|RAM|ram_block~3028_combout  & (((\FD|RAM|ram_block~1053_q ) # (!\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|RAM|ram_block~3028_combout  & (\FD|RAM|ram_block~797_q  & ((\FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|RAM|ram_block~3028_combout ),
	.datab(\FD|RAM|ram_block~797_q ),
	.datac(\FD|RAM|ram_block~1053_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3029_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3029 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~3029 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N31
dffeas \FD|RAM|ram_block~637 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~637 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~637 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N0
cycloneive_lcell_comb \FD|RAM|ram_block~765feeder (
// Equation(s):
// \FD|RAM|ram_block~765feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~765feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~765feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~765feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N1
dffeas \FD|RAM|ram_block~765 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~765feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~765 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~765 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3023 (
// Equation(s):
// \FD|RAM|ram_block~3023_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (\FD|ULA|MUX|Mux29~1_combout )) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~765_q ))) # (!\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~637_q 
// ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~637_q ),
	.datad(\FD|RAM|ram_block~765_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3023_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3023 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~3023 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N28
cycloneive_lcell_comb \FD|RAM|ram_block~893feeder (
// Equation(s):
// \FD|RAM|ram_block~893feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~893feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~893feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~893feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N29
dffeas \FD|RAM|ram_block~893 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~893feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~893 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~893 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y29_N3
dffeas \FD|RAM|ram_block~1021 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1021 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1021 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N2
cycloneive_lcell_comb \FD|RAM|ram_block~3024 (
// Equation(s):
// \FD|RAM|ram_block~3024_combout  = (\FD|RAM|ram_block~3023_combout  & (((\FD|RAM|ram_block~1021_q ) # (!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~3023_combout  & (\FD|RAM|ram_block~893_q  & ((\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~3023_combout ),
	.datab(\FD|RAM|ram_block~893_q ),
	.datac(\FD|RAM|ram_block~1021_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3024_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3024 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~3024 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N20
cycloneive_lcell_comb \FD|RAM|ram_block~829feeder (
// Equation(s):
// \FD|RAM|ram_block~829feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~829feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~829feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~829feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N21
dffeas \FD|RAM|ram_block~829 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~829feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~829 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~829 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N19
dffeas \FD|RAM|ram_block~957 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~957 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~957 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N12
cycloneive_lcell_comb \FD|RAM|ram_block~701feeder (
// Equation(s):
// \FD|RAM|ram_block~701feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~701feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~701feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~701feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N13
dffeas \FD|RAM|ram_block~701 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~701feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~701 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~701 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y27_N11
dffeas \FD|RAM|ram_block~573 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~573 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~573 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3025 (
// Equation(s):
// \FD|RAM|ram_block~3025_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~701_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~573_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~701_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~573_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3025_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3025 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~3025 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3026 (
// Equation(s):
// \FD|RAM|ram_block~3026_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~3025_combout  & ((\FD|RAM|ram_block~957_q ))) # (!\FD|RAM|ram_block~3025_combout  & (\FD|RAM|ram_block~829_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~3025_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~829_q ),
	.datac(\FD|RAM|ram_block~957_q ),
	.datad(\FD|RAM|ram_block~3025_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3026_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3026 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3026 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N16
cycloneive_lcell_comb \FD|RAM|ram_block~3027 (
// Equation(s):
// \FD|RAM|ram_block~3027_combout  = (\FD|ULA|MUX|Mux31~1_combout  & (((\FD|ULA|MUX|Mux30~1_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & ((\FD|ULA|MUX|Mux30~1_combout  & (\FD|RAM|ram_block~3024_combout )) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// ((\FD|RAM|ram_block~3026_combout )))))

	.dataa(\FD|RAM|ram_block~3024_combout ),
	.datab(\FD|RAM|ram_block~3026_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|ULA|MUX|Mux30~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3027_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3027 .lut_mask = 16'hFA0C;
defparam \FD|RAM|ram_block~3027 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N8
cycloneive_lcell_comb \FD|RAM|ram_block~3030 (
// Equation(s):
// \FD|RAM|ram_block~3030_combout  = (\FD|RAM|ram_block~3027_combout  & (((\FD|RAM|ram_block~3029_combout ) # (!\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|RAM|ram_block~3027_combout  & (\FD|RAM|ram_block~3022_combout  & ((\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~3022_combout ),
	.datab(\FD|RAM|ram_block~3029_combout ),
	.datac(\FD|RAM|ram_block~3027_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3030_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3030 .lut_mask = 16'hCAF0;
defparam \FD|RAM|ram_block~3030 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N16
cycloneive_lcell_comb \FD|RAM|ram_block~509feeder (
// Equation(s):
// \FD|RAM|ram_block~509feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~509feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~509feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~509feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N17
dffeas \FD|RAM|ram_block~509 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~509feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~509 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~509 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N23
dffeas \FD|RAM|ram_block~541 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~541 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~541 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
cycloneive_lcell_comb \FD|RAM|ram_block~477feeder (
// Equation(s):
// \FD|RAM|ram_block~477feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~477feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~477feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~477feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N31
dffeas \FD|RAM|ram_block~477 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~477feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~477 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~477 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N21
dffeas \FD|RAM|ram_block~445 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~445 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~445 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N20
cycloneive_lcell_comb \FD|RAM|ram_block~3038 (
// Equation(s):
// \FD|RAM|ram_block~3038_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~477_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~445_q )))))

	.dataa(\FD|RAM|ram_block~477_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~445_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3038_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3038 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3038 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3039 (
// Equation(s):
// \FD|RAM|ram_block~3039_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3038_combout  & ((\FD|RAM|ram_block~541_q ))) # (!\FD|RAM|ram_block~3038_combout  & (\FD|RAM|ram_block~509_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~3038_combout ))))

	.dataa(\FD|RAM|ram_block~509_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~541_q ),
	.datad(\FD|RAM|ram_block~3038_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3039_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3039 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3039 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N2
cycloneive_lcell_comb \FD|RAM|ram_block~253feeder (
// Equation(s):
// \FD|RAM|ram_block~253feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~253feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~253feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~253feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N3
dffeas \FD|RAM|ram_block~253 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~253feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~253 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~253 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N19
dffeas \FD|RAM|ram_block~285 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~285 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~285 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N14
cycloneive_lcell_comb \FD|RAM|ram_block~221feeder (
// Equation(s):
// \FD|RAM|ram_block~221feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~221feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~221feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~221feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N15
dffeas \FD|RAM|ram_block~221 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~221feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~221 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~221 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N29
dffeas \FD|RAM|ram_block~189 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~189 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~189 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N28
cycloneive_lcell_comb \FD|RAM|ram_block~3031 (
// Equation(s):
// \FD|RAM|ram_block~3031_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~221_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~189_q )))))

	.dataa(\FD|RAM|ram_block~221_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~189_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3031_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3031 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3031 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3032 (
// Equation(s):
// \FD|RAM|ram_block~3032_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3031_combout  & ((\FD|RAM|ram_block~285_q ))) # (!\FD|RAM|ram_block~3031_combout  & (\FD|RAM|ram_block~253_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~3031_combout ))))

	.dataa(\FD|RAM|ram_block~253_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~285_q ),
	.datad(\FD|RAM|ram_block~3031_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3032_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3032 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3032 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N6
cycloneive_lcell_comb \FD|RAM|ram_block~413feeder (
// Equation(s):
// \FD|RAM|ram_block~413feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~413feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~413feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~413feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N7
dffeas \FD|RAM|ram_block~413 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~413feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~413 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~413 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N6
cycloneive_lcell_comb \FD|RAM|ram_block~349feeder (
// Equation(s):
// \FD|RAM|ram_block~349feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~349feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~349feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~349feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N7
dffeas \FD|RAM|ram_block~349 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~349feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~349 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~349 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N4
cycloneive_lcell_comb \FD|RAM|ram_block~317feeder (
// Equation(s):
// \FD|RAM|ram_block~317feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~317feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~317feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~317feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N5
dffeas \FD|RAM|ram_block~317 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~317feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~317 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~317 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N30
cycloneive_lcell_comb \FD|RAM|ram_block~381feeder (
// Equation(s):
// \FD|RAM|ram_block~381feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~381feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~381feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~381feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N31
dffeas \FD|RAM|ram_block~381 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~381feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~381 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~381 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N16
cycloneive_lcell_comb \FD|RAM|ram_block~3033 (
// Equation(s):
// \FD|RAM|ram_block~3033_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~381_q ) # (\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (\FD|RAM|ram_block~317_q  & ((!\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~317_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~381_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3033_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3033 .lut_mask = 16'hCCE2;
defparam \FD|RAM|ram_block~3033 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3034 (
// Equation(s):
// \FD|RAM|ram_block~3034_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3033_combout  & (\FD|RAM|ram_block~413_q )) # (!\FD|RAM|ram_block~3033_combout  & ((\FD|RAM|ram_block~349_q ))))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~3033_combout ))))

	.dataa(\FD|RAM|ram_block~413_q ),
	.datab(\FD|RAM|ram_block~349_q ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~3033_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3034_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3034 .lut_mask = 16'hAFC0;
defparam \FD|RAM|ram_block~3034 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N4
cycloneive_lcell_comb \FD|RAM|ram_block~93feeder (
// Equation(s):
// \FD|RAM|ram_block~93feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~93feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~93feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~93feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N5
dffeas \FD|RAM|ram_block~93 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~93feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~93 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N29
dffeas \FD|RAM|ram_block~157 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~157 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~157 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
cycloneive_lcell_comb \FD|RAM|ram_block~125feeder (
// Equation(s):
// \FD|RAM|ram_block~125feeder_combout  = \FD|BANCO_REG|saidaB[22]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~125feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~125feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~125feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N23
dffeas \FD|RAM|ram_block~125 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~125feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~125 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N7
dffeas \FD|RAM|ram_block~61 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[22]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~61 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3035 (
// Equation(s):
// \FD|RAM|ram_block~3035_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~125_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~61_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~125_q ),
	.datac(\FD|RAM|ram_block~61_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3035_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3035 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3035 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N28
cycloneive_lcell_comb \FD|RAM|ram_block~3036 (
// Equation(s):
// \FD|RAM|ram_block~3036_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3035_combout  & ((\FD|RAM|ram_block~157_q ))) # (!\FD|RAM|ram_block~3035_combout  & (\FD|RAM|ram_block~93_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~3035_combout ))))

	.dataa(\FD|RAM|ram_block~93_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~157_q ),
	.datad(\FD|RAM|ram_block~3035_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3036_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3036 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3036 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N2
cycloneive_lcell_comb \FD|RAM|ram_block~3037 (
// Equation(s):
// \FD|RAM|ram_block~3037_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout ) # ((\FD|RAM|ram_block~3034_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~3036_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~3034_combout ),
	.datad(\FD|RAM|ram_block~3036_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3037_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3037 .lut_mask = 16'hB9A8;
defparam \FD|RAM|ram_block~3037 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3040 (
// Equation(s):
// \FD|RAM|ram_block~3040_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~3037_combout  & (\FD|RAM|ram_block~3039_combout )) # (!\FD|RAM|ram_block~3037_combout  & ((\FD|RAM|ram_block~3032_combout ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~3037_combout ))))

	.dataa(\FD|RAM|ram_block~3039_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~3032_combout ),
	.datad(\FD|RAM|ram_block~3037_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3040_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3040 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~3040 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3041 (
// Equation(s):
// \FD|RAM|ram_block~3041_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout ) # ((\FD|RAM|ram_block~3030_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3040_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~3030_combout ),
	.datad(\FD|RAM|ram_block~3040_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3041_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3041 .lut_mask = 16'hB9A8;
defparam \FD|RAM|ram_block~3041 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N24
cycloneive_lcell_comb \FD|RAM|ram_block~3052 (
// Equation(s):
// \FD|RAM|ram_block~3052_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3041_combout  & (\FD|RAM|ram_block~3051_combout )) # (!\FD|RAM|ram_block~3041_combout  & ((\FD|RAM|ram_block~3020_combout ))))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~3041_combout ))))

	.dataa(\FD|RAM|ram_block~3051_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~3020_combout ),
	.datad(\FD|RAM|ram_block~3041_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3052_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3052 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~3052 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N4
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[22]~13 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[22]~13_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (((\FD|comb~0_combout  & \FD|RAM|ram_block~3052_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (\FD|ULA|MUX|Mux9~1_combout ))

	.dataa(\FD|ULA|MUX|Mux9~1_combout ),
	.datab(\UCFD|HAB_LE_MEM~0_combout ),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~3052_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[22]~13_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[22]~13 .lut_mask = 16'hE222;
defparam \FD|MUX_ULA_MEM|q[22]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N14
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[0]~1 (
// Equation(s):
// \FD|BANCO_REG|saidaB[0]~1_combout  = (\FD|BANCO_REG|Equal1~0_combout  & (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout  & ((!\FD|BANCO_REG|Mux63~2_combout ) # (!\FD|BANCO_REG|Mux63~3_combout ))))

	.dataa(\FD|BANCO_REG|Equal1~0_combout ),
	.datab(\FD|BANCO_REG|Mux63~3_combout ),
	.datac(\FD|BANCO_REG|Mux63~2_combout ),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[0]~1 .lut_mask = 16'h2A00;
defparam \FD|BANCO_REG|saidaB[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N12
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[0]~14 (
// Equation(s):
// \FD|MUX_RT_IMM|q[0]~14_combout  = (\UCFD|MUX3~0_combout  & (((\FD|MEM_INST|q [0])))) # (!\UCFD|MUX3~0_combout  & ((\FD|BANCO_REG|saidaB[0]~0_combout ) # ((\FD|BANCO_REG|saidaB[0]~1_combout ))))

	.dataa(\FD|BANCO_REG|saidaB[0]~0_combout ),
	.datab(\UCFD|MUX3~0_combout ),
	.datac(\FD|MEM_INST|q [0]),
	.datad(\FD|BANCO_REG|saidaB[0]~1_combout ),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[0]~14 .lut_mask = 16'hF3E2;
defparam \FD|MUX_RT_IMM|q[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N18
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[0]~0 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[0]~0_combout  = (\FD|MUX_RT_IMM|q[0]~14_combout  & (\FD|BANCO_REG|saidaA[0]~1_combout )) # (!\FD|MUX_RT_IMM|q[0]~14_combout  & ((\FD|UC_ULA|q[2]~1_combout )))

	.dataa(\FD|BANCO_REG|saidaA[0]~1_combout ),
	.datab(\FD|UC_ULA|q[2]~1_combout ),
	.datac(gnd),
	.datad(\FD|MUX_RT_IMM|q[0]~14_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[0]~0 .lut_mask = 16'hAACC;
defparam \FD|ULA|SOMA|CarryOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N25
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[42] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[42] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N24
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[1]~9 (
// Equation(s):
// \FD|BANCO_REG|saidaB[1]~9_combout  = (\FD|BANCO_REG|Mux63~2_combout  & (\FD|BANCO_REG|Mux63~3_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [42] & \FD|BANCO_REG|Equal1~0_combout )))

	.dataa(\FD|BANCO_REG|Mux63~2_combout ),
	.datab(\FD|BANCO_REG|Mux63~3_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [42]),
	.datad(\FD|BANCO_REG|Equal1~0_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[1]~9 .lut_mask = 16'h8000;
defparam \FD|BANCO_REG|saidaB[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N6
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[1]~10 (
// Equation(s):
// \FD|BANCO_REG|saidaB[1]~10_combout  = (\FD|BANCO_REG|Equal1~0_combout  & (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a31  & ((!\FD|BANCO_REG|Mux63~2_combout ) # (!\FD|BANCO_REG|Mux63~3_combout ))))

	.dataa(\FD|BANCO_REG|Equal1~0_combout ),
	.datab(\FD|BANCO_REG|Mux63~3_combout ),
	.datac(\FD|BANCO_REG|Mux63~2_combout ),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[1]~10 .lut_mask = 16'h2A00;
defparam \FD|BANCO_REG|saidaB[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N4
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[1]~39 (
// Equation(s):
// \FD|MUX_RT_IMM|q[1]~39_combout  = (\UCFD|MUX3~0_combout  & (\FD|MEM_INST|q [1])) # (!\UCFD|MUX3~0_combout  & (((\FD|BANCO_REG|saidaB[1]~9_combout ) # (\FD|BANCO_REG|saidaB[1]~10_combout ))))

	.dataa(\FD|MEM_INST|q [1]),
	.datab(\FD|BANCO_REG|saidaB[1]~9_combout ),
	.datac(\UCFD|MUX3~0_combout ),
	.datad(\FD|BANCO_REG|saidaB[1]~10_combout ),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[1]~39 .lut_mask = 16'hAFAC;
defparam \FD|MUX_RT_IMM|q[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N8
cycloneive_lcell_comb \FD|ULA|MUX|Mux30~0 (
// Equation(s):
// \FD|ULA|MUX|Mux30~0_combout  = \FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[1]~39_combout  $ (((\FD|UC_ULA|q[1]~0_combout  & \FD|ULA|SOMA|CarryOut[0]~0_combout ))))

	.dataa(\FD|UC_ULA|q[2]~1_combout ),
	.datab(\FD|UC_ULA|q[1]~0_combout ),
	.datac(\FD|ULA|SOMA|CarryOut[0]~0_combout ),
	.datad(\FD|MUX_RT_IMM|q[1]~39_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux30~0 .lut_mask = 16'h956A;
defparam \FD|ULA|MUX|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N26
cycloneive_lcell_comb \FD|ULA|MUX|Mux30~1 (
// Equation(s):
// \FD|ULA|MUX|Mux30~1_combout  = (\FD|ULA|MUX|Mux30~0_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|UC_ULA|q[0]~2_combout ) # (\FD|BANCO_REG|saidaA[1]~32_combout ))))) # (!\FD|ULA|MUX|Mux30~0_combout  & (\FD|BANCO_REG|saidaA[1]~32_combout  & 
// (\FD|UC_ULA|q[0]~2_combout  $ (\FD|UC_ULA|q[1]~0_combout ))))

	.dataa(\FD|UC_ULA|q[0]~2_combout ),
	.datab(\FD|UC_ULA|q[1]~0_combout ),
	.datac(\FD|ULA|MUX|Mux30~0_combout ),
	.datad(\FD|BANCO_REG|saidaA[1]~32_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux30~1 .lut_mask = 16'h3660;
defparam \FD|ULA|MUX|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N14
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[1]~12 (
// Equation(s):
// \FD|BANCO_REG|saidaB[1]~12_combout  = (\FD|BANCO_REG|saidaB[1]~10_combout ) # (\FD|BANCO_REG|saidaB[1]~9_combout )

	.dataa(\FD|BANCO_REG|saidaB[1]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[1]~9_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[1]~12 .lut_mask = 16'hFFAA;
defparam \FD|BANCO_REG|saidaB[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2024feeder (
// Equation(s):
// \FD|RAM|ram_block~2024feeder_combout  = \FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2024feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2024feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2024feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N27
dffeas \FD|RAM|ram_block~2024 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2024feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2024_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2024 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2024 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y31_N1
dffeas \FD|RAM|ram_block~1768 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1768 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1768 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N26
cycloneive_lcell_comb \FD|RAM|ram_block~1896feeder (
// Equation(s):
// \FD|RAM|ram_block~1896feeder_combout  = \FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1896feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1896feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1896feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N27
dffeas \FD|RAM|ram_block~1896 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1896feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1896 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1896 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y34_N11
dffeas \FD|RAM|ram_block~1640 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1640 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1640 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2160 (
// Equation(s):
// \FD|RAM|ram_block~2160_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1896_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1640_q )))))

	.dataa(\FD|RAM|ram_block~1896_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1640_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2160_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2160 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2161 (
// Equation(s):
// \FD|RAM|ram_block~2161_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2160_combout  & (\FD|RAM|ram_block~2024_q )) # (!\FD|RAM|ram_block~2160_combout  & ((\FD|RAM|ram_block~1768_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2160_combout ))))

	.dataa(\FD|RAM|ram_block~2024_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1768_q ),
	.datad(\FD|RAM|ram_block~2160_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2161_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2161 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1704feeder (
// Equation(s):
// \FD|RAM|ram_block~1704feeder_combout  = \FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1704feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1704feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1704feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N9
dffeas \FD|RAM|ram_block~1704 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1704feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1704 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1704 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N15
dffeas \FD|RAM|ram_block~1960 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1960 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1960 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1832feeder (
// Equation(s):
// \FD|RAM|ram_block~1832feeder_combout  = \FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1832feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1832feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1832feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N13
dffeas \FD|RAM|ram_block~1832 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1832feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1832 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1832 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N7
dffeas \FD|RAM|ram_block~1576 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1576 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1576 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2164 (
// Equation(s):
// \FD|RAM|ram_block~2164_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~1832_q ) # ((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (((\FD|RAM|ram_block~1576_q  & !\FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|RAM|ram_block~1832_q ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~1576_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2164_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2164 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2165 (
// Equation(s):
// \FD|RAM|ram_block~2165_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2164_combout  & ((\FD|RAM|ram_block~1960_q ))) # (!\FD|RAM|ram_block~2164_combout  & (\FD|RAM|ram_block~1704_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2164_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1704_q ),
	.datac(\FD|RAM|ram_block~1960_q ),
	.datad(\FD|RAM|ram_block~2164_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2165_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2165 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1736feeder (
// Equation(s):
// \FD|RAM|ram_block~1736feeder_combout  = \FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1736feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1736feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1736feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N5
dffeas \FD|RAM|ram_block~1736 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1736feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1736 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1736 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N23
dffeas \FD|RAM|ram_block~1608 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1608 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1608 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2162 (
// Equation(s):
// \FD|RAM|ram_block~2162_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1736_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1608_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~1736_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1608_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2162_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2162 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1864feeder (
// Equation(s):
// \FD|RAM|ram_block~1864feeder_combout  = \FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1864feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1864feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1864feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N5
dffeas \FD|RAM|ram_block~1864 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1864feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1864 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1864 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N1
dffeas \FD|RAM|ram_block~1992 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1992 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1992 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2163 (
// Equation(s):
// \FD|RAM|ram_block~2163_combout  = (\FD|RAM|ram_block~2162_combout  & (((\FD|RAM|ram_block~1992_q ) # (!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~2162_combout  & (\FD|RAM|ram_block~1864_q  & ((\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~2162_combout ),
	.datab(\FD|RAM|ram_block~1864_q ),
	.datac(\FD|RAM|ram_block~1992_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2163_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2163 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~2163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2166 (
// Equation(s):
// \FD|RAM|ram_block~2166_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (\FD|ULA|MUX|Mux31~1_combout )) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2163_combout ))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (\FD|RAM|ram_block~2165_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~2165_combout ),
	.datad(\FD|RAM|ram_block~2163_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2166_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2166 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~2166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2056feeder (
// Equation(s):
// \FD|RAM|ram_block~2056feeder_combout  = \FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2056feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2056feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~2056feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N11
dffeas \FD|RAM|ram_block~2056 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2056feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2056_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2056 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2056 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneive_lcell_comb \FD|RAM|ram_block~1800feeder (
// Equation(s):
// \FD|RAM|ram_block~1800feeder_combout  = \FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1800feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1800feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1800feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N27
dffeas \FD|RAM|ram_block~1800 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1800feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1800 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1800 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N3
dffeas \FD|RAM|ram_block~1672 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1672 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1672 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2167 (
// Equation(s):
// \FD|RAM|ram_block~2167_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1800_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1672_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1800_q ),
	.datac(\FD|RAM|ram_block~1672_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2167_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2167 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N9
dffeas \FD|RAM|ram_block~1928 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1928 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1928 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2168 (
// Equation(s):
// \FD|RAM|ram_block~2168_combout  = (\FD|RAM|ram_block~2167_combout  & ((\FD|RAM|ram_block~2056_q ) # ((!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~2167_combout  & (((\FD|RAM|ram_block~1928_q  & \FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~2056_q ),
	.datab(\FD|RAM|ram_block~2167_combout ),
	.datac(\FD|RAM|ram_block~1928_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2168_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2168 .lut_mask = 16'hB8CC;
defparam \FD|RAM|ram_block~2168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2169 (
// Equation(s):
// \FD|RAM|ram_block~2169_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2166_combout  & ((\FD|RAM|ram_block~2168_combout ))) # (!\FD|RAM|ram_block~2166_combout  & (\FD|RAM|ram_block~2161_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2166_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~2161_combout ),
	.datac(\FD|RAM|ram_block~2166_combout ),
	.datad(\FD|RAM|ram_block~2168_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2169_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2169 .lut_mask = 16'hF858;
defparam \FD|RAM|ram_block~2169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N6
cycloneive_lcell_comb \FD|RAM|ram_block~1032feeder (
// Equation(s):
// \FD|RAM|ram_block~1032feeder_combout  = \FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1032feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1032feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1032feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N7
dffeas \FD|RAM|ram_block~1032 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1032feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1032_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1032 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1032 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N0
cycloneive_lcell_comb \FD|RAM|ram_block~904feeder (
// Equation(s):
// \FD|RAM|ram_block~904feeder_combout  = \FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~904feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~904feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~904feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N1
dffeas \FD|RAM|ram_block~904 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~904feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~904 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~904 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N27
dffeas \FD|RAM|ram_block~648 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~648 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~648 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2136 (
// Equation(s):
// \FD|RAM|ram_block~2136_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~904_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~648_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~904_q ),
	.datac(\FD|RAM|ram_block~648_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2136_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2136 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N29
dffeas \FD|RAM|ram_block~776 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~776 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~776 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2137 (
// Equation(s):
// \FD|RAM|ram_block~2137_combout  = (\FD|RAM|ram_block~2136_combout  & ((\FD|RAM|ram_block~1032_q ) # ((!\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|RAM|ram_block~2136_combout  & (((\FD|RAM|ram_block~776_q  & \FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|RAM|ram_block~1032_q ),
	.datab(\FD|RAM|ram_block~2136_combout ),
	.datac(\FD|RAM|ram_block~776_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2137_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2137 .lut_mask = 16'hB8CC;
defparam \FD|RAM|ram_block~2137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneive_lcell_comb \FD|RAM|ram_block~968feeder (
// Equation(s):
// \FD|RAM|ram_block~968feeder_combout  = \FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~968feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~968feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~968feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N25
dffeas \FD|RAM|ram_block~968 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~968feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~968 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~968 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N13
dffeas \FD|RAM|ram_block~712 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~712 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~712 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N20
cycloneive_lcell_comb \FD|RAM|ram_block~840feeder (
// Equation(s):
// \FD|RAM|ram_block~840feeder_combout  = \FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~840feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~840feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~840feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N21
dffeas \FD|RAM|ram_block~840 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~840feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~840 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~840 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N3
dffeas \FD|RAM|ram_block~584 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~584 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~584 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2129 (
// Equation(s):
// \FD|RAM|ram_block~2129_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~840_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~584_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~840_q ),
	.datac(\FD|RAM|ram_block~584_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2129_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2129 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2130 (
// Equation(s):
// \FD|RAM|ram_block~2130_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2129_combout  & (\FD|RAM|ram_block~968_q )) # (!\FD|RAM|ram_block~2129_combout  & ((\FD|RAM|ram_block~712_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2129_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~968_q ),
	.datac(\FD|RAM|ram_block~712_q ),
	.datad(\FD|RAM|ram_block~2129_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2130_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2130 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N12
cycloneive_lcell_comb \FD|RAM|ram_block~872feeder (
// Equation(s):
// \FD|RAM|ram_block~872feeder_combout  = \FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~872feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~872feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~872feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y29_N13
dffeas \FD|RAM|ram_block~872 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~872feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~872 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~872 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N11
dffeas \FD|RAM|ram_block~1000 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1000 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N16
cycloneive_lcell_comb \FD|RAM|ram_block~744feeder (
// Equation(s):
// \FD|RAM|ram_block~744feeder_combout  = \FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~744feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~744feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~744feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N17
dffeas \FD|RAM|ram_block~744 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~744feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~744 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~744 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N25
dffeas \FD|RAM|ram_block~616 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~616 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~616 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2131 (
// Equation(s):
// \FD|RAM|ram_block~2131_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~744_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~616_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~744_q ),
	.datac(\FD|RAM|ram_block~616_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2131_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2131 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2132 (
// Equation(s):
// \FD|RAM|ram_block~2132_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2131_combout  & ((\FD|RAM|ram_block~1000_q ))) # (!\FD|RAM|ram_block~2131_combout  & (\FD|RAM|ram_block~872_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2131_combout ))))

	.dataa(\FD|RAM|ram_block~872_q ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~1000_q ),
	.datad(\FD|RAM|ram_block~2131_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2132_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2132 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N22
cycloneive_lcell_comb \FD|RAM|ram_block~808feeder (
// Equation(s):
// \FD|RAM|ram_block~808feeder_combout  = \FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~808feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~808feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~808feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N23
dffeas \FD|RAM|ram_block~808 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~808feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~808 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~808 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N3
dffeas \FD|RAM|ram_block~936 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~936 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~936 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N15
dffeas \FD|RAM|ram_block~552 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~552 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~552 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N24
cycloneive_lcell_comb \FD|RAM|ram_block~680feeder (
// Equation(s):
// \FD|RAM|ram_block~680feeder_combout  = \FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~680feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~680feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~680feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N25
dffeas \FD|RAM|ram_block~680 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~680feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~680 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~680 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2133 (
// Equation(s):
// \FD|RAM|ram_block~2133_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout ) # ((\FD|RAM|ram_block~680_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (!\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~552_q )))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~552_q ),
	.datad(\FD|RAM|ram_block~680_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2133_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2133 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~2133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2134 (
// Equation(s):
// \FD|RAM|ram_block~2134_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2133_combout  & ((\FD|RAM|ram_block~936_q ))) # (!\FD|RAM|ram_block~2133_combout  & (\FD|RAM|ram_block~808_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2133_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~808_q ),
	.datac(\FD|RAM|ram_block~936_q ),
	.datad(\FD|RAM|ram_block~2133_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2134_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2134 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2135 (
// Equation(s):
// \FD|RAM|ram_block~2135_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2132_combout ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((!\FD|ULA|MUX|Mux31~1_combout  & \FD|RAM|ram_block~2134_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~2132_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~2134_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2135_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2135 .lut_mask = 16'hADA8;
defparam \FD|RAM|ram_block~2135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2138 (
// Equation(s):
// \FD|RAM|ram_block~2138_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2135_combout  & (\FD|RAM|ram_block~2137_combout )) # (!\FD|RAM|ram_block~2135_combout  & ((\FD|RAM|ram_block~2130_combout ))))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2135_combout ))))

	.dataa(\FD|RAM|ram_block~2137_combout ),
	.datab(\FD|RAM|ram_block~2130_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~2135_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2138_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2138 .lut_mask = 16'hAFC0;
defparam \FD|RAM|ram_block~2138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1384feeder (
// Equation(s):
// \FD|RAM|ram_block~1384feeder_combout  = \FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1384feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1384feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1384feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N5
dffeas \FD|RAM|ram_block~1384 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1384feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1384 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1384 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1416feeder (
// Equation(s):
// \FD|RAM|ram_block~1416feeder_combout  = \FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1416feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1416feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1416feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N19
dffeas \FD|RAM|ram_block~1416 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1416feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1416 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1416 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1352feeder (
// Equation(s):
// \FD|RAM|ram_block~1352feeder_combout  = \FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1352feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1352feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1352feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N13
dffeas \FD|RAM|ram_block~1352 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1352feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1352 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1352 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N7
dffeas \FD|RAM|ram_block~1320 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1320 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1320 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2139 (
// Equation(s):
// \FD|RAM|ram_block~2139_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1352_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1320_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1352_q ),
	.datac(\FD|RAM|ram_block~1320_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2139_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2139 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2140 (
// Equation(s):
// \FD|RAM|ram_block~2140_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2139_combout  & ((\FD|RAM|ram_block~1416_q ))) # (!\FD|RAM|ram_block~2139_combout  & (\FD|RAM|ram_block~1384_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2139_combout ))))

	.dataa(\FD|RAM|ram_block~1384_q ),
	.datab(\FD|RAM|ram_block~1416_q ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|RAM|ram_block~2139_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2140_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2140 .lut_mask = 16'hCFA0;
defparam \FD|RAM|ram_block~2140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N22
cycloneive_lcell_comb \FD|RAM|ram_block~1480feeder (
// Equation(s):
// \FD|RAM|ram_block~1480feeder_combout  = \FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1480feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1480feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1480feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N23
dffeas \FD|RAM|ram_block~1480 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1480feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1480 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1480 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N29
dffeas \FD|RAM|ram_block~1544 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1544 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1544 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N2
cycloneive_lcell_comb \FD|RAM|ram_block~1512feeder (
// Equation(s):
// \FD|RAM|ram_block~1512feeder_combout  = \FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1512feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1512feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1512feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N3
dffeas \FD|RAM|ram_block~1512 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1512feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1512 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1512 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N11
dffeas \FD|RAM|ram_block~1448 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1448 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1448 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2146 (
// Equation(s):
// \FD|RAM|ram_block~2146_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1512_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1448_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~1512_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1448_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2146_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2146 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2147 (
// Equation(s):
// \FD|RAM|ram_block~2147_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2146_combout  & ((\FD|RAM|ram_block~1544_q ))) # (!\FD|RAM|ram_block~2146_combout  & (\FD|RAM|ram_block~1480_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2146_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~1480_q ),
	.datac(\FD|RAM|ram_block~1544_q ),
	.datad(\FD|RAM|ram_block~2146_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2147_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2147 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N30
cycloneive_lcell_comb \FD|RAM|ram_block~1224feeder (
// Equation(s):
// \FD|RAM|ram_block~1224feeder_combout  = \FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1224feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1224feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1224feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N31
dffeas \FD|RAM|ram_block~1224 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1224feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1224 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1224 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N25
dffeas \FD|RAM|ram_block~1288 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1288 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1288 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N2
cycloneive_lcell_comb \FD|RAM|ram_block~1256feeder (
// Equation(s):
// \FD|RAM|ram_block~1256feeder_combout  = \FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1256feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1256feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1256feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N3
dffeas \FD|RAM|ram_block~1256 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1256feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1256 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1256 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N19
dffeas \FD|RAM|ram_block~1192 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1192 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1192 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2141 (
// Equation(s):
// \FD|RAM|ram_block~2141_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1256_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1192_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1256_q ),
	.datac(\FD|RAM|ram_block~1192_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2141_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2141 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2142 (
// Equation(s):
// \FD|RAM|ram_block~2142_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2141_combout  & ((\FD|RAM|ram_block~1288_q ))) # (!\FD|RAM|ram_block~2141_combout  & (\FD|RAM|ram_block~1224_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2141_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~1224_q ),
	.datac(\FD|RAM|ram_block~1288_q ),
	.datad(\FD|RAM|ram_block~2141_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2142_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2142 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N2
cycloneive_lcell_comb \FD|RAM|ram_block~1128feeder (
// Equation(s):
// \FD|RAM|ram_block~1128feeder_combout  = \FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1128feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1128feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1128feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N3
dffeas \FD|RAM|ram_block~1128 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1128feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1128 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1128 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N3
dffeas \FD|RAM|ram_block~1160 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1160 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1160 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N22
cycloneive_lcell_comb \FD|RAM|ram_block~1096feeder (
// Equation(s):
// \FD|RAM|ram_block~1096feeder_combout  = \FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1096feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1096feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1096feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N23
dffeas \FD|RAM|ram_block~1096 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1096feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1096_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1096 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1096 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N21
dffeas \FD|RAM|ram_block~1064 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1064_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1064 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1064 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2143 (
// Equation(s):
// \FD|RAM|ram_block~2143_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1096_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1064_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1096_q ),
	.datac(\FD|RAM|ram_block~1064_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2143_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2143 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2144 (
// Equation(s):
// \FD|RAM|ram_block~2144_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2143_combout  & ((\FD|RAM|ram_block~1160_q ))) # (!\FD|RAM|ram_block~2143_combout  & (\FD|RAM|ram_block~1128_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2143_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1128_q ),
	.datac(\FD|RAM|ram_block~1160_q ),
	.datad(\FD|RAM|ram_block~2143_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2144_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2144 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2145 (
// Equation(s):
// \FD|RAM|ram_block~2145_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout ) # ((\FD|RAM|ram_block~2142_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2144_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2142_combout ),
	.datad(\FD|RAM|ram_block~2144_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2145_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2145 .lut_mask = 16'hB9A8;
defparam \FD|RAM|ram_block~2145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2148 (
// Equation(s):
// \FD|RAM|ram_block~2148_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2145_combout  & ((\FD|RAM|ram_block~2147_combout ))) # (!\FD|RAM|ram_block~2145_combout  & (\FD|RAM|ram_block~2140_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2145_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~2140_combout ),
	.datac(\FD|RAM|ram_block~2147_combout ),
	.datad(\FD|RAM|ram_block~2145_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2148_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2148 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N20
cycloneive_lcell_comb \FD|RAM|ram_block~3514 (
// Equation(s):
// \FD|RAM|ram_block~3514_combout  = !\FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3514_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3514 .lut_mask = 16'h0F0F;
defparam \FD|RAM|ram_block~3514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N21
dffeas \FD|RAM|ram_block~232 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~3514_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~232 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N3
dffeas \FD|RAM|ram_block~264 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~264 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~264 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N30
cycloneive_lcell_comb \FD|RAM|ram_block~200feeder (
// Equation(s):
// \FD|RAM|ram_block~200feeder_combout  = \FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~200feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~200feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~200feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N31
dffeas \FD|RAM|ram_block~200 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~200feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~200 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~200 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N25
dffeas \FD|RAM|ram_block~168 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~168 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~168 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2149 (
// Equation(s):
// \FD|RAM|ram_block~2149_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~200_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~168_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~200_q ),
	.datac(\FD|RAM|ram_block~168_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2149_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2149 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2150 (
// Equation(s):
// \FD|RAM|ram_block~2150_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2149_combout  & ((\FD|RAM|ram_block~264_q ))) # (!\FD|RAM|ram_block~2149_combout  & (!\FD|RAM|ram_block~232_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2149_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~232_q ),
	.datac(\FD|RAM|ram_block~264_q ),
	.datad(\FD|RAM|ram_block~2149_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2150_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2150 .lut_mask = 16'hF522;
defparam \FD|RAM|ram_block~2150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N0
cycloneive_lcell_comb \FD|RAM|ram_block~488feeder (
// Equation(s):
// \FD|RAM|ram_block~488feeder_combout  = \FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~488feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~488feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~488feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N1
dffeas \FD|RAM|ram_block~488 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~488feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~488 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~488 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N7
dffeas \FD|RAM|ram_block~520 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~520 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~520 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N2
cycloneive_lcell_comb \FD|RAM|ram_block~456feeder (
// Equation(s):
// \FD|RAM|ram_block~456feeder_combout  = \FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~456feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~456feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~456feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N3
dffeas \FD|RAM|ram_block~456 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~456feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~456 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~456 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N13
dffeas \FD|RAM|ram_block~424 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~424 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~424 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2156 (
// Equation(s):
// \FD|RAM|ram_block~2156_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~456_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~424_q )))))

	.dataa(\FD|RAM|ram_block~456_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~424_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2156_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2156 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2157 (
// Equation(s):
// \FD|RAM|ram_block~2157_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2156_combout  & ((\FD|RAM|ram_block~520_q ))) # (!\FD|RAM|ram_block~2156_combout  & (\FD|RAM|ram_block~488_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2156_combout ))))

	.dataa(\FD|RAM|ram_block~488_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~520_q ),
	.datad(\FD|RAM|ram_block~2156_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2157_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2157 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3516 (
// Equation(s):
// \FD|RAM|ram_block~3516_combout  = !\FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3516_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3516 .lut_mask = 16'h0F0F;
defparam \FD|RAM|ram_block~3516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N1
dffeas \FD|RAM|ram_block~136 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~3516_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~136 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~136 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N27
dffeas \FD|RAM|ram_block~72 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~72 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneive_lcell_comb \FD|RAM|ram_block~3515 (
// Equation(s):
// \FD|RAM|ram_block~3515_combout  = !\FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3515_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3515 .lut_mask = 16'h0F0F;
defparam \FD|RAM|ram_block~3515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N17
dffeas \FD|RAM|ram_block~104 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~3515_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~104 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N17
dffeas \FD|RAM|ram_block~40 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~40 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2153 (
// Equation(s):
// \FD|RAM|ram_block~2153_combout  = (\FD|ULA|MUX|Mux31~1_combout  & (((\FD|ULA|MUX|Mux30~1_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & ((\FD|ULA|MUX|Mux30~1_combout  & (!\FD|RAM|ram_block~104_q )) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// ((\FD|RAM|ram_block~40_q )))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~104_q ),
	.datac(\FD|RAM|ram_block~40_q ),
	.datad(\FD|ULA|MUX|Mux30~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2153_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2153 .lut_mask = 16'hBB50;
defparam \FD|RAM|ram_block~2153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2154 (
// Equation(s):
// \FD|RAM|ram_block~2154_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2153_combout  & (!\FD|RAM|ram_block~136_q )) # (!\FD|RAM|ram_block~2153_combout  & ((\FD|RAM|ram_block~72_q ))))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2153_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~136_q ),
	.datac(\FD|RAM|ram_block~72_q ),
	.datad(\FD|RAM|ram_block~2153_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2154_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2154 .lut_mask = 16'h77A0;
defparam \FD|RAM|ram_block~2154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N30
cycloneive_lcell_comb \FD|RAM|ram_block~328feeder (
// Equation(s):
// \FD|RAM|ram_block~328feeder_combout  = \FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~328feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~328feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~328feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N31
dffeas \FD|RAM|ram_block~328 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~328feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~328 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~328 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N11
dffeas \FD|RAM|ram_block~392 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~392 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~392 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N24
cycloneive_lcell_comb \FD|RAM|ram_block~360feeder (
// Equation(s):
// \FD|RAM|ram_block~360feeder_combout  = \FD|BANCO_REG|saidaB[1]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~360feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~360feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~360feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N25
dffeas \FD|RAM|ram_block~360 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~360feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~360 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~360 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N25
dffeas \FD|RAM|ram_block~296 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~296 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~296 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2151 (
// Equation(s):
// \FD|RAM|ram_block~2151_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~360_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~296_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~360_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~296_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2151_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2151 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2152 (
// Equation(s):
// \FD|RAM|ram_block~2152_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2151_combout  & ((\FD|RAM|ram_block~392_q ))) # (!\FD|RAM|ram_block~2151_combout  & (\FD|RAM|ram_block~328_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2151_combout ))))

	.dataa(\FD|RAM|ram_block~328_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~392_q ),
	.datad(\FD|RAM|ram_block~2151_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2152_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2152 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2155 (
// Equation(s):
// \FD|RAM|ram_block~2155_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (\FD|ULA|MUX|Mux28~1_combout )) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2152_combout ))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (\FD|RAM|ram_block~2154_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2154_combout ),
	.datad(\FD|RAM|ram_block~2152_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2155_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2155 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~2155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2158 (
// Equation(s):
// \FD|RAM|ram_block~2158_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2155_combout  & ((\FD|RAM|ram_block~2157_combout ))) # (!\FD|RAM|ram_block~2155_combout  & (\FD|RAM|ram_block~2150_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2155_combout ))))

	.dataa(\FD|RAM|ram_block~2150_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2157_combout ),
	.datad(\FD|RAM|ram_block~2155_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2158_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2158 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2159 (
// Equation(s):
// \FD|RAM|ram_block~2159_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (\FD|ULA|MUX|Mux26~1_combout )) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~2148_combout )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~2158_combout )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~2148_combout ),
	.datad(\FD|RAM|ram_block~2158_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2159_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2159 .lut_mask = 16'hD9C8;
defparam \FD|RAM|ram_block~2159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2170 (
// Equation(s):
// \FD|RAM|ram_block~2170_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2159_combout  & (\FD|RAM|ram_block~2169_combout )) # (!\FD|RAM|ram_block~2159_combout  & ((\FD|RAM|ram_block~2138_combout ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2159_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~2169_combout ),
	.datac(\FD|RAM|ram_block~2138_combout ),
	.datad(\FD|RAM|ram_block~2159_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2170_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2170 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N0
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[1]~1 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[1]~1_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (((\FD|comb~0_combout  & \FD|RAM|ram_block~2170_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (\FD|ULA|MUX|Mux30~1_combout ))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\UCFD|HAB_LE_MEM~0_combout ),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~2170_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[1]~1 .lut_mask = 16'hE222;
defparam \FD|MUX_ULA_MEM|q[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N5
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[42] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N4
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[1]~32 (
// Equation(s):
// \FD|BANCO_REG|saidaA[1]~32_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & (\FD|BANCO_REG|registrador_rtl_0_bypass [42])) # (!\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a31 
// )))))

	.dataa(\FD|BANCO_REG|Mux31~1_combout ),
	.datab(\FD|BANCO_REG|Equal0~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [42]),
	.datad(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[1]~32 .lut_mask = 16'hC480;
defparam \FD|BANCO_REG|saidaA[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N20
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[1]~1 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[1]~1_combout  = (\FD|BANCO_REG|saidaA[1]~32_combout  & ((\FD|ULA|SOMA|CarryOut[0]~0_combout ) # (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[1]~39_combout )))) # (!\FD|BANCO_REG|saidaA[1]~32_combout  & 
// (\FD|ULA|SOMA|CarryOut[0]~0_combout  & (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[1]~39_combout ))))

	.dataa(\FD|UC_ULA|q[2]~1_combout ),
	.datab(\FD|BANCO_REG|saidaA[1]~32_combout ),
	.datac(\FD|MUX_RT_IMM|q[1]~39_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[0]~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[1]~1 .lut_mask = 16'hDE48;
defparam \FD|ULA|SOMA|CarryOut[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N4
cycloneive_lcell_comb \FD|ULA|MUX|Mux29~0 (
// Equation(s):
// \FD|ULA|MUX|Mux29~0_combout  = \FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[2]~46_combout  $ (((\FD|UC_ULA|q[1]~0_combout  & \FD|ULA|SOMA|CarryOut[1]~1_combout ))))

	.dataa(\FD|UC_ULA|q[1]~0_combout ),
	.datab(\FD|UC_ULA|q[2]~1_combout ),
	.datac(\FD|ULA|SOMA|CarryOut[1]~1_combout ),
	.datad(\FD|MUX_RT_IMM|q[2]~46_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux29~0 .lut_mask = 16'h936C;
defparam \FD|ULA|MUX|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N10
cycloneive_lcell_comb \FD|ULA|MUX|Mux29~1 (
// Equation(s):
// \FD|ULA|MUX|Mux29~1_combout  = (\FD|ULA|MUX|Mux29~0_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|UC_ULA|q[0]~2_combout ) # (\FD|BANCO_REG|saidaA[2]~31_combout ))))) # (!\FD|ULA|MUX|Mux29~0_combout  & (\FD|BANCO_REG|saidaA[2]~31_combout  & 
// (\FD|UC_ULA|q[1]~0_combout  $ (\FD|UC_ULA|q[0]~2_combout ))))

	.dataa(\FD|UC_ULA|q[1]~0_combout ),
	.datab(\FD|UC_ULA|q[0]~2_combout ),
	.datac(\FD|ULA|MUX|Mux29~0_combout ),
	.datad(\FD|BANCO_REG|saidaA[2]~31_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux29~1 .lut_mask = 16'h5660;
defparam \FD|ULA|MUX|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N5
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[20] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[23]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N14
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[23]~27 (
// Equation(s):
// \FD|BANCO_REG|saidaB[23]~27_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [20])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a9 
// )))))

	.dataa(\FD|BANCO_REG|registrador_rtl_1_bypass [20]),
	.datab(\FD|BANCO_REG|Mux63~4_combout ),
	.datac(\FD|BANCO_REG|Equal1~0_combout ),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[23]~27 .lut_mask = 16'hB080;
defparam \FD|BANCO_REG|saidaB[23]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1182feeder (
// Equation(s):
// \FD|RAM|ram_block~1182feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1182feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1182feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1182feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N1
dffeas \FD|RAM|ram_block~1182 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1182feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1182 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1182 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N15
dffeas \FD|RAM|ram_block~1694 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1694 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1694 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N12
cycloneive_lcell_comb \FD|RAM|ram_block~670feeder (
// Equation(s):
// \FD|RAM|ram_block~670feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~670feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~670feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~670feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N13
dffeas \FD|RAM|ram_block~670 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~670feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~670 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~670 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N25
dffeas \FD|RAM|ram_block~158 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~158 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~158 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N24
cycloneive_lcell_comb \FD|RAM|ram_block~3088 (
// Equation(s):
// \FD|RAM|ram_block~3088_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~670_q ) # ((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (((\FD|RAM|ram_block~158_q  & !\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~670_q ),
	.datac(\FD|RAM|ram_block~158_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3088_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3088 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3089 (
// Equation(s):
// \FD|RAM|ram_block~3089_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3088_combout  & ((\FD|RAM|ram_block~1694_q ))) # (!\FD|RAM|ram_block~3088_combout  & (\FD|RAM|ram_block~1182_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~3088_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1182_q ),
	.datac(\FD|RAM|ram_block~1694_q ),
	.datad(\FD|RAM|ram_block~3088_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3089_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3089 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N31
dffeas \FD|RAM|ram_block~286 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~286 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~286 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1310feeder (
// Equation(s):
// \FD|RAM|ram_block~1310feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1310feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1310feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1310feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N1
dffeas \FD|RAM|ram_block~1310 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1310feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1310 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1310 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3086 (
// Equation(s):
// \FD|RAM|ram_block~3086_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (\FD|ULA|MUX|Mux26~1_combout )) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1310_q ))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (\FD|RAM|ram_block~286_q ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~286_q ),
	.datad(\FD|RAM|ram_block~1310_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3086_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3086 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~3086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N9
dffeas \FD|RAM|ram_block~1822 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1822 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1822 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N6
cycloneive_lcell_comb \FD|RAM|ram_block~798feeder (
// Equation(s):
// \FD|RAM|ram_block~798feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~798feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~798feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~798feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N7
dffeas \FD|RAM|ram_block~798 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~798feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~798 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~798 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N8
cycloneive_lcell_comb \FD|RAM|ram_block~3087 (
// Equation(s):
// \FD|RAM|ram_block~3087_combout  = (\FD|RAM|ram_block~3086_combout  & (((\FD|RAM|ram_block~1822_q )) # (!\FD|ULA|MUX|Mux27~1_combout ))) # (!\FD|RAM|ram_block~3086_combout  & (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~798_q ))))

	.dataa(\FD|RAM|ram_block~3086_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~1822_q ),
	.datad(\FD|RAM|ram_block~798_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3087_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3087 .lut_mask = 16'hE6A2;
defparam \FD|RAM|ram_block~3087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3090 (
// Equation(s):
// \FD|RAM|ram_block~3090_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout ) # ((\FD|RAM|ram_block~3087_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (!\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~3089_combout )))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~3089_combout ),
	.datad(\FD|RAM|ram_block~3087_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3090_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3090 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~3090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N6
cycloneive_lcell_comb \FD|RAM|ram_block~1950feeder (
// Equation(s):
// \FD|RAM|ram_block~1950feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1950feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1950feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1950feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N7
dffeas \FD|RAM|ram_block~1950 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1950feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1950 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1950 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N3
dffeas \FD|RAM|ram_block~1438 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1438 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1438 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N20
cycloneive_lcell_comb \FD|RAM|ram_block~926feeder (
// Equation(s):
// \FD|RAM|ram_block~926feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~926feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~926feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~926feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N21
dffeas \FD|RAM|ram_block~926 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~926feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~926 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~926 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N11
dffeas \FD|RAM|ram_block~414 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~414 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~414 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3084 (
// Equation(s):
// \FD|RAM|ram_block~3084_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~926_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~414_q )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~926_q ),
	.datac(\FD|RAM|ram_block~414_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3084_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3084 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N2
cycloneive_lcell_comb \FD|RAM|ram_block~3085 (
// Equation(s):
// \FD|RAM|ram_block~3085_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3084_combout  & (\FD|RAM|ram_block~1950_q )) # (!\FD|RAM|ram_block~3084_combout  & ((\FD|RAM|ram_block~1438_q ))))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~3084_combout ))))

	.dataa(\FD|RAM|ram_block~1950_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~1438_q ),
	.datad(\FD|RAM|ram_block~3084_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3085_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3085 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~3085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2078feeder (
// Equation(s):
// \FD|RAM|ram_block~2078feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2078feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2078feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~2078feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N7
dffeas \FD|RAM|ram_block~2078 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2078feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2078_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2078 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2078 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N23
dffeas \FD|RAM|ram_block~1054 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1054_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1054 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1054 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1566feeder (
// Equation(s):
// \FD|RAM|ram_block~1566feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1566feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1566feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1566feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N29
dffeas \FD|RAM|ram_block~1566 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1566feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1566 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1566 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N27
dffeas \FD|RAM|ram_block~542 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~542 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~542 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3091 (
// Equation(s):
// \FD|RAM|ram_block~3091_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1566_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~542_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1566_q ),
	.datac(\FD|RAM|ram_block~542_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3091_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3091 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3092 (
// Equation(s):
// \FD|RAM|ram_block~3092_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3091_combout  & (\FD|RAM|ram_block~2078_q )) # (!\FD|RAM|ram_block~3091_combout  & ((\FD|RAM|ram_block~1054_q ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3091_combout ))))

	.dataa(\FD|RAM|ram_block~2078_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~1054_q ),
	.datad(\FD|RAM|ram_block~3091_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3092_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3092 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~3092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3093 (
// Equation(s):
// \FD|RAM|ram_block~3093_combout  = (\FD|RAM|ram_block~3090_combout  & (((\FD|RAM|ram_block~3092_combout )) # (!\FD|ULA|MUX|Mux28~1_combout ))) # (!\FD|RAM|ram_block~3090_combout  & (\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~3085_combout )))

	.dataa(\FD|RAM|ram_block~3090_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~3085_combout ),
	.datad(\FD|RAM|ram_block~3092_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3093_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3093 .lut_mask = 16'hEA62;
defparam \FD|RAM|ram_block~3093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N18
cycloneive_lcell_comb \FD|RAM|ram_block~702feeder (
// Equation(s):
// \FD|RAM|ram_block~702feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~702feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~702feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~702feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N19
dffeas \FD|RAM|ram_block~702 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~702feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~702 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~702 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N27
dffeas \FD|RAM|ram_block~1726 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1726 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1726 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1214feeder (
// Equation(s):
// \FD|RAM|ram_block~1214feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1214feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1214feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1214feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N1
dffeas \FD|RAM|ram_block~1214 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1214feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1214 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1214 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N21
dffeas \FD|RAM|ram_block~190 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~190 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~190 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N20
cycloneive_lcell_comb \FD|RAM|ram_block~3073 (
// Equation(s):
// \FD|RAM|ram_block~3073_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1214_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~190_q )))))

	.dataa(\FD|RAM|ram_block~1214_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~190_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3073_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3073 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3074 (
// Equation(s):
// \FD|RAM|ram_block~3074_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3073_combout  & ((\FD|RAM|ram_block~1726_q ))) # (!\FD|RAM|ram_block~3073_combout  & (\FD|RAM|ram_block~702_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3073_combout ))))

	.dataa(\FD|RAM|ram_block~702_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~1726_q ),
	.datad(\FD|RAM|ram_block~3073_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3074_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3074 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N12
cycloneive_lcell_comb \FD|RAM|ram_block~958feeder (
// Equation(s):
// \FD|RAM|ram_block~958feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~958feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~958feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~958feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N13
dffeas \FD|RAM|ram_block~958 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~958feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~958 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~958 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N31
dffeas \FD|RAM|ram_block~1982 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1982 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1982 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1470feeder (
// Equation(s):
// \FD|RAM|ram_block~1470feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1470feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1470feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1470feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N21
dffeas \FD|RAM|ram_block~1470 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1470feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1470 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1470 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N27
dffeas \FD|RAM|ram_block~446 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~446 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~446 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3080 (
// Equation(s):
// \FD|RAM|ram_block~3080_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1470_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~446_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1470_q ),
	.datac(\FD|RAM|ram_block~446_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3080_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3080 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3081 (
// Equation(s):
// \FD|RAM|ram_block~3081_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3080_combout  & ((\FD|RAM|ram_block~1982_q ))) # (!\FD|RAM|ram_block~3080_combout  & (\FD|RAM|ram_block~958_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3080_combout ))))

	.dataa(\FD|RAM|ram_block~958_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~1982_q ),
	.datad(\FD|RAM|ram_block~3080_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3081_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3081 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N2
cycloneive_lcell_comb \FD|RAM|ram_block~1086feeder (
// Equation(s):
// \FD|RAM|ram_block~1086feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1086feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1086feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1086feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N3
dffeas \FD|RAM|ram_block~1086 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1086feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1086_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1086 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1086 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N17
dffeas \FD|RAM|ram_block~1598 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1598 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1598 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N30
cycloneive_lcell_comb \FD|RAM|ram_block~574feeder (
// Equation(s):
// \FD|RAM|ram_block~574feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~574feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~574feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~574feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N31
dffeas \FD|RAM|ram_block~574 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~574feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~574 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~574 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N19
dffeas \FD|RAM|ram_block~62 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~62 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3077 (
// Equation(s):
// \FD|RAM|ram_block~3077_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~574_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~62_q )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~574_q ),
	.datac(\FD|RAM|ram_block~62_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3077_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3077 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N16
cycloneive_lcell_comb \FD|RAM|ram_block~3078 (
// Equation(s):
// \FD|RAM|ram_block~3078_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3077_combout  & ((\FD|RAM|ram_block~1598_q ))) # (!\FD|RAM|ram_block~3077_combout  & (\FD|RAM|ram_block~1086_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~3077_combout ))))

	.dataa(\FD|RAM|ram_block~1086_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~1598_q ),
	.datad(\FD|RAM|ram_block~3077_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3078_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3078 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1342feeder (
// Equation(s):
// \FD|RAM|ram_block~1342feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1342feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1342feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1342feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N5
dffeas \FD|RAM|ram_block~1342 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1342feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1342 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1342 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N25
dffeas \FD|RAM|ram_block~1854 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1854 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1854 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N4
cycloneive_lcell_comb \FD|RAM|ram_block~830feeder (
// Equation(s):
// \FD|RAM|ram_block~830feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~830feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~830feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~830feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N5
dffeas \FD|RAM|ram_block~830 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~830feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~830 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~830 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N27
dffeas \FD|RAM|ram_block~318 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~318 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~318 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3075 (
// Equation(s):
// \FD|RAM|ram_block~3075_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~830_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~318_q )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~830_q ),
	.datac(\FD|RAM|ram_block~318_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3075_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3075 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N24
cycloneive_lcell_comb \FD|RAM|ram_block~3076 (
// Equation(s):
// \FD|RAM|ram_block~3076_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3075_combout  & ((\FD|RAM|ram_block~1854_q ))) # (!\FD|RAM|ram_block~3075_combout  & (\FD|RAM|ram_block~1342_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~3075_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1342_q ),
	.datac(\FD|RAM|ram_block~1854_q ),
	.datad(\FD|RAM|ram_block~3075_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3076_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3076 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3079 (
// Equation(s):
// \FD|RAM|ram_block~3079_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (((\FD|ULA|MUX|Mux29~1_combout ) # (\FD|RAM|ram_block~3076_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~3078_combout  & (!\FD|ULA|MUX|Mux29~1_combout )))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~3078_combout ),
	.datac(\FD|ULA|MUX|Mux29~1_combout ),
	.datad(\FD|RAM|ram_block~3076_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3079_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3079 .lut_mask = 16'hAEA4;
defparam \FD|RAM|ram_block~3079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3082 (
// Equation(s):
// \FD|RAM|ram_block~3082_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~3079_combout  & ((\FD|RAM|ram_block~3081_combout ))) # (!\FD|RAM|ram_block~3079_combout  & (\FD|RAM|ram_block~3074_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~3079_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~3074_combout ),
	.datac(\FD|RAM|ram_block~3081_combout ),
	.datad(\FD|RAM|ram_block~3079_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3082_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3082 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N14
cycloneive_lcell_comb \FD|RAM|ram_block~1374feeder (
// Equation(s):
// \FD|RAM|ram_block~1374feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1374feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1374feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1374feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N15
dffeas \FD|RAM|ram_block~1374 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1374feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1374 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1374 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N1
dffeas \FD|RAM|ram_block~1886 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1886 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1886 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N0
cycloneive_lcell_comb \FD|RAM|ram_block~862feeder (
// Equation(s):
// \FD|RAM|ram_block~862feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~862feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~862feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~862feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N1
dffeas \FD|RAM|ram_block~862 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~862feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~862 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~862 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N7
dffeas \FD|RAM|ram_block~350 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~350 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~350 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3063 (
// Equation(s):
// \FD|RAM|ram_block~3063_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~862_q ) # ((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (((\FD|RAM|ram_block~350_q  & !\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~862_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~350_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3063_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3063 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~3063 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3064 (
// Equation(s):
// \FD|RAM|ram_block~3064_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3063_combout  & ((\FD|RAM|ram_block~1886_q ))) # (!\FD|RAM|ram_block~3063_combout  & (\FD|RAM|ram_block~1374_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~3063_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1374_q ),
	.datac(\FD|RAM|ram_block~1886_q ),
	.datad(\FD|RAM|ram_block~3063_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3064_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3064 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N20
cycloneive_lcell_comb \FD|RAM|ram_block~990feeder (
// Equation(s):
// \FD|RAM|ram_block~990feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~990feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~990feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~990feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N21
dffeas \FD|RAM|ram_block~990 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~990feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~990 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~990 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N19
dffeas \FD|RAM|ram_block~2014 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2014 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2014 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1502feeder (
// Equation(s):
// \FD|RAM|ram_block~1502feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1502feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1502feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1502feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N17
dffeas \FD|RAM|ram_block~1502 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1502feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1502 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1502 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N31
dffeas \FD|RAM|ram_block~478 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~478 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~478 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3070 (
// Equation(s):
// \FD|RAM|ram_block~3070_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1502_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~478_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1502_q ),
	.datac(\FD|RAM|ram_block~478_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3070_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3070 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3071 (
// Equation(s):
// \FD|RAM|ram_block~3071_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3070_combout  & ((\FD|RAM|ram_block~2014_q ))) # (!\FD|RAM|ram_block~3070_combout  & (\FD|RAM|ram_block~990_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3070_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~990_q ),
	.datac(\FD|RAM|ram_block~2014_q ),
	.datad(\FD|RAM|ram_block~3070_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3071_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3071 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
cycloneive_lcell_comb \FD|RAM|ram_block~734feeder (
// Equation(s):
// \FD|RAM|ram_block~734feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~734feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~734feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~734feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N27
dffeas \FD|RAM|ram_block~734 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~734feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~734 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~734 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N19
dffeas \FD|RAM|ram_block~1758 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1758 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1758 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N30
cycloneive_lcell_comb \FD|RAM|ram_block~1246feeder (
// Equation(s):
// \FD|RAM|ram_block~1246feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1246feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1246feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1246feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N31
dffeas \FD|RAM|ram_block~1246 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1246feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1246 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1246 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N21
dffeas \FD|RAM|ram_block~222 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~222 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~222 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
cycloneive_lcell_comb \FD|RAM|ram_block~3065 (
// Equation(s):
// \FD|RAM|ram_block~3065_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1246_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~222_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1246_q ),
	.datac(\FD|RAM|ram_block~222_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3065_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3065 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3066 (
// Equation(s):
// \FD|RAM|ram_block~3066_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3065_combout  & ((\FD|RAM|ram_block~1758_q ))) # (!\FD|RAM|ram_block~3065_combout  & (\FD|RAM|ram_block~734_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3065_combout ))))

	.dataa(\FD|RAM|ram_block~734_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~1758_q ),
	.datad(\FD|RAM|ram_block~3065_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3066_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3066 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N2
cycloneive_lcell_comb \FD|RAM|ram_block~1118feeder (
// Equation(s):
// \FD|RAM|ram_block~1118feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1118feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1118feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1118feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N3
dffeas \FD|RAM|ram_block~1118 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1118feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1118 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1118 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N9
dffeas \FD|RAM|ram_block~1630 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1630 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1630 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N2
cycloneive_lcell_comb \FD|RAM|ram_block~606feeder (
// Equation(s):
// \FD|RAM|ram_block~606feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~606feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~606feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~606feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N3
dffeas \FD|RAM|ram_block~606 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~606feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~606 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~606 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N25
dffeas \FD|RAM|ram_block~94 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~94 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~94 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
cycloneive_lcell_comb \FD|RAM|ram_block~3067 (
// Equation(s):
// \FD|RAM|ram_block~3067_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~606_q ) # ((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (((\FD|RAM|ram_block~94_q  & !\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~606_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~94_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3067_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3067 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~3067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N8
cycloneive_lcell_comb \FD|RAM|ram_block~3068 (
// Equation(s):
// \FD|RAM|ram_block~3068_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3067_combout  & ((\FD|RAM|ram_block~1630_q ))) # (!\FD|RAM|ram_block~3067_combout  & (\FD|RAM|ram_block~1118_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~3067_combout ))))

	.dataa(\FD|RAM|ram_block~1118_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~1630_q ),
	.datad(\FD|RAM|ram_block~3067_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3068_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3068 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3069 (
// Equation(s):
// \FD|RAM|ram_block~3069_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~3066_combout )) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// ((\FD|RAM|ram_block~3068_combout )))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~3066_combout ),
	.datac(\FD|RAM|ram_block~3068_combout ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3069_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3069 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneive_lcell_comb \FD|RAM|ram_block~3072 (
// Equation(s):
// \FD|RAM|ram_block~3072_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~3069_combout  & ((\FD|RAM|ram_block~3071_combout ))) # (!\FD|RAM|ram_block~3069_combout  & (\FD|RAM|ram_block~3064_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~3069_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~3064_combout ),
	.datac(\FD|RAM|ram_block~3071_combout ),
	.datad(\FD|RAM|ram_block~3069_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3072_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3072 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3083 (
// Equation(s):
// \FD|RAM|ram_block~3083_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3072_combout ))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (\FD|RAM|ram_block~3082_combout ))))

	.dataa(\FD|RAM|ram_block~3082_combout ),
	.datab(\FD|RAM|ram_block~3072_combout ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3083_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3083 .lut_mask = 16'hFC0A;
defparam \FD|RAM|ram_block~3083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2046feeder (
// Equation(s):
// \FD|RAM|ram_block~2046feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2046feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2046feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~2046feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N1
dffeas \FD|RAM|ram_block~2046 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2046feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2046_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2046 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2046 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y30_N23
dffeas \FD|RAM|ram_block~1022 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1022 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1022 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N22
cycloneive_lcell_comb \FD|RAM|ram_block~1534feeder (
// Equation(s):
// \FD|RAM|ram_block~1534feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1534feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1534feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1534feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N23
dffeas \FD|RAM|ram_block~1534 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1534feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1534 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1534 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N13
dffeas \FD|RAM|ram_block~510 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~510 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~510 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3060 (
// Equation(s):
// \FD|RAM|ram_block~3060_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1534_q ) # ((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (((\FD|RAM|ram_block~510_q  & !\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|RAM|ram_block~1534_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~510_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3060_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3060 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~3060 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3061 (
// Equation(s):
// \FD|RAM|ram_block~3061_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3060_combout  & (\FD|RAM|ram_block~2046_q )) # (!\FD|RAM|ram_block~3060_combout  & ((\FD|RAM|ram_block~1022_q ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3060_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~2046_q ),
	.datac(\FD|RAM|ram_block~1022_q ),
	.datad(\FD|RAM|ram_block~3060_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3061_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3061 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~3061 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1790feeder (
// Equation(s):
// \FD|RAM|ram_block~1790feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1790feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1790feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1790feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N17
dffeas \FD|RAM|ram_block~1790 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1790feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1790 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1790 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y32_N23
dffeas \FD|RAM|ram_block~766 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~766 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~766 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1278feeder (
// Equation(s):
// \FD|RAM|ram_block~1278feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1278feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1278feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1278feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N17
dffeas \FD|RAM|ram_block~1278 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1278feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1278 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1278 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y32_N15
dffeas \FD|RAM|ram_block~254 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~254 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~254 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3053 (
// Equation(s):
// \FD|RAM|ram_block~3053_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1278_q ) # ((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (((\FD|RAM|ram_block~254_q  & !\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1278_q ),
	.datac(\FD|RAM|ram_block~254_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3053_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3053 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3053 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3054 (
// Equation(s):
// \FD|RAM|ram_block~3054_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3053_combout  & (\FD|RAM|ram_block~1790_q )) # (!\FD|RAM|ram_block~3053_combout  & ((\FD|RAM|ram_block~766_q ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3053_combout ))))

	.dataa(\FD|RAM|ram_block~1790_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~766_q ),
	.datad(\FD|RAM|ram_block~3053_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3054_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3054 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~3054 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N26
cycloneive_lcell_comb \FD|RAM|ram_block~1150feeder (
// Equation(s):
// \FD|RAM|ram_block~1150feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1150feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1150feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1150feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N27
dffeas \FD|RAM|ram_block~1150 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1150feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1150 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1150 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N8
cycloneive_lcell_comb \FD|RAM|ram_block~638feeder (
// Equation(s):
// \FD|RAM|ram_block~638feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~638feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~638feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~638feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N9
dffeas \FD|RAM|ram_block~638 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~638feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~638 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~638 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y32_N23
dffeas \FD|RAM|ram_block~126 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~126 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~126 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3057 (
// Equation(s):
// \FD|RAM|ram_block~3057_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~638_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~126_q )))))

	.dataa(\FD|RAM|ram_block~638_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~126_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3057_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3057 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3057 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N21
dffeas \FD|RAM|ram_block~1662 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1662 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1662 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N20
cycloneive_lcell_comb \FD|RAM|ram_block~3058 (
// Equation(s):
// \FD|RAM|ram_block~3058_combout  = (\FD|RAM|ram_block~3057_combout  & (((\FD|RAM|ram_block~1662_q ) # (!\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|RAM|ram_block~3057_combout  & (\FD|RAM|ram_block~1150_q  & ((\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~1150_q ),
	.datab(\FD|RAM|ram_block~3057_combout ),
	.datac(\FD|RAM|ram_block~1662_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3058_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3058 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~3058 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N27
dffeas \FD|RAM|ram_block~382 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~382 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~382 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N4
cycloneive_lcell_comb \FD|RAM|ram_block~894feeder (
// Equation(s):
// \FD|RAM|ram_block~894feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~894feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~894feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~894feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N5
dffeas \FD|RAM|ram_block~894 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~894feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~894 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~894 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3055 (
// Equation(s):
// \FD|RAM|ram_block~3055_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout )) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~894_q ))) # (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~382_q 
// ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~382_q ),
	.datad(\FD|RAM|ram_block~894_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3055_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3055 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~3055 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1406feeder (
// Equation(s):
// \FD|RAM|ram_block~1406feeder_combout  = \FD|BANCO_REG|saidaB[23]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1406feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1406feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1406feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N21
dffeas \FD|RAM|ram_block~1406 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1406feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1406 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1406 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N7
dffeas \FD|RAM|ram_block~1918 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[23]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1918 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1918 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3056 (
// Equation(s):
// \FD|RAM|ram_block~3056_combout  = (\FD|RAM|ram_block~3055_combout  & (((\FD|RAM|ram_block~1918_q ) # (!\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|RAM|ram_block~3055_combout  & (\FD|RAM|ram_block~1406_q  & ((\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~3055_combout ),
	.datab(\FD|RAM|ram_block~1406_q ),
	.datac(\FD|RAM|ram_block~1918_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3056_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3056 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~3056 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3059 (
// Equation(s):
// \FD|RAM|ram_block~3059_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (\FD|ULA|MUX|Mux28~1_combout )) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~3056_combout ))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (\FD|RAM|ram_block~3058_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~3058_combout ),
	.datad(\FD|RAM|ram_block~3056_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3059_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3059 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~3059 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3062 (
// Equation(s):
// \FD|RAM|ram_block~3062_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~3059_combout  & (\FD|RAM|ram_block~3061_combout )) # (!\FD|RAM|ram_block~3059_combout  & ((\FD|RAM|ram_block~3054_combout ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~3059_combout ))))

	.dataa(\FD|RAM|ram_block~3061_combout ),
	.datab(\FD|RAM|ram_block~3054_combout ),
	.datac(\FD|ULA|MUX|Mux29~1_combout ),
	.datad(\FD|RAM|ram_block~3059_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3062_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3062 .lut_mask = 16'hAFC0;
defparam \FD|RAM|ram_block~3062 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3094 (
// Equation(s):
// \FD|RAM|ram_block~3094_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3083_combout  & (\FD|RAM|ram_block~3093_combout )) # (!\FD|RAM|ram_block~3083_combout  & ((\FD|RAM|ram_block~3062_combout ))))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~3083_combout ))))

	.dataa(\FD|RAM|ram_block~3093_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~3083_combout ),
	.datad(\FD|RAM|ram_block~3062_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3094_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3094 .lut_mask = 16'hBCB0;
defparam \FD|RAM|ram_block~3094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N7
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[20] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[23]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N6
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[23]~10 (
// Equation(s):
// \FD|BANCO_REG|saidaA[23]~10_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0_bypass [20]))) # (!\FD|BANCO_REG|Mux31~1_combout  & (\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a9 
// ))))

	.dataa(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a9 ),
	.datab(\FD|BANCO_REG|Equal0~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [20]),
	.datad(\FD|BANCO_REG|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[23]~10_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[23]~10 .lut_mask = 16'hC088;
defparam \FD|BANCO_REG|saidaA[23]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N4
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[23]~24 (
// Equation(s):
// \FD|MUX_RT_IMM|q[23]~24_combout  = (\FD|MUX_RT_IMM|q[30]~15_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [20])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a9 
// )))))

	.dataa(\FD|BANCO_REG|Mux63~4_combout ),
	.datab(\FD|MUX_RT_IMM|q[30]~15_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [20]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[23]~24 .lut_mask = 16'hC480;
defparam \FD|MUX_RT_IMM|q[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[22]~22 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[22]~22_combout  = (\FD|BANCO_REG|saidaA[22]~11_combout  & ((\FD|ULA|SOMA|CarryOut[21]~21_combout ) # (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[22]~25_combout )))) # (!\FD|BANCO_REG|saidaA[22]~11_combout  & 
// (\FD|ULA|SOMA|CarryOut[21]~21_combout  & (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[22]~25_combout ))))

	.dataa(\FD|UC_ULA|q[2]~1_combout ),
	.datab(\FD|BANCO_REG|saidaA[22]~11_combout ),
	.datac(\FD|ULA|SOMA|CarryOut[21]~21_combout ),
	.datad(\FD|MUX_RT_IMM|q[22]~25_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[22]~22 .lut_mask = 16'hD4E8;
defparam \FD|ULA|SOMA|CarryOut[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N16
cycloneive_lcell_comb \FD|ULA|MUX|Mux8~0 (
// Equation(s):
// \FD|ULA|MUX|Mux8~0_combout  = \FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[23]~24_combout  $ (((\FD|UC_ULA|q[1]~0_combout  & \FD|ULA|SOMA|CarryOut[22]~22_combout ))))

	.dataa(\FD|UC_ULA|q[1]~0_combout ),
	.datab(\FD|UC_ULA|q[2]~1_combout ),
	.datac(\FD|MUX_RT_IMM|q[23]~24_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[22]~22_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux8~0 .lut_mask = 16'h963C;
defparam \FD|ULA|MUX|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N14
cycloneive_lcell_comb \FD|ULA|MUX|Mux8~1 (
// Equation(s):
// \FD|ULA|MUX|Mux8~1_combout  = (\FD|BANCO_REG|saidaA[23]~10_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|UC_ULA|q[0]~2_combout ) # (\FD|ULA|MUX|Mux8~0_combout ))))) # (!\FD|BANCO_REG|saidaA[23]~10_combout  & (\FD|ULA|MUX|Mux8~0_combout  & 
// (\FD|UC_ULA|q[0]~2_combout  $ (\FD|UC_ULA|q[1]~0_combout ))))

	.dataa(\FD|BANCO_REG|saidaA[23]~10_combout ),
	.datab(\FD|UC_ULA|q[0]~2_combout ),
	.datac(\FD|UC_ULA|q[1]~0_combout ),
	.datad(\FD|ULA|MUX|Mux8~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux8~1 .lut_mask = 16'h1E28;
defparam \FD|ULA|MUX|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N22
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[23]~12 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[23]~12_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (\FD|RAM|ram_block~3094_combout  & ((\FD|comb~0_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (((\FD|ULA|MUX|Mux8~1_combout ))))

	.dataa(\FD|RAM|ram_block~3094_combout ),
	.datab(\UCFD|HAB_LE_MEM~0_combout ),
	.datac(\FD|ULA|MUX|Mux8~1_combout ),
	.datad(\FD|comb~0_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[23]~12_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[23]~12 .lut_mask = 16'hB830;
defparam \FD|MUX_ULA_MEM|q[23]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N0
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[24]~9 (
// Equation(s):
// \FD|BANCO_REG|saidaA[24]~9_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & (\FD|BANCO_REG|registrador_rtl_0_bypass [19])) # (!\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a8 
// )))))

	.dataa(\FD|BANCO_REG|Mux31~1_combout ),
	.datab(\FD|BANCO_REG|Equal0~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [19]),
	.datad(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[24]~9_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[24]~9 .lut_mask = 16'hC480;
defparam \FD|BANCO_REG|saidaA[24]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N29
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[19] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[24]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N10
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[24]~23 (
// Equation(s):
// \FD|MUX_RT_IMM|q[24]~23_combout  = (\FD|MUX_RT_IMM|q[30]~15_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [19])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a8 
// )))))

	.dataa(\FD|MUX_RT_IMM|q[30]~15_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_1_bypass [19]),
	.datac(\FD|BANCO_REG|Mux63~4_combout ),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[24]~23_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[24]~23 .lut_mask = 16'h8A80;
defparam \FD|MUX_RT_IMM|q[24]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N22
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[23]~23 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[23]~23_combout  = (\FD|BANCO_REG|saidaA[23]~10_combout  & ((\FD|ULA|SOMA|CarryOut[22]~22_combout ) # (\FD|MUX_RT_IMM|q[23]~24_combout  $ (\FD|UC_ULA|q[2]~1_combout )))) # (!\FD|BANCO_REG|saidaA[23]~10_combout  & 
// (\FD|ULA|SOMA|CarryOut[22]~22_combout  & (\FD|MUX_RT_IMM|q[23]~24_combout  $ (\FD|UC_ULA|q[2]~1_combout ))))

	.dataa(\FD|BANCO_REG|saidaA[23]~10_combout ),
	.datab(\FD|MUX_RT_IMM|q[23]~24_combout ),
	.datac(\FD|UC_ULA|q[2]~1_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[22]~22_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[23]~23 .lut_mask = 16'hBE28;
defparam \FD|ULA|SOMA|CarryOut[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N0
cycloneive_lcell_comb \FD|ULA|MUX|Mux7~0 (
// Equation(s):
// \FD|ULA|MUX|Mux7~0_combout  = \FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[24]~23_combout  $ (((\FD|UC_ULA|q[1]~0_combout  & \FD|ULA|SOMA|CarryOut[23]~23_combout ))))

	.dataa(\FD|UC_ULA|q[1]~0_combout ),
	.datab(\FD|UC_ULA|q[2]~1_combout ),
	.datac(\FD|MUX_RT_IMM|q[24]~23_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[23]~23_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux7~0 .lut_mask = 16'h963C;
defparam \FD|ULA|MUX|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N2
cycloneive_lcell_comb \FD|ULA|MUX|Mux7~1 (
// Equation(s):
// \FD|ULA|MUX|Mux7~1_combout  = (\FD|BANCO_REG|saidaA[24]~9_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|UC_ULA|q[0]~2_combout ) # (\FD|ULA|MUX|Mux7~0_combout ))))) # (!\FD|BANCO_REG|saidaA[24]~9_combout  & (\FD|ULA|MUX|Mux7~0_combout  & 
// (\FD|UC_ULA|q[1]~0_combout  $ (\FD|UC_ULA|q[0]~2_combout ))))

	.dataa(\FD|UC_ULA|q[1]~0_combout ),
	.datab(\FD|BANCO_REG|saidaA[24]~9_combout ),
	.datac(\FD|UC_ULA|q[0]~2_combout ),
	.datad(\FD|ULA|MUX|Mux7~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux7~1 .lut_mask = 16'h5648;
defparam \FD|ULA|MUX|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N8
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[24]~28 (
// Equation(s):
// \FD|BANCO_REG|saidaB[24]~28_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [19])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a8 
// )))))

	.dataa(\FD|BANCO_REG|registrador_rtl_1_bypass [19]),
	.datab(\FD|BANCO_REG|Equal1~0_combout ),
	.datac(\FD|BANCO_REG|Mux63~4_combout ),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[24]~28 .lut_mask = 16'h8C80;
defparam \FD|BANCO_REG|saidaB[24]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2047feeder (
// Equation(s):
// \FD|RAM|ram_block~2047feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2047feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2047feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2047feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N29
dffeas \FD|RAM|ram_block~2047 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2047feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2047_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2047 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2047 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N19
dffeas \FD|RAM|ram_block~1535 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1535 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1535 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1023feeder (
// Equation(s):
// \FD|RAM|ram_block~1023feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1023feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1023feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1023feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N21
dffeas \FD|RAM|ram_block~1023 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1023feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1023 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1023 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N31
dffeas \FD|RAM|ram_block~511 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~511 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~511 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3126 (
// Equation(s):
// \FD|RAM|ram_block~3126_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~1023_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~511_q )))))

	.dataa(\FD|RAM|ram_block~1023_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~511_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3126_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3126 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3127 (
// Equation(s):
// \FD|RAM|ram_block~3127_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3126_combout  & (\FD|RAM|ram_block~2047_q )) # (!\FD|RAM|ram_block~3126_combout  & ((\FD|RAM|ram_block~1535_q ))))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~3126_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~2047_q ),
	.datac(\FD|RAM|ram_block~1535_q ),
	.datad(\FD|RAM|ram_block~3126_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3127_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3127 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~3127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2079feeder (
// Equation(s):
// \FD|RAM|ram_block~2079feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2079feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2079feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2079feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N29
dffeas \FD|RAM|ram_block~2079 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2079feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2079_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2079 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2079 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N27
dffeas \FD|RAM|ram_block~1055 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1055_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1055 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1055 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1567feeder (
// Equation(s):
// \FD|RAM|ram_block~1567feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1567feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1567feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1567feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N21
dffeas \FD|RAM|ram_block~1567 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1567feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1567 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1567 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N15
dffeas \FD|RAM|ram_block~543 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~543 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~543 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3133 (
// Equation(s):
// \FD|RAM|ram_block~3133_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1567_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~543_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1567_q ),
	.datac(\FD|RAM|ram_block~543_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3133_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3133 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3134 (
// Equation(s):
// \FD|RAM|ram_block~3134_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3133_combout  & (\FD|RAM|ram_block~2079_q )) # (!\FD|RAM|ram_block~3133_combout  & ((\FD|RAM|ram_block~1055_q ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3133_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~2079_q ),
	.datac(\FD|RAM|ram_block~1055_q ),
	.datad(\FD|RAM|ram_block~3133_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3134_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3134 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~3134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N12
cycloneive_lcell_comb \FD|RAM|ram_block~991feeder (
// Equation(s):
// \FD|RAM|ram_block~991feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~991feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~991feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~991feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N13
dffeas \FD|RAM|ram_block~991 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~991feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~991 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~991 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N23
dffeas \FD|RAM|ram_block~2015 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2015 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2015 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1503feeder (
// Equation(s):
// \FD|RAM|ram_block~1503feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1503feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1503feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1503feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N25
dffeas \FD|RAM|ram_block~1503 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1503feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1503 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1503 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N23
dffeas \FD|RAM|ram_block~479 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~479 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~479 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3128 (
// Equation(s):
// \FD|RAM|ram_block~3128_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1503_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~479_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1503_q ),
	.datac(\FD|RAM|ram_block~479_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3128_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3128 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3129 (
// Equation(s):
// \FD|RAM|ram_block~3129_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3128_combout  & ((\FD|RAM|ram_block~2015_q ))) # (!\FD|RAM|ram_block~3128_combout  & (\FD|RAM|ram_block~991_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3128_combout ))))

	.dataa(\FD|RAM|ram_block~991_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~2015_q ),
	.datad(\FD|RAM|ram_block~3128_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3129_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3129 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N20
cycloneive_lcell_comb \FD|RAM|ram_block~959feeder (
// Equation(s):
// \FD|RAM|ram_block~959feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~959feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~959feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~959feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N21
dffeas \FD|RAM|ram_block~959 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~959feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~959 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~959 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N15
dffeas \FD|RAM|ram_block~447 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~447 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~447 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3130 (
// Equation(s):
// \FD|RAM|ram_block~3130_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~959_q ) # ((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (((\FD|RAM|ram_block~447_q  & !\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~959_q ),
	.datac(\FD|RAM|ram_block~447_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3130_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3130 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N23
dffeas \FD|RAM|ram_block~1983 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1983 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1983 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1471feeder (
// Equation(s):
// \FD|RAM|ram_block~1471feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1471feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1471feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1471feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N1
dffeas \FD|RAM|ram_block~1471 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1471feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1471 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1471 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3131 (
// Equation(s):
// \FD|RAM|ram_block~3131_combout  = (\FD|RAM|ram_block~3130_combout  & (((\FD|RAM|ram_block~1983_q )) # (!\FD|ULA|MUX|Mux26~1_combout ))) # (!\FD|RAM|ram_block~3130_combout  & (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1471_q ))))

	.dataa(\FD|RAM|ram_block~3130_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~1983_q ),
	.datad(\FD|RAM|ram_block~1471_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3131_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3131 .lut_mask = 16'hE6A2;
defparam \FD|RAM|ram_block~3131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3132 (
// Equation(s):
// \FD|RAM|ram_block~3132_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~3129_combout )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~3131_combout )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~3129_combout ),
	.datac(\FD|RAM|ram_block~3131_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3132_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3132 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3135 (
// Equation(s):
// \FD|RAM|ram_block~3135_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3132_combout  & ((\FD|RAM|ram_block~3134_combout ))) # (!\FD|RAM|ram_block~3132_combout  & (\FD|RAM|ram_block~3127_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~3132_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~3127_combout ),
	.datac(\FD|RAM|ram_block~3134_combout ),
	.datad(\FD|RAM|ram_block~3132_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3135_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3135 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N26
cycloneive_lcell_comb \FD|RAM|ram_block~1951feeder (
// Equation(s):
// \FD|RAM|ram_block~1951feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1951feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1951feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1951feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N27
dffeas \FD|RAM|ram_block~1951 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1951feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1951 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1951 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N13
dffeas \FD|RAM|ram_block~927 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~927 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~927 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1439feeder (
// Equation(s):
// \FD|RAM|ram_block~1439feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1439feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1439feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1439feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N25
dffeas \FD|RAM|ram_block~1439 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1439feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1439 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1439 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N3
dffeas \FD|RAM|ram_block~415 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~415 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~415 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N2
cycloneive_lcell_comb \FD|RAM|ram_block~3102 (
// Equation(s):
// \FD|RAM|ram_block~3102_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1439_q ) # ((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (((\FD|RAM|ram_block~415_q  & !\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1439_q ),
	.datac(\FD|RAM|ram_block~415_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3102_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3102 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3103 (
// Equation(s):
// \FD|RAM|ram_block~3103_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3102_combout  & (\FD|RAM|ram_block~1951_q )) # (!\FD|RAM|ram_block~3102_combout  & ((\FD|RAM|ram_block~927_q ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3102_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1951_q ),
	.datac(\FD|RAM|ram_block~927_q ),
	.datad(\FD|RAM|ram_block~3102_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3103_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3103 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~3103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1887feeder (
// Equation(s):
// \FD|RAM|ram_block~1887feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1887feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1887feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1887feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N17
dffeas \FD|RAM|ram_block~1887 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1887feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1887 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1887 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N29
dffeas \FD|RAM|ram_block~863 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~863 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~863 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N26
cycloneive_lcell_comb \FD|RAM|ram_block~1375feeder (
// Equation(s):
// \FD|RAM|ram_block~1375feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1375feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1375feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1375feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N27
dffeas \FD|RAM|ram_block~1375 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1375feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1375 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1375 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N3
dffeas \FD|RAM|ram_block~351 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~351 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~351 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N2
cycloneive_lcell_comb \FD|RAM|ram_block~3095 (
// Equation(s):
// \FD|RAM|ram_block~3095_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1375_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~351_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1375_q ),
	.datac(\FD|RAM|ram_block~351_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3095_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3095 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N28
cycloneive_lcell_comb \FD|RAM|ram_block~3096 (
// Equation(s):
// \FD|RAM|ram_block~3096_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3095_combout  & (\FD|RAM|ram_block~1887_q )) # (!\FD|RAM|ram_block~3095_combout  & ((\FD|RAM|ram_block~863_q ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3095_combout ))))

	.dataa(\FD|RAM|ram_block~1887_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~863_q ),
	.datad(\FD|RAM|ram_block~3095_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3096_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3096 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~3096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N13
dffeas \FD|RAM|ram_block~383 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~383 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~383 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N14
cycloneive_lcell_comb \FD|RAM|ram_block~895feeder (
// Equation(s):
// \FD|RAM|ram_block~895feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~895feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~895feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~895feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N15
dffeas \FD|RAM|ram_block~895 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~895feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~895 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~895 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3097 (
// Equation(s):
// \FD|RAM|ram_block~3097_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout )) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~895_q ))) # (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~383_q 
// ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~383_q ),
	.datad(\FD|RAM|ram_block~895_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3097_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3097 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~3097 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1407feeder (
// Equation(s):
// \FD|RAM|ram_block~1407feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1407feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1407feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1407feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N19
dffeas \FD|RAM|ram_block~1407 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1407feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1407 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1407 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y33_N29
dffeas \FD|RAM|ram_block~1919 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1919 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1919 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N28
cycloneive_lcell_comb \FD|RAM|ram_block~3098 (
// Equation(s):
// \FD|RAM|ram_block~3098_combout  = (\FD|RAM|ram_block~3097_combout  & (((\FD|RAM|ram_block~1919_q ) # (!\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|RAM|ram_block~3097_combout  & (\FD|RAM|ram_block~1407_q  & ((\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~3097_combout ),
	.datab(\FD|RAM|ram_block~1407_q ),
	.datac(\FD|RAM|ram_block~1919_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3098_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3098 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~3098 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1343feeder (
// Equation(s):
// \FD|RAM|ram_block~1343feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1343feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1343feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1343feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N25
dffeas \FD|RAM|ram_block~1343 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1343feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1343 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1343 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N11
dffeas \FD|RAM|ram_block~1855 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1855 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1855 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N21
dffeas \FD|RAM|ram_block~319 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~319 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~319 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N26
cycloneive_lcell_comb \FD|RAM|ram_block~831feeder (
// Equation(s):
// \FD|RAM|ram_block~831feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~831feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~831feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~831feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N27
dffeas \FD|RAM|ram_block~831 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~831feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~831 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~831 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N20
cycloneive_lcell_comb \FD|RAM|ram_block~3099 (
// Equation(s):
// \FD|RAM|ram_block~3099_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout ) # ((\FD|RAM|ram_block~831_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (!\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~319_q )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~319_q ),
	.datad(\FD|RAM|ram_block~831_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3099_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3099 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~3099 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3100 (
// Equation(s):
// \FD|RAM|ram_block~3100_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3099_combout  & ((\FD|RAM|ram_block~1855_q ))) # (!\FD|RAM|ram_block~3099_combout  & (\FD|RAM|ram_block~1343_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~3099_combout ))))

	.dataa(\FD|RAM|ram_block~1343_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~1855_q ),
	.datad(\FD|RAM|ram_block~3099_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3100_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3100 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N8
cycloneive_lcell_comb \FD|RAM|ram_block~3101 (
// Equation(s):
// \FD|RAM|ram_block~3101_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3098_combout ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~3100_combout  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~3098_combout ),
	.datac(\FD|RAM|ram_block~3100_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3101_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3101 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3104 (
// Equation(s):
// \FD|RAM|ram_block~3104_combout  = (\FD|RAM|ram_block~3101_combout  & ((\FD|RAM|ram_block~3103_combout ) # ((!\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|RAM|ram_block~3101_combout  & (((\FD|RAM|ram_block~3096_combout  & \FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~3103_combout ),
	.datab(\FD|RAM|ram_block~3096_combout ),
	.datac(\FD|RAM|ram_block~3101_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3104_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3104 .lut_mask = 16'hACF0;
defparam \FD|RAM|ram_block~3104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N26
cycloneive_lcell_comb \FD|RAM|ram_block~671feeder (
// Equation(s):
// \FD|RAM|ram_block~671feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~671feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~671feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~671feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N27
dffeas \FD|RAM|ram_block~671 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~671feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~671 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~671 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N27
dffeas \FD|RAM|ram_block~1695 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1695 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1695 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1183feeder (
// Equation(s):
// \FD|RAM|ram_block~1183feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1183feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1183feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1183feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N25
dffeas \FD|RAM|ram_block~1183 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1183feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1183 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1183 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N29
dffeas \FD|RAM|ram_block~159 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~159 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~159 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N28
cycloneive_lcell_comb \FD|RAM|ram_block~3122 (
// Equation(s):
// \FD|RAM|ram_block~3122_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1183_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~159_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1183_q ),
	.datac(\FD|RAM|ram_block~159_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3122_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3122 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3123 (
// Equation(s):
// \FD|RAM|ram_block~3123_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3122_combout  & ((\FD|RAM|ram_block~1695_q ))) # (!\FD|RAM|ram_block~3122_combout  & (\FD|RAM|ram_block~671_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3122_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~671_q ),
	.datac(\FD|RAM|ram_block~1695_q ),
	.datad(\FD|RAM|ram_block~3122_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3123_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3123 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N28
cycloneive_lcell_comb \FD|RAM|ram_block~607feeder (
// Equation(s):
// \FD|RAM|ram_block~607feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~607feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~607feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~607feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N29
dffeas \FD|RAM|ram_block~607 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~607feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~607 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~607 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N31
dffeas \FD|RAM|ram_block~1631 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1631 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1631 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N31
dffeas \FD|RAM|ram_block~95 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~95 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~95 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1119feeder (
// Equation(s):
// \FD|RAM|ram_block~1119feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1119feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1119feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1119feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N25
dffeas \FD|RAM|ram_block~1119 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1119feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1119 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1119 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3115 (
// Equation(s):
// \FD|RAM|ram_block~3115_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout ) # ((\FD|RAM|ram_block~1119_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~95_q )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~95_q ),
	.datad(\FD|RAM|ram_block~1119_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3115_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3115 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~3115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3116 (
// Equation(s):
// \FD|RAM|ram_block~3116_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3115_combout  & ((\FD|RAM|ram_block~1631_q ))) # (!\FD|RAM|ram_block~3115_combout  & (\FD|RAM|ram_block~607_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3115_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~607_q ),
	.datac(\FD|RAM|ram_block~1631_q ),
	.datad(\FD|RAM|ram_block~3115_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3116_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3116 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1087feeder (
// Equation(s):
// \FD|RAM|ram_block~1087feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1087feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1087feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1087feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N1
dffeas \FD|RAM|ram_block~1087 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1087feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1087_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1087 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1087 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N1
dffeas \FD|RAM|ram_block~1599 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1599 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1599 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N16
cycloneive_lcell_comb \FD|RAM|ram_block~575feeder (
// Equation(s):
// \FD|RAM|ram_block~575feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~575feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~575feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~575feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N17
dffeas \FD|RAM|ram_block~575 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~575feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~575 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~575 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N7
dffeas \FD|RAM|ram_block~63 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~63 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3119 (
// Equation(s):
// \FD|RAM|ram_block~3119_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~575_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~63_q )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~575_q ),
	.datac(\FD|RAM|ram_block~63_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3119_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3119 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3120 (
// Equation(s):
// \FD|RAM|ram_block~3120_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3119_combout  & ((\FD|RAM|ram_block~1599_q ))) # (!\FD|RAM|ram_block~3119_combout  & (\FD|RAM|ram_block~1087_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~3119_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1087_q ),
	.datac(\FD|RAM|ram_block~1599_q ),
	.datad(\FD|RAM|ram_block~3119_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3120_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3120 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N30
cycloneive_lcell_comb \FD|RAM|ram_block~639feeder (
// Equation(s):
// \FD|RAM|ram_block~639feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~639feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~639feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~639feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N31
dffeas \FD|RAM|ram_block~639 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~639feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~639 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~639 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y32_N1
dffeas \FD|RAM|ram_block~127 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~127 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3117 (
// Equation(s):
// \FD|RAM|ram_block~3117_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~639_q ) # ((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (((\FD|RAM|ram_block~127_q  & !\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~639_q ),
	.datac(\FD|RAM|ram_block~127_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3117_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3117 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N13
dffeas \FD|RAM|ram_block~1663 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1663 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1663 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1151feeder (
// Equation(s):
// \FD|RAM|ram_block~1151feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1151feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1151feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1151feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N5
dffeas \FD|RAM|ram_block~1151 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1151feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1151 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1151 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3118 (
// Equation(s):
// \FD|RAM|ram_block~3118_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3117_combout  & (\FD|RAM|ram_block~1663_q )) # (!\FD|RAM|ram_block~3117_combout  & ((\FD|RAM|ram_block~1151_q ))))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (\FD|RAM|ram_block~3117_combout ))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~3117_combout ),
	.datac(\FD|RAM|ram_block~1663_q ),
	.datad(\FD|RAM|ram_block~1151_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3118_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3118 .lut_mask = 16'hE6C4;
defparam \FD|RAM|ram_block~3118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N24
cycloneive_lcell_comb \FD|RAM|ram_block~3121 (
// Equation(s):
// \FD|RAM|ram_block~3121_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~3118_combout ) # (\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (\FD|RAM|ram_block~3120_combout  & ((!\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~3120_combout ),
	.datac(\FD|RAM|ram_block~3118_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3121_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3121 .lut_mask = 16'hAAE4;
defparam \FD|RAM|ram_block~3121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3124 (
// Equation(s):
// \FD|RAM|ram_block~3124_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3121_combout  & (\FD|RAM|ram_block~3123_combout )) # (!\FD|RAM|ram_block~3121_combout  & ((\FD|RAM|ram_block~3116_combout ))))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~3121_combout ))))

	.dataa(\FD|RAM|ram_block~3123_combout ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~3116_combout ),
	.datad(\FD|RAM|ram_block~3121_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3124_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3124 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~3124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1279feeder (
// Equation(s):
// \FD|RAM|ram_block~1279feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1279feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1279feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1279feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N9
dffeas \FD|RAM|ram_block~1279 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1279feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1279 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1279 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N26
cycloneive_lcell_comb \FD|RAM|ram_block~767feeder (
// Equation(s):
// \FD|RAM|ram_block~767feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~767feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~767feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~767feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N27
dffeas \FD|RAM|ram_block~767 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~767feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~767 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~767 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y32_N31
dffeas \FD|RAM|ram_block~255 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~255 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~255 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3105 (
// Equation(s):
// \FD|RAM|ram_block~3105_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~767_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~255_q )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~767_q ),
	.datac(\FD|RAM|ram_block~255_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3105_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3105 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N31
dffeas \FD|RAM|ram_block~1791 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1791 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1791 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3106 (
// Equation(s):
// \FD|RAM|ram_block~3106_combout  = (\FD|RAM|ram_block~3105_combout  & (((\FD|RAM|ram_block~1791_q ) # (!\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|RAM|ram_block~3105_combout  & (\FD|RAM|ram_block~1279_q  & ((\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~1279_q ),
	.datab(\FD|RAM|ram_block~3105_combout ),
	.datac(\FD|RAM|ram_block~1791_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3106_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3106 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~3106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
cycloneive_lcell_comb \FD|RAM|ram_block~799feeder (
// Equation(s):
// \FD|RAM|ram_block~799feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~799feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~799feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~799feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N23
dffeas \FD|RAM|ram_block~799 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~799feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~799 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~799 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N17
dffeas \FD|RAM|ram_block~1823 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1823 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1823 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N1
dffeas \FD|RAM|ram_block~287 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~287 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~287 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N14
cycloneive_lcell_comb \FD|RAM|ram_block~1311feeder (
// Equation(s):
// \FD|RAM|ram_block~1311feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1311feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1311feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1311feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N15
dffeas \FD|RAM|ram_block~1311 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1311feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1311 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1311 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3112 (
// Equation(s):
// \FD|RAM|ram_block~3112_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (\FD|ULA|MUX|Mux26~1_combout )) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1311_q ))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (\FD|RAM|ram_block~287_q ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~287_q ),
	.datad(\FD|RAM|ram_block~1311_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3112_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3112 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~3112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneive_lcell_comb \FD|RAM|ram_block~3113 (
// Equation(s):
// \FD|RAM|ram_block~3113_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3112_combout  & ((\FD|RAM|ram_block~1823_q ))) # (!\FD|RAM|ram_block~3112_combout  & (\FD|RAM|ram_block~799_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3112_combout ))))

	.dataa(\FD|RAM|ram_block~799_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~1823_q ),
	.datad(\FD|RAM|ram_block~3112_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3113_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3113 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1215feeder (
// Equation(s):
// \FD|RAM|ram_block~1215feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1215feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1215feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1215feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N25
dffeas \FD|RAM|ram_block~1215 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1215feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1215 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1215 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N14
cycloneive_lcell_comb \FD|RAM|ram_block~703feeder (
// Equation(s):
// \FD|RAM|ram_block~703feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~703feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~703feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~703feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N15
dffeas \FD|RAM|ram_block~703 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~703feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~703 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~703 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N5
dffeas \FD|RAM|ram_block~191 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~191 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~191 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N4
cycloneive_lcell_comb \FD|RAM|ram_block~3109 (
// Equation(s):
// \FD|RAM|ram_block~3109_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~703_q ) # ((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (((\FD|RAM|ram_block~191_q  & !\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~703_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~191_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3109_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3109 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~3109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N23
dffeas \FD|RAM|ram_block~1727 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1727 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1727 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3110 (
// Equation(s):
// \FD|RAM|ram_block~3110_combout  = (\FD|RAM|ram_block~3109_combout  & (((\FD|RAM|ram_block~1727_q ) # (!\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|RAM|ram_block~3109_combout  & (\FD|RAM|ram_block~1215_q  & ((\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~1215_q ),
	.datab(\FD|RAM|ram_block~3109_combout ),
	.datac(\FD|RAM|ram_block~1727_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3110_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3110 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~3110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N28
cycloneive_lcell_comb \FD|RAM|ram_block~735feeder (
// Equation(s):
// \FD|RAM|ram_block~735feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~735feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~735feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~735feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N29
dffeas \FD|RAM|ram_block~735 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~735feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~735 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~735 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N15
dffeas \FD|RAM|ram_block~1759 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1759 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1759 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1247feeder (
// Equation(s):
// \FD|RAM|ram_block~1247feeder_combout  = \FD|BANCO_REG|saidaB[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1247feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1247feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1247feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N21
dffeas \FD|RAM|ram_block~1247 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1247feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1247 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1247 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N9
dffeas \FD|RAM|ram_block~223 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[24]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~223 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~223 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N8
cycloneive_lcell_comb \FD|RAM|ram_block~3107 (
// Equation(s):
// \FD|RAM|ram_block~3107_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1247_q ) # ((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (((\FD|RAM|ram_block~223_q  & !\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1247_q ),
	.datac(\FD|RAM|ram_block~223_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3107_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3107 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3108 (
// Equation(s):
// \FD|RAM|ram_block~3108_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3107_combout  & ((\FD|RAM|ram_block~1759_q ))) # (!\FD|RAM|ram_block~3107_combout  & (\FD|RAM|ram_block~735_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3107_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~735_q ),
	.datac(\FD|RAM|ram_block~1759_q ),
	.datad(\FD|RAM|ram_block~3107_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3108_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3108 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N16
cycloneive_lcell_comb \FD|RAM|ram_block~3111 (
// Equation(s):
// \FD|RAM|ram_block~3111_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3108_combout ))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (\FD|RAM|ram_block~3110_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~3110_combout ),
	.datac(\FD|RAM|ram_block~3108_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3111_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3111 .lut_mask = 16'hFA44;
defparam \FD|RAM|ram_block~3111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N2
cycloneive_lcell_comb \FD|RAM|ram_block~3114 (
// Equation(s):
// \FD|RAM|ram_block~3114_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3111_combout  & ((\FD|RAM|ram_block~3113_combout ))) # (!\FD|RAM|ram_block~3111_combout  & (\FD|RAM|ram_block~3106_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~3111_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~3106_combout ),
	.datac(\FD|RAM|ram_block~3113_combout ),
	.datad(\FD|RAM|ram_block~3111_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3114_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3114 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3125 (
// Equation(s):
// \FD|RAM|ram_block~3125_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout ) # ((\FD|RAM|ram_block~3114_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (!\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~3124_combout )))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~3124_combout ),
	.datad(\FD|RAM|ram_block~3114_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3125_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3125 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~3125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3136 (
// Equation(s):
// \FD|RAM|ram_block~3136_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~3125_combout  & (\FD|RAM|ram_block~3135_combout )) # (!\FD|RAM|ram_block~3125_combout  & ((\FD|RAM|ram_block~3104_combout ))))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~3125_combout ))))

	.dataa(\FD|RAM|ram_block~3135_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~3104_combout ),
	.datad(\FD|RAM|ram_block~3125_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3136_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3136 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~3136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N30
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[24]~11 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[24]~11_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (((\FD|comb~0_combout  & \FD|RAM|ram_block~3136_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (\FD|ULA|MUX|Mux7~1_combout ))

	.dataa(\FD|ULA|MUX|Mux7~1_combout ),
	.datab(\UCFD|HAB_LE_MEM~0_combout ),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~3136_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[24]~11_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[24]~11 .lut_mask = 16'hE222;
defparam \FD|MUX_ULA_MEM|q[24]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N12
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[25]~8 (
// Equation(s):
// \FD|BANCO_REG|saidaA[25]~8_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & (\FD|BANCO_REG|registrador_rtl_0_bypass [18])) # (!\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a7 
// )))))

	.dataa(\FD|BANCO_REG|registrador_rtl_0_bypass [18]),
	.datab(\FD|BANCO_REG|Mux31~1_combout ),
	.datac(\FD|BANCO_REG|Equal0~0_combout ),
	.datad(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[25]~8_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[25]~8 .lut_mask = 16'hB080;
defparam \FD|BANCO_REG|saidaA[25]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N1
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[18] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[25]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N0
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[25]~22 (
// Equation(s):
// \FD|MUX_RT_IMM|q[25]~22_combout  = (\FD|MUX_RT_IMM|q[30]~15_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [18]))) # (!\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a7 
// ))))

	.dataa(\FD|BANCO_REG|Mux63~4_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a7 ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [18]),
	.datad(\FD|MUX_RT_IMM|q[30]~15_combout ),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[25]~22_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[25]~22 .lut_mask = 16'hE400;
defparam \FD|MUX_RT_IMM|q[25]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[24]~24 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[24]~24_combout  = (\FD|BANCO_REG|saidaA[24]~9_combout  & ((\FD|ULA|SOMA|CarryOut[23]~23_combout ) # (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[24]~23_combout )))) # (!\FD|BANCO_REG|saidaA[24]~9_combout  & 
// (\FD|ULA|SOMA|CarryOut[23]~23_combout  & (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[24]~23_combout ))))

	.dataa(\FD|UC_ULA|q[2]~1_combout ),
	.datab(\FD|BANCO_REG|saidaA[24]~9_combout ),
	.datac(\FD|ULA|SOMA|CarryOut[23]~23_combout ),
	.datad(\FD|MUX_RT_IMM|q[24]~23_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[24]~24 .lut_mask = 16'hD4E8;
defparam \FD|ULA|SOMA|CarryOut[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N24
cycloneive_lcell_comb \FD|ULA|MUX|Mux6~0 (
// Equation(s):
// \FD|ULA|MUX|Mux6~0_combout  = \FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[25]~22_combout  $ (((\FD|UC_ULA|q[1]~0_combout  & \FD|ULA|SOMA|CarryOut[24]~24_combout ))))

	.dataa(\FD|UC_ULA|q[2]~1_combout ),
	.datab(\FD|MUX_RT_IMM|q[25]~22_combout ),
	.datac(\FD|UC_ULA|q[1]~0_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[24]~24_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux6~0 .lut_mask = 16'h9666;
defparam \FD|ULA|MUX|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N14
cycloneive_lcell_comb \FD|ULA|MUX|Mux6~1 (
// Equation(s):
// \FD|ULA|MUX|Mux6~1_combout  = (\FD|BANCO_REG|saidaA[25]~8_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|UC_ULA|q[0]~2_combout ) # (\FD|ULA|MUX|Mux6~0_combout ))))) # (!\FD|BANCO_REG|saidaA[25]~8_combout  & (\FD|ULA|MUX|Mux6~0_combout  & 
// (\FD|UC_ULA|q[0]~2_combout  $ (\FD|UC_ULA|q[1]~0_combout ))))

	.dataa(\FD|BANCO_REG|saidaA[25]~8_combout ),
	.datab(\FD|UC_ULA|q[0]~2_combout ),
	.datac(\FD|UC_ULA|q[1]~0_combout ),
	.datad(\FD|ULA|MUX|Mux6~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux6~1 .lut_mask = 16'h1E28;
defparam \FD|ULA|MUX|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N30
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[25]~29 (
// Equation(s):
// \FD|BANCO_REG|saidaB[25]~29_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [18])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a7 
// )))))

	.dataa(\FD|BANCO_REG|registrador_rtl_1_bypass [18]),
	.datab(\FD|BANCO_REG|Equal1~0_combout ),
	.datac(\FD|BANCO_REG|Mux63~4_combout ),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[25]~29 .lut_mask = 16'h8C80;
defparam \FD|BANCO_REG|saidaB[25]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2080feeder (
// Equation(s):
// \FD|RAM|ram_block~2080feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2080feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2080feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2080feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N29
dffeas \FD|RAM|ram_block~2080 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2080feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2080_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2080 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2080 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1824feeder (
// Equation(s):
// \FD|RAM|ram_block~1824feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1824feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1824feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1824feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N19
dffeas \FD|RAM|ram_block~1824 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1824feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1824 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1824 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N25
dffeas \FD|RAM|ram_block~1696 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1696 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1696 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneive_lcell_comb \FD|RAM|ram_block~3175 (
// Equation(s):
// \FD|RAM|ram_block~3175_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1824_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1696_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1824_q ),
	.datac(\FD|RAM|ram_block~1696_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3175_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3175 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N15
dffeas \FD|RAM|ram_block~1952 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1952 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1952 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3176 (
// Equation(s):
// \FD|RAM|ram_block~3176_combout  = (\FD|RAM|ram_block~3175_combout  & ((\FD|RAM|ram_block~2080_q ) # ((!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~3175_combout  & (((\FD|RAM|ram_block~1952_q  & \FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~2080_q ),
	.datab(\FD|RAM|ram_block~3175_combout ),
	.datac(\FD|RAM|ram_block~1952_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3176_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3176 .lut_mask = 16'hB8CC;
defparam \FD|RAM|ram_block~3176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2048feeder (
// Equation(s):
// \FD|RAM|ram_block~2048feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2048feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2048feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2048feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N3
dffeas \FD|RAM|ram_block~2048 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2048feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2048_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2048 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2048 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y31_N5
dffeas \FD|RAM|ram_block~1792 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1792 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1792 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N22
cycloneive_lcell_comb \FD|RAM|ram_block~1920feeder (
// Equation(s):
// \FD|RAM|ram_block~1920feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1920feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1920feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1920feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N23
dffeas \FD|RAM|ram_block~1920 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1920feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1920 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1920 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y35_N15
dffeas \FD|RAM|ram_block~1664 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1664 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1664 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3168 (
// Equation(s):
// \FD|RAM|ram_block~3168_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1920_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1664_q )))))

	.dataa(\FD|RAM|ram_block~1920_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1664_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3168_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3168 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N4
cycloneive_lcell_comb \FD|RAM|ram_block~3169 (
// Equation(s):
// \FD|RAM|ram_block~3169_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~3168_combout  & (\FD|RAM|ram_block~2048_q )) # (!\FD|RAM|ram_block~3168_combout  & ((\FD|RAM|ram_block~1792_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~3168_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~2048_q ),
	.datac(\FD|RAM|ram_block~1792_q ),
	.datad(\FD|RAM|ram_block~3168_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3169_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3169 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~3169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N30
cycloneive_lcell_comb \FD|RAM|ram_block~1728feeder (
// Equation(s):
// \FD|RAM|ram_block~1728feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1728feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1728feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1728feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N31
dffeas \FD|RAM|ram_block~1728 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1728feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1728 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1728 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1856feeder (
// Equation(s):
// \FD|RAM|ram_block~1856feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1856feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1856feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1856feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N1
dffeas \FD|RAM|ram_block~1856 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1856feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1856 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1856 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N15
dffeas \FD|RAM|ram_block~1600 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1600 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1600 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3172 (
// Equation(s):
// \FD|RAM|ram_block~3172_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1856_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1600_q )))))

	.dataa(\FD|RAM|ram_block~1856_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1600_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3172_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3172 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N5
dffeas \FD|RAM|ram_block~1984 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1984 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1984 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N4
cycloneive_lcell_comb \FD|RAM|ram_block~3173 (
// Equation(s):
// \FD|RAM|ram_block~3173_combout  = (\FD|RAM|ram_block~3172_combout  & (((\FD|RAM|ram_block~1984_q ) # (!\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|RAM|ram_block~3172_combout  & (\FD|RAM|ram_block~1728_q  & ((\FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|RAM|ram_block~1728_q ),
	.datab(\FD|RAM|ram_block~3172_combout ),
	.datac(\FD|RAM|ram_block~1984_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3173_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3173 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~3173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1888feeder (
// Equation(s):
// \FD|RAM|ram_block~1888feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1888feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1888feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1888feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N19
dffeas \FD|RAM|ram_block~1888 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1888feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1888 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1888 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N31
dffeas \FD|RAM|ram_block~2016 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2016 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2016 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1760feeder (
// Equation(s):
// \FD|RAM|ram_block~1760feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1760feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1760feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1760feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N13
dffeas \FD|RAM|ram_block~1760 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1760feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1760 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1760 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N5
dffeas \FD|RAM|ram_block~1632 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1632 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1632 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N4
cycloneive_lcell_comb \FD|RAM|ram_block~3170 (
// Equation(s):
// \FD|RAM|ram_block~3170_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1760_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1632_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~1760_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1632_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3170_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3170 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~3170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3171 (
// Equation(s):
// \FD|RAM|ram_block~3171_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~3170_combout  & ((\FD|RAM|ram_block~2016_q ))) # (!\FD|RAM|ram_block~3170_combout  & (\FD|RAM|ram_block~1888_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~3170_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~1888_q ),
	.datac(\FD|RAM|ram_block~2016_q ),
	.datad(\FD|RAM|ram_block~3170_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3171_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3171 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3174 (
// Equation(s):
// \FD|RAM|ram_block~3174_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3171_combout ))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (\FD|RAM|ram_block~3173_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~3173_combout ),
	.datac(\FD|RAM|ram_block~3171_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3174_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3174 .lut_mask = 16'hFA44;
defparam \FD|RAM|ram_block~3174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N8
cycloneive_lcell_comb \FD|RAM|ram_block~3177 (
// Equation(s):
// \FD|RAM|ram_block~3177_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3174_combout  & (\FD|RAM|ram_block~3176_combout )) # (!\FD|RAM|ram_block~3174_combout  & ((\FD|RAM|ram_block~3169_combout ))))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~3174_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~3176_combout ),
	.datac(\FD|RAM|ram_block~3169_combout ),
	.datad(\FD|RAM|ram_block~3174_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3177_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3177 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~3177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N0
cycloneive_lcell_comb \FD|RAM|ram_block~992feeder (
// Equation(s):
// \FD|RAM|ram_block~992feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~992feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~992feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~992feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N1
dffeas \FD|RAM|ram_block~992 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~992feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~992 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~992 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N5
dffeas \FD|RAM|ram_block~736 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~736 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~736 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N16
cycloneive_lcell_comb \FD|RAM|ram_block~864feeder (
// Equation(s):
// \FD|RAM|ram_block~864feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~864feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~864feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~864feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N17
dffeas \FD|RAM|ram_block~864 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~864feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~864 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~864 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N23
dffeas \FD|RAM|ram_block~608 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~608 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~608 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3137 (
// Equation(s):
// \FD|RAM|ram_block~3137_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~864_q ) # ((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (((\FD|RAM|ram_block~608_q  & !\FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~864_q ),
	.datac(\FD|RAM|ram_block~608_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3137_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3137 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N4
cycloneive_lcell_comb \FD|RAM|ram_block~3138 (
// Equation(s):
// \FD|RAM|ram_block~3138_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~3137_combout  & (\FD|RAM|ram_block~992_q )) # (!\FD|RAM|ram_block~3137_combout  & ((\FD|RAM|ram_block~736_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~3137_combout ))))

	.dataa(\FD|RAM|ram_block~992_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~736_q ),
	.datad(\FD|RAM|ram_block~3137_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3138_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3138 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~3138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N24
cycloneive_lcell_comb \FD|RAM|ram_block~928feeder (
// Equation(s):
// \FD|RAM|ram_block~928feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~928feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~928feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~928feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N25
dffeas \FD|RAM|ram_block~928 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~928feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~928 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~928 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N11
dffeas \FD|RAM|ram_block~672 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~672 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~672 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3144 (
// Equation(s):
// \FD|RAM|ram_block~3144_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~928_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~672_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~928_q ),
	.datac(\FD|RAM|ram_block~672_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3144_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3144 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N2
cycloneive_lcell_comb \FD|RAM|ram_block~1056feeder (
// Equation(s):
// \FD|RAM|ram_block~1056feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1056feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1056feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1056feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N3
dffeas \FD|RAM|ram_block~1056 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1056feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1056_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1056 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1056 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N5
dffeas \FD|RAM|ram_block~800 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~800 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~800 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N4
cycloneive_lcell_comb \FD|RAM|ram_block~3145 (
// Equation(s):
// \FD|RAM|ram_block~3145_combout  = (\FD|RAM|ram_block~3144_combout  & ((\FD|RAM|ram_block~1056_q ) # ((!\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|RAM|ram_block~3144_combout  & (((\FD|RAM|ram_block~800_q  & \FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|RAM|ram_block~3144_combout ),
	.datab(\FD|RAM|ram_block~1056_q ),
	.datac(\FD|RAM|ram_block~800_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3145_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3145 .lut_mask = 16'hD8AA;
defparam \FD|RAM|ram_block~3145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N4
cycloneive_lcell_comb \FD|RAM|ram_block~768feeder (
// Equation(s):
// \FD|RAM|ram_block~768feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~768feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~768feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~768feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N5
dffeas \FD|RAM|ram_block~768 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~768feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~768 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~768 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y32_N1
dffeas \FD|RAM|ram_block~640 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~640 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~640 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3139 (
// Equation(s):
// \FD|RAM|ram_block~3139_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~768_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~640_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~768_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~640_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3139_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3139 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~3139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N28
cycloneive_lcell_comb \FD|RAM|ram_block~896feeder (
// Equation(s):
// \FD|RAM|ram_block~896feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~896feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~896feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~896feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N29
dffeas \FD|RAM|ram_block~896 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~896feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~896 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~896 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N31
dffeas \FD|RAM|ram_block~1024 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1024_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1024 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1024 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3140 (
// Equation(s):
// \FD|RAM|ram_block~3140_combout  = (\FD|RAM|ram_block~3139_combout  & (((\FD|RAM|ram_block~1024_q ) # (!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~3139_combout  & (\FD|RAM|ram_block~896_q  & ((\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~3139_combout ),
	.datab(\FD|RAM|ram_block~896_q ),
	.datac(\FD|RAM|ram_block~1024_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3140_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3140 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~3140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N18
cycloneive_lcell_comb \FD|RAM|ram_block~704feeder (
// Equation(s):
// \FD|RAM|ram_block~704feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~704feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~704feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~704feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N19
dffeas \FD|RAM|ram_block~704 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~704feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~704 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~704 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y27_N5
dffeas \FD|RAM|ram_block~576 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~576 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~576 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N4
cycloneive_lcell_comb \FD|RAM|ram_block~3141 (
// Equation(s):
// \FD|RAM|ram_block~3141_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~704_q )) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// ((\FD|RAM|ram_block~576_q )))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~704_q ),
	.datac(\FD|RAM|ram_block~576_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3141_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3141 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N0
cycloneive_lcell_comb \FD|RAM|ram_block~832feeder (
// Equation(s):
// \FD|RAM|ram_block~832feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~832feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~832feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~832feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N1
dffeas \FD|RAM|ram_block~832 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~832feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~832 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~832 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y28_N11
dffeas \FD|RAM|ram_block~960 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~960 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~960 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3142 (
// Equation(s):
// \FD|RAM|ram_block~3142_combout  = (\FD|RAM|ram_block~3141_combout  & (((\FD|RAM|ram_block~960_q ) # (!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~3141_combout  & (\FD|RAM|ram_block~832_q  & ((\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~3141_combout ),
	.datab(\FD|RAM|ram_block~832_q ),
	.datac(\FD|RAM|ram_block~960_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3142_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3142 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~3142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N4
cycloneive_lcell_comb \FD|RAM|ram_block~3143 (
// Equation(s):
// \FD|RAM|ram_block~3143_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3140_combout ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~3142_combout  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~3140_combout ),
	.datac(\FD|RAM|ram_block~3142_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3143_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3143 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3146 (
// Equation(s):
// \FD|RAM|ram_block~3146_combout  = (\FD|RAM|ram_block~3143_combout  & (((\FD|RAM|ram_block~3145_combout ) # (!\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|RAM|ram_block~3143_combout  & (\FD|RAM|ram_block~3138_combout  & ((\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~3138_combout ),
	.datab(\FD|RAM|ram_block~3145_combout ),
	.datac(\FD|RAM|ram_block~3143_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3146_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3146 .lut_mask = 16'hCAF0;
defparam \FD|RAM|ram_block~3146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N21
dffeas \FD|RAM|ram_block~1408 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1408 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1408 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N9
dffeas \FD|RAM|ram_block~1440 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1440 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1440 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1376feeder (
// Equation(s):
// \FD|RAM|ram_block~1376feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1376feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1376feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1376feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N13
dffeas \FD|RAM|ram_block~1376 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1376feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1376 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1376 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N7
dffeas \FD|RAM|ram_block~1344 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1344 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1344 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3147 (
// Equation(s):
// \FD|RAM|ram_block~3147_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1376_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1344_q )))))

	.dataa(\FD|RAM|ram_block~1376_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1344_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3147_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3147 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N8
cycloneive_lcell_comb \FD|RAM|ram_block~3148 (
// Equation(s):
// \FD|RAM|ram_block~3148_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3147_combout  & ((\FD|RAM|ram_block~1440_q ))) # (!\FD|RAM|ram_block~3147_combout  & (\FD|RAM|ram_block~1408_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~3147_combout ))))

	.dataa(\FD|RAM|ram_block~1408_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1440_q ),
	.datad(\FD|RAM|ram_block~3147_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3148_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3148 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1504feeder (
// Equation(s):
// \FD|RAM|ram_block~1504feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1504feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1504feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1504feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N19
dffeas \FD|RAM|ram_block~1504 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1504feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1504 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1504 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N11
dffeas \FD|RAM|ram_block~1568 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1568 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1568 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1536feeder (
// Equation(s):
// \FD|RAM|ram_block~1536feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1536feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1536feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1536feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N5
dffeas \FD|RAM|ram_block~1536 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1536feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1536 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1536 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N29
dffeas \FD|RAM|ram_block~1472 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1472 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1472 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N28
cycloneive_lcell_comb \FD|RAM|ram_block~3154 (
// Equation(s):
// \FD|RAM|ram_block~3154_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1536_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1472_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~1536_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1472_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3154_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3154 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~3154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3155 (
// Equation(s):
// \FD|RAM|ram_block~3155_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3154_combout  & ((\FD|RAM|ram_block~1568_q ))) # (!\FD|RAM|ram_block~3154_combout  & (\FD|RAM|ram_block~1504_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~3154_combout ))))

	.dataa(\FD|RAM|ram_block~1504_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~1568_q ),
	.datad(\FD|RAM|ram_block~3154_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3155_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3155 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N22
cycloneive_lcell_comb \FD|RAM|ram_block~1152feeder (
// Equation(s):
// \FD|RAM|ram_block~1152feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1152feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1152feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1152feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N23
dffeas \FD|RAM|ram_block~1152 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1152feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1152 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1152 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N13
dffeas \FD|RAM|ram_block~1184 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1184 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1184 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N6
cycloneive_lcell_comb \FD|RAM|ram_block~1120feeder (
// Equation(s):
// \FD|RAM|ram_block~1120feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1120feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1120feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1120feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N7
dffeas \FD|RAM|ram_block~1120 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1120feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1120 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1120 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N7
dffeas \FD|RAM|ram_block~1088 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1088_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1088 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1088 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3151 (
// Equation(s):
// \FD|RAM|ram_block~3151_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1120_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1088_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1120_q ),
	.datac(\FD|RAM|ram_block~1088_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3151_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3151 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3152 (
// Equation(s):
// \FD|RAM|ram_block~3152_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3151_combout  & ((\FD|RAM|ram_block~1184_q ))) # (!\FD|RAM|ram_block~3151_combout  & (\FD|RAM|ram_block~1152_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~3151_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1152_q ),
	.datac(\FD|RAM|ram_block~1184_q ),
	.datad(\FD|RAM|ram_block~3151_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3152_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3152 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1248feeder (
// Equation(s):
// \FD|RAM|ram_block~1248feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1248feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1248feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1248feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N1
dffeas \FD|RAM|ram_block~1248 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1248feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1248 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1248 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N5
dffeas \FD|RAM|ram_block~1312 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1312 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1312 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N6
cycloneive_lcell_comb \FD|RAM|ram_block~1216feeder (
// Equation(s):
// \FD|RAM|ram_block~1216feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1216feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1216feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1216feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N7
dffeas \FD|RAM|ram_block~1216 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1216feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1216 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1216 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N22
cycloneive_lcell_comb \FD|RAM|ram_block~1280feeder (
// Equation(s):
// \FD|RAM|ram_block~1280feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1280feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1280feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1280feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N23
dffeas \FD|RAM|ram_block~1280 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1280feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1280 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1280 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
cycloneive_lcell_comb \FD|RAM|ram_block~3149 (
// Equation(s):
// \FD|RAM|ram_block~3149_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1280_q ) # (\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (\FD|RAM|ram_block~1216_q  & ((!\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~1216_q ),
	.datab(\FD|RAM|ram_block~1280_q ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3149_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3149 .lut_mask = 16'hF0CA;
defparam \FD|RAM|ram_block~3149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N4
cycloneive_lcell_comb \FD|RAM|ram_block~3150 (
// Equation(s):
// \FD|RAM|ram_block~3150_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3149_combout  & ((\FD|RAM|ram_block~1312_q ))) # (!\FD|RAM|ram_block~3149_combout  & (\FD|RAM|ram_block~1248_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~3149_combout ))))

	.dataa(\FD|RAM|ram_block~1248_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~1312_q ),
	.datad(\FD|RAM|ram_block~3149_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3150_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3150 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N16
cycloneive_lcell_comb \FD|RAM|ram_block~3153 (
// Equation(s):
// \FD|RAM|ram_block~3153_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (\FD|ULA|MUX|Mux29~1_combout )) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~3150_combout ))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (\FD|RAM|ram_block~3152_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~3152_combout ),
	.datad(\FD|RAM|ram_block~3150_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3153_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3153 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~3153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3156 (
// Equation(s):
// \FD|RAM|ram_block~3156_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~3153_combout  & ((\FD|RAM|ram_block~3155_combout ))) # (!\FD|RAM|ram_block~3153_combout  & (\FD|RAM|ram_block~3148_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~3153_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~3148_combout ),
	.datac(\FD|RAM|ram_block~3155_combout ),
	.datad(\FD|RAM|ram_block~3153_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3156_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3156 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N20
cycloneive_lcell_comb \FD|RAM|ram_block~256feeder (
// Equation(s):
// \FD|RAM|ram_block~256feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~256feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~256feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~256feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N21
dffeas \FD|RAM|ram_block~256 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~256feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~256 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~256 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N27
dffeas \FD|RAM|ram_block~288 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~288 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~288 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N22
cycloneive_lcell_comb \FD|RAM|ram_block~224feeder (
// Equation(s):
// \FD|RAM|ram_block~224feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~224feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~224feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~224feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N23
dffeas \FD|RAM|ram_block~224 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~224feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~224 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~224 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N29
dffeas \FD|RAM|ram_block~192 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~192 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~192 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
cycloneive_lcell_comb \FD|RAM|ram_block~3157 (
// Equation(s):
// \FD|RAM|ram_block~3157_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~224_q ) # ((\FD|ULA|MUX|Mux30~1_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & (((\FD|RAM|ram_block~192_q  & !\FD|ULA|MUX|Mux30~1_combout ))))

	.dataa(\FD|RAM|ram_block~224_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~192_q ),
	.datad(\FD|ULA|MUX|Mux30~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3157_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3157 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~3157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3158 (
// Equation(s):
// \FD|RAM|ram_block~3158_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3157_combout  & ((\FD|RAM|ram_block~288_q ))) # (!\FD|RAM|ram_block~3157_combout  & (\FD|RAM|ram_block~256_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~3157_combout ))))

	.dataa(\FD|RAM|ram_block~256_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~288_q ),
	.datad(\FD|RAM|ram_block~3157_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3158_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3158 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N22
cycloneive_lcell_comb \FD|RAM|ram_block~512feeder (
// Equation(s):
// \FD|RAM|ram_block~512feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~512feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~512feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~512feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N23
dffeas \FD|RAM|ram_block~512 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~512feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~512 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~512 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N3
dffeas \FD|RAM|ram_block~544 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~544 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~544 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N10
cycloneive_lcell_comb \FD|RAM|ram_block~480feeder (
// Equation(s):
// \FD|RAM|ram_block~480feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~480feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~480feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~480feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N11
dffeas \FD|RAM|ram_block~480 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~480feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~480 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~480 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N13
dffeas \FD|RAM|ram_block~448 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~448 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~448 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3164 (
// Equation(s):
// \FD|RAM|ram_block~3164_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~480_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~448_q )))))

	.dataa(\FD|RAM|ram_block~480_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~448_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3164_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3164 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N2
cycloneive_lcell_comb \FD|RAM|ram_block~3165 (
// Equation(s):
// \FD|RAM|ram_block~3165_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3164_combout  & ((\FD|RAM|ram_block~544_q ))) # (!\FD|RAM|ram_block~3164_combout  & (\FD|RAM|ram_block~512_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~3164_combout ))))

	.dataa(\FD|RAM|ram_block~512_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~544_q ),
	.datad(\FD|RAM|ram_block~3164_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3165_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3165 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N16
cycloneive_lcell_comb \FD|RAM|ram_block~352feeder (
// Equation(s):
// \FD|RAM|ram_block~352feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~352feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~352feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~352feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N17
dffeas \FD|RAM|ram_block~352 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~352feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~352 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~352 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N8
cycloneive_lcell_comb \FD|RAM|ram_block~416feeder (
// Equation(s):
// \FD|RAM|ram_block~416feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~416feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~416feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~416feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N9
dffeas \FD|RAM|ram_block~416 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~416feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~416 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~416 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N20
cycloneive_lcell_comb \FD|RAM|ram_block~384feeder (
// Equation(s):
// \FD|RAM|ram_block~384feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~384feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~384feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~384feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N21
dffeas \FD|RAM|ram_block~384 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~384feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~384 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~384 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N20
cycloneive_lcell_comb \FD|RAM|ram_block~320feeder (
// Equation(s):
// \FD|RAM|ram_block~320feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~320feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~320feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~320feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N21
dffeas \FD|RAM|ram_block~320 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~320feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~320 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~320 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N20
cycloneive_lcell_comb \FD|RAM|ram_block~3159 (
// Equation(s):
// \FD|RAM|ram_block~3159_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~384_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~320_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~384_q ),
	.datac(\FD|RAM|ram_block~320_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3159_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3159 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3160 (
// Equation(s):
// \FD|RAM|ram_block~3160_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3159_combout  & ((\FD|RAM|ram_block~416_q ))) # (!\FD|RAM|ram_block~3159_combout  & (\FD|RAM|ram_block~352_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~3159_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~352_q ),
	.datac(\FD|RAM|ram_block~416_q ),
	.datad(\FD|RAM|ram_block~3159_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3160_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3160 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N28
cycloneive_lcell_comb \FD|RAM|ram_block~96feeder (
// Equation(s):
// \FD|RAM|ram_block~96feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~96feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~96feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~96feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N29
dffeas \FD|RAM|ram_block~96 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~96feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~96 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~96 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N19
dffeas \FD|RAM|ram_block~160 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~160 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~160 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N6
cycloneive_lcell_comb \FD|RAM|ram_block~128feeder (
// Equation(s):
// \FD|RAM|ram_block~128feeder_combout  = \FD|BANCO_REG|saidaB[25]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~128feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~128feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~128feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N7
dffeas \FD|RAM|ram_block~128 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~128feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~128 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~128 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N29
dffeas \FD|RAM|ram_block~64 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[25]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~64 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \FD|RAM|ram_block~3161 (
// Equation(s):
// \FD|RAM|ram_block~3161_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~128_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~64_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~128_q ),
	.datac(\FD|RAM|ram_block~64_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3161_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3161 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3162 (
// Equation(s):
// \FD|RAM|ram_block~3162_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3161_combout  & ((\FD|RAM|ram_block~160_q ))) # (!\FD|RAM|ram_block~3161_combout  & (\FD|RAM|ram_block~96_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~3161_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~96_q ),
	.datac(\FD|RAM|ram_block~160_q ),
	.datad(\FD|RAM|ram_block~3161_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3162_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3162 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3163 (
// Equation(s):
// \FD|RAM|ram_block~3163_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout ) # ((\FD|RAM|ram_block~3160_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~3162_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~3160_combout ),
	.datad(\FD|RAM|ram_block~3162_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3163_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3163 .lut_mask = 16'hB9A8;
defparam \FD|RAM|ram_block~3163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3166 (
// Equation(s):
// \FD|RAM|ram_block~3166_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~3163_combout  & ((\FD|RAM|ram_block~3165_combout ))) # (!\FD|RAM|ram_block~3163_combout  & (\FD|RAM|ram_block~3158_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~3163_combout ))))

	.dataa(\FD|RAM|ram_block~3158_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~3165_combout ),
	.datad(\FD|RAM|ram_block~3163_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3166_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3166 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N28
cycloneive_lcell_comb \FD|RAM|ram_block~3167 (
// Equation(s):
// \FD|RAM|ram_block~3167_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (\FD|ULA|MUX|Mux26~1_combout )) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~3156_combout )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~3166_combout )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~3156_combout ),
	.datad(\FD|RAM|ram_block~3166_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3167_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3167 .lut_mask = 16'hD9C8;
defparam \FD|RAM|ram_block~3167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N2
cycloneive_lcell_comb \FD|RAM|ram_block~3178 (
// Equation(s):
// \FD|RAM|ram_block~3178_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3167_combout  & (\FD|RAM|ram_block~3177_combout )) # (!\FD|RAM|ram_block~3167_combout  & ((\FD|RAM|ram_block~3146_combout ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3167_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~3177_combout ),
	.datac(\FD|RAM|ram_block~3146_combout ),
	.datad(\FD|RAM|ram_block~3167_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3178_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3178 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~3178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N22
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[25]~10 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[25]~10_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (\FD|comb~0_combout  & ((\FD|RAM|ram_block~3178_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (((\FD|ULA|MUX|Mux6~1_combout ))))

	.dataa(\FD|comb~0_combout ),
	.datab(\UCFD|HAB_LE_MEM~0_combout ),
	.datac(\FD|ULA|MUX|Mux6~1_combout ),
	.datad(\FD|RAM|ram_block~3178_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[25]~10_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[25]~10 .lut_mask = 16'hB830;
defparam \FD|MUX_ULA_MEM|q[25]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N10
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[26]~7 (
// Equation(s):
// \FD|BANCO_REG|saidaA[26]~7_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & (\FD|BANCO_REG|registrador_rtl_0_bypass [17])) # (!\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a6 
// )))))

	.dataa(\FD|BANCO_REG|Equal0~0_combout ),
	.datab(\FD|BANCO_REG|Mux31~1_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [17]),
	.datad(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[26]~7_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[26]~7 .lut_mask = 16'hA280;
defparam \FD|BANCO_REG|saidaA[26]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N5
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[17] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[26]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N4
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[26]~21 (
// Equation(s):
// \FD|MUX_RT_IMM|q[26]~21_combout  = (\FD|MUX_RT_IMM|q[30]~15_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [17])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a6 
// )))))

	.dataa(\FD|MUX_RT_IMM|q[30]~15_combout ),
	.datab(\FD|BANCO_REG|Mux63~4_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [17]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[26]~21_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[26]~21 .lut_mask = 16'hA280;
defparam \FD|MUX_RT_IMM|q[26]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N6
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[25]~25 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[25]~25_combout  = (\FD|BANCO_REG|saidaA[25]~8_combout  & ((\FD|ULA|SOMA|CarryOut[24]~24_combout ) # (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[25]~22_combout )))) # (!\FD|BANCO_REG|saidaA[25]~8_combout  & 
// (\FD|ULA|SOMA|CarryOut[24]~24_combout  & (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[25]~22_combout ))))

	.dataa(\FD|BANCO_REG|saidaA[25]~8_combout ),
	.datab(\FD|UC_ULA|q[2]~1_combout ),
	.datac(\FD|MUX_RT_IMM|q[25]~22_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[24]~24_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[25]~25 .lut_mask = 16'hBE28;
defparam \FD|ULA|SOMA|CarryOut[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N28
cycloneive_lcell_comb \FD|ULA|MUX|Mux5~0 (
// Equation(s):
// \FD|ULA|MUX|Mux5~0_combout  = \FD|MUX_RT_IMM|q[26]~21_combout  $ (\FD|UC_ULA|q[2]~1_combout  $ (((\FD|UC_ULA|q[1]~0_combout  & \FD|ULA|SOMA|CarryOut[25]~25_combout ))))

	.dataa(\FD|MUX_RT_IMM|q[26]~21_combout ),
	.datab(\FD|UC_ULA|q[2]~1_combout ),
	.datac(\FD|UC_ULA|q[1]~0_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[25]~25_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux5~0 .lut_mask = 16'h9666;
defparam \FD|ULA|MUX|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N26
cycloneive_lcell_comb \FD|ULA|MUX|Mux5~1 (
// Equation(s):
// \FD|ULA|MUX|Mux5~1_combout  = (\FD|BANCO_REG|saidaA[26]~7_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|UC_ULA|q[0]~2_combout ) # (\FD|ULA|MUX|Mux5~0_combout ))))) # (!\FD|BANCO_REG|saidaA[26]~7_combout  & (\FD|ULA|MUX|Mux5~0_combout  & 
// (\FD|UC_ULA|q[0]~2_combout  $ (\FD|UC_ULA|q[1]~0_combout ))))

	.dataa(\FD|BANCO_REG|saidaA[26]~7_combout ),
	.datab(\FD|UC_ULA|q[0]~2_combout ),
	.datac(\FD|UC_ULA|q[1]~0_combout ),
	.datad(\FD|ULA|MUX|Mux5~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux5~1 .lut_mask = 16'h1E28;
defparam \FD|ULA|MUX|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N20
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[26]~30 (
// Equation(s):
// \FD|BANCO_REG|saidaB[26]~30_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [17])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a6 
// )))))

	.dataa(\FD|BANCO_REG|Equal1~0_combout ),
	.datab(\FD|BANCO_REG|Mux63~4_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [17]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[26]~30 .lut_mask = 16'hA280;
defparam \FD|BANCO_REG|saidaB[26]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2017feeder (
// Equation(s):
// \FD|RAM|ram_block~2017feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2017feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2017feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2017feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N7
dffeas \FD|RAM|ram_block~2017 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2017feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2017 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2017 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N17
dffeas \FD|RAM|ram_block~993 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~993 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~993 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1505feeder (
// Equation(s):
// \FD|RAM|ram_block~1505feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1505feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1505feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1505feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N13
dffeas \FD|RAM|ram_block~1505 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1505feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1505 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1505 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N7
dffeas \FD|RAM|ram_block~481 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~481 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~481 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3186 (
// Equation(s):
// \FD|RAM|ram_block~3186_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1505_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~481_q )))))

	.dataa(\FD|RAM|ram_block~1505_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~481_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3186_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3186 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N16
cycloneive_lcell_comb \FD|RAM|ram_block~3187 (
// Equation(s):
// \FD|RAM|ram_block~3187_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3186_combout  & (\FD|RAM|ram_block~2017_q )) # (!\FD|RAM|ram_block~3186_combout  & ((\FD|RAM|ram_block~993_q ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3186_combout ))))

	.dataa(\FD|RAM|ram_block~2017_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~993_q ),
	.datad(\FD|RAM|ram_block~3186_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3187_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3187 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~3187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N6
cycloneive_lcell_comb \FD|RAM|ram_block~1889feeder (
// Equation(s):
// \FD|RAM|ram_block~1889feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1889feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1889feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1889feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N7
dffeas \FD|RAM|ram_block~1889 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1889feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1889 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1889 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N12
cycloneive_lcell_comb \FD|RAM|ram_block~865feeder (
// Equation(s):
// \FD|RAM|ram_block~865feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~865feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~865feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~865feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N13
dffeas \FD|RAM|ram_block~865 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~865feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~865 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~865 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N31
dffeas \FD|RAM|ram_block~353 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~353 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~353 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3179 (
// Equation(s):
// \FD|RAM|ram_block~3179_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~865_q ) # ((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (((\FD|RAM|ram_block~353_q  & !\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~865_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~353_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3179_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3179 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~3179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N21
dffeas \FD|RAM|ram_block~1377 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1377 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1377 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N20
cycloneive_lcell_comb \FD|RAM|ram_block~3180 (
// Equation(s):
// \FD|RAM|ram_block~3180_combout  = (\FD|RAM|ram_block~3179_combout  & ((\FD|RAM|ram_block~1889_q ) # ((!\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|RAM|ram_block~3179_combout  & (((\FD|RAM|ram_block~1377_q  & \FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~1889_q ),
	.datab(\FD|RAM|ram_block~3179_combout ),
	.datac(\FD|RAM|ram_block~1377_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3180_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3180 .lut_mask = 16'hB8CC;
defparam \FD|RAM|ram_block~3180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N26
cycloneive_lcell_comb \FD|RAM|ram_block~737feeder (
// Equation(s):
// \FD|RAM|ram_block~737feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~737feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~737feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~737feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N27
dffeas \FD|RAM|ram_block~737 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~737feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~737 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~737 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N17
dffeas \FD|RAM|ram_block~1761 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1761 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1761 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1249feeder (
// Equation(s):
// \FD|RAM|ram_block~1249feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1249feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1249feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1249feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N29
dffeas \FD|RAM|ram_block~1249 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1249feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1249 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1249 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N15
dffeas \FD|RAM|ram_block~225 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~225 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~225 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3181 (
// Equation(s):
// \FD|RAM|ram_block~3181_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1249_q ) # ((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (((\FD|RAM|ram_block~225_q  & !\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1249_q ),
	.datac(\FD|RAM|ram_block~225_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3181_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3181 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N16
cycloneive_lcell_comb \FD|RAM|ram_block~3182 (
// Equation(s):
// \FD|RAM|ram_block~3182_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3181_combout  & ((\FD|RAM|ram_block~1761_q ))) # (!\FD|RAM|ram_block~3181_combout  & (\FD|RAM|ram_block~737_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3181_combout ))))

	.dataa(\FD|RAM|ram_block~737_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~1761_q ),
	.datad(\FD|RAM|ram_block~3181_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3182_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3182 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N10
cycloneive_lcell_comb \FD|RAM|ram_block~1121feeder (
// Equation(s):
// \FD|RAM|ram_block~1121feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1121feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1121feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1121feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N11
dffeas \FD|RAM|ram_block~1121 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1121feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1121 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1121 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N9
dffeas \FD|RAM|ram_block~1633 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1633 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1633 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N20
cycloneive_lcell_comb \FD|RAM|ram_block~609feeder (
// Equation(s):
// \FD|RAM|ram_block~609feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~609feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~609feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~609feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N21
dffeas \FD|RAM|ram_block~609 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~609feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~609 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~609 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N9
dffeas \FD|RAM|ram_block~97 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~97 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N8
cycloneive_lcell_comb \FD|RAM|ram_block~3183 (
// Equation(s):
// \FD|RAM|ram_block~3183_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~609_q ) # ((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (((\FD|RAM|ram_block~97_q  & !\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~609_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~97_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3183_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3183 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~3183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N8
cycloneive_lcell_comb \FD|RAM|ram_block~3184 (
// Equation(s):
// \FD|RAM|ram_block~3184_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3183_combout  & ((\FD|RAM|ram_block~1633_q ))) # (!\FD|RAM|ram_block~3183_combout  & (\FD|RAM|ram_block~1121_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~3183_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1121_q ),
	.datac(\FD|RAM|ram_block~1633_q ),
	.datad(\FD|RAM|ram_block~3183_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3184_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3184 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N20
cycloneive_lcell_comb \FD|RAM|ram_block~3185 (
// Equation(s):
// \FD|RAM|ram_block~3185_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~3182_combout ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~3184_combout  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~3182_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~3184_combout ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3185_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3185 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~3185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3188 (
// Equation(s):
// \FD|RAM|ram_block~3188_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~3185_combout  & (\FD|RAM|ram_block~3187_combout )) # (!\FD|RAM|ram_block~3185_combout  & ((\FD|RAM|ram_block~3180_combout ))))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~3185_combout ))))

	.dataa(\FD|RAM|ram_block~3187_combout ),
	.datab(\FD|RAM|ram_block~3180_combout ),
	.datac(\FD|ULA|MUX|Mux28~1_combout ),
	.datad(\FD|RAM|ram_block~3185_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3188_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3188 .lut_mask = 16'hAFC0;
defparam \FD|RAM|ram_block~3188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N26
cycloneive_lcell_comb \FD|RAM|ram_block~1185feeder (
// Equation(s):
// \FD|RAM|ram_block~1185feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1185feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1185feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1185feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N27
dffeas \FD|RAM|ram_block~1185 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1185feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1185 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1185 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N16
cycloneive_lcell_comb \FD|RAM|ram_block~673feeder (
// Equation(s):
// \FD|RAM|ram_block~673feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~673feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~673feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~673feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N17
dffeas \FD|RAM|ram_block~673 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~673feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~673 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~673 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N1
dffeas \FD|RAM|ram_block~161 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~161 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~161 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3214 (
// Equation(s):
// \FD|RAM|ram_block~3214_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~673_q ) # ((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (((\FD|RAM|ram_block~161_q  & !\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~673_q ),
	.datac(\FD|RAM|ram_block~161_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3214_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3214 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N23
dffeas \FD|RAM|ram_block~1697 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1697 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1697 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3215 (
// Equation(s):
// \FD|RAM|ram_block~3215_combout  = (\FD|RAM|ram_block~3214_combout  & (((\FD|RAM|ram_block~1697_q ) # (!\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|RAM|ram_block~3214_combout  & (\FD|RAM|ram_block~1185_q  & ((\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~1185_q ),
	.datab(\FD|RAM|ram_block~3214_combout ),
	.datac(\FD|RAM|ram_block~1697_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3215_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3215 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~3215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
cycloneive_lcell_comb \FD|RAM|ram_block~801feeder (
// Equation(s):
// \FD|RAM|ram_block~801feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~801feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~801feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~801feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N27
dffeas \FD|RAM|ram_block~801 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~801feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~801 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~801 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N25
dffeas \FD|RAM|ram_block~1825 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1825 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1825 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
cycloneive_lcell_comb \FD|RAM|ram_block~1313feeder (
// Equation(s):
// \FD|RAM|ram_block~1313feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1313feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1313feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1313feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N27
dffeas \FD|RAM|ram_block~1313 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1313feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1313 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1313 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N7
dffeas \FD|RAM|ram_block~289 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~289 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~289 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3212 (
// Equation(s):
// \FD|RAM|ram_block~3212_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1313_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~289_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1313_q ),
	.datac(\FD|RAM|ram_block~289_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3212_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3212 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
cycloneive_lcell_comb \FD|RAM|ram_block~3213 (
// Equation(s):
// \FD|RAM|ram_block~3213_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3212_combout  & ((\FD|RAM|ram_block~1825_q ))) # (!\FD|RAM|ram_block~3212_combout  & (\FD|RAM|ram_block~801_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3212_combout ))))

	.dataa(\FD|RAM|ram_block~801_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~1825_q ),
	.datad(\FD|RAM|ram_block~3212_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3213_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3213 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3216 (
// Equation(s):
// \FD|RAM|ram_block~3216_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout ) # ((\FD|RAM|ram_block~3213_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (!\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~3215_combout )))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~3215_combout ),
	.datad(\FD|RAM|ram_block~3213_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3216_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3216 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~3216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2081feeder (
// Equation(s):
// \FD|RAM|ram_block~2081feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2081feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2081feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2081feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N13
dffeas \FD|RAM|ram_block~2081 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2081feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2081_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2081 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2081 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1569feeder (
// Equation(s):
// \FD|RAM|ram_block~1569feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1569feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1569feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1569feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N25
dffeas \FD|RAM|ram_block~1569 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1569feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1569 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1569 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N11
dffeas \FD|RAM|ram_block~545 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~545 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~545 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3217 (
// Equation(s):
// \FD|RAM|ram_block~3217_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1569_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~545_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1569_q ),
	.datac(\FD|RAM|ram_block~545_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3217_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3217 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N31
dffeas \FD|RAM|ram_block~1057 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1057_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1057 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1057 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3218 (
// Equation(s):
// \FD|RAM|ram_block~3218_combout  = (\FD|RAM|ram_block~3217_combout  & ((\FD|RAM|ram_block~2081_q ) # ((!\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|RAM|ram_block~3217_combout  & (((\FD|RAM|ram_block~1057_q  & \FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|RAM|ram_block~2081_q ),
	.datab(\FD|RAM|ram_block~3217_combout ),
	.datac(\FD|RAM|ram_block~1057_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3218_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3218 .lut_mask = 16'hB8CC;
defparam \FD|RAM|ram_block~3218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N10
cycloneive_lcell_comb \FD|RAM|ram_block~1953feeder (
// Equation(s):
// \FD|RAM|ram_block~1953feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1953feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1953feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1953feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N11
dffeas \FD|RAM|ram_block~1953 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1953feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1953 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1953 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N0
cycloneive_lcell_comb \FD|RAM|ram_block~929feeder (
// Equation(s):
// \FD|RAM|ram_block~929feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~929feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~929feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~929feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N1
dffeas \FD|RAM|ram_block~929 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~929feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~929 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~929 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N31
dffeas \FD|RAM|ram_block~417 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~417 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~417 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3210 (
// Equation(s):
// \FD|RAM|ram_block~3210_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~929_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~417_q )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~929_q ),
	.datac(\FD|RAM|ram_block~417_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3210_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3210 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N5
dffeas \FD|RAM|ram_block~1441 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1441 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1441 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N4
cycloneive_lcell_comb \FD|RAM|ram_block~3211 (
// Equation(s):
// \FD|RAM|ram_block~3211_combout  = (\FD|RAM|ram_block~3210_combout  & ((\FD|RAM|ram_block~1953_q ) # ((!\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|RAM|ram_block~3210_combout  & (((\FD|RAM|ram_block~1441_q  & \FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~1953_q ),
	.datab(\FD|RAM|ram_block~3210_combout ),
	.datac(\FD|RAM|ram_block~1441_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3211_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3211 .lut_mask = 16'hB8CC;
defparam \FD|RAM|ram_block~3211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3219 (
// Equation(s):
// \FD|RAM|ram_block~3219_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~3216_combout  & (\FD|RAM|ram_block~3218_combout )) # (!\FD|RAM|ram_block~3216_combout  & ((\FD|RAM|ram_block~3211_combout ))))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (\FD|RAM|ram_block~3216_combout ))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~3216_combout ),
	.datac(\FD|RAM|ram_block~3218_combout ),
	.datad(\FD|RAM|ram_block~3211_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3219_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3219 .lut_mask = 16'hE6C4;
defparam \FD|RAM|ram_block~3219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N8
cycloneive_lcell_comb \FD|RAM|ram_block~961feeder (
// Equation(s):
// \FD|RAM|ram_block~961feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~961feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~961feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~961feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N9
dffeas \FD|RAM|ram_block~961 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~961feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~961 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~961 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N11
dffeas \FD|RAM|ram_block~1985 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1985 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1985 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1473feeder (
// Equation(s):
// \FD|RAM|ram_block~1473feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1473feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1473feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1473feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N29
dffeas \FD|RAM|ram_block~1473 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1473feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1473 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1473 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N19
dffeas \FD|RAM|ram_block~449 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~449 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~449 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3206 (
// Equation(s):
// \FD|RAM|ram_block~3206_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1473_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~449_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1473_q ),
	.datac(\FD|RAM|ram_block~449_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3206_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3206 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3207 (
// Equation(s):
// \FD|RAM|ram_block~3207_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3206_combout  & ((\FD|RAM|ram_block~1985_q ))) # (!\FD|RAM|ram_block~3206_combout  & (\FD|RAM|ram_block~961_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3206_combout ))))

	.dataa(\FD|RAM|ram_block~961_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~1985_q ),
	.datad(\FD|RAM|ram_block~3206_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3207_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3207 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N30
cycloneive_lcell_comb \FD|RAM|ram_block~705feeder (
// Equation(s):
// \FD|RAM|ram_block~705feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~705feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~705feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~705feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N31
dffeas \FD|RAM|ram_block~705 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~705feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~705 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~705 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N31
dffeas \FD|RAM|ram_block~1729 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1729 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1729 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1217feeder (
// Equation(s):
// \FD|RAM|ram_block~1217feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1217feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1217feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1217feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N29
dffeas \FD|RAM|ram_block~1217 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1217feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1217 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1217 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N17
dffeas \FD|RAM|ram_block~193 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~193 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~193 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N16
cycloneive_lcell_comb \FD|RAM|ram_block~3199 (
// Equation(s):
// \FD|RAM|ram_block~3199_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1217_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~193_q )))))

	.dataa(\FD|RAM|ram_block~1217_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~193_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3199_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3199 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3200 (
// Equation(s):
// \FD|RAM|ram_block~3200_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3199_combout  & ((\FD|RAM|ram_block~1729_q ))) # (!\FD|RAM|ram_block~3199_combout  & (\FD|RAM|ram_block~705_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3199_combout ))))

	.dataa(\FD|RAM|ram_block~705_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~1729_q ),
	.datad(\FD|RAM|ram_block~3199_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3200_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3200 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1345feeder (
// Equation(s):
// \FD|RAM|ram_block~1345feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1345feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1345feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1345feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N9
dffeas \FD|RAM|ram_block~1345 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1345feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1345 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1345 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N13
dffeas \FD|RAM|ram_block~1857 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1857 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1857 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N7
dffeas \FD|RAM|ram_block~321 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~321 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~321 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N0
cycloneive_lcell_comb \FD|RAM|ram_block~833feeder (
// Equation(s):
// \FD|RAM|ram_block~833feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~833feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~833feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~833feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N1
dffeas \FD|RAM|ram_block~833 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~833feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~833 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~833 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3201 (
// Equation(s):
// \FD|RAM|ram_block~3201_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout ) # ((\FD|RAM|ram_block~833_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (!\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~321_q )))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~321_q ),
	.datad(\FD|RAM|ram_block~833_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3201_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3201 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~3201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3202 (
// Equation(s):
// \FD|RAM|ram_block~3202_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3201_combout  & ((\FD|RAM|ram_block~1857_q ))) # (!\FD|RAM|ram_block~3201_combout  & (\FD|RAM|ram_block~1345_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~3201_combout ))))

	.dataa(\FD|RAM|ram_block~1345_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~1857_q ),
	.datad(\FD|RAM|ram_block~3201_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3202_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3202 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N0
cycloneive_lcell_comb \FD|RAM|ram_block~577feeder (
// Equation(s):
// \FD|RAM|ram_block~577feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~577feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~577feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~577feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N1
dffeas \FD|RAM|ram_block~577 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~577feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~577 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~577 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N3
dffeas \FD|RAM|ram_block~65 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~65 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N2
cycloneive_lcell_comb \FD|RAM|ram_block~3203 (
// Equation(s):
// \FD|RAM|ram_block~3203_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~577_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~65_q )))))

	.dataa(\FD|RAM|ram_block~577_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~65_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3203_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3203 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N17
dffeas \FD|RAM|ram_block~1601 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1601 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1601 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N10
cycloneive_lcell_comb \FD|RAM|ram_block~1089feeder (
// Equation(s):
// \FD|RAM|ram_block~1089feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1089feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1089feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1089feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N11
dffeas \FD|RAM|ram_block~1089 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1089feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1089_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1089 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1089 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N16
cycloneive_lcell_comb \FD|RAM|ram_block~3204 (
// Equation(s):
// \FD|RAM|ram_block~3204_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3203_combout  & (\FD|RAM|ram_block~1601_q )) # (!\FD|RAM|ram_block~3203_combout  & ((\FD|RAM|ram_block~1089_q ))))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (\FD|RAM|ram_block~3203_combout ))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~3203_combout ),
	.datac(\FD|RAM|ram_block~1601_q ),
	.datad(\FD|RAM|ram_block~1089_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3204_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3204 .lut_mask = 16'hE6C4;
defparam \FD|RAM|ram_block~3204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3205 (
// Equation(s):
// \FD|RAM|ram_block~3205_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~3202_combout ) # ((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (((!\FD|ULA|MUX|Mux29~1_combout  & \FD|RAM|ram_block~3204_combout ))))

	.dataa(\FD|RAM|ram_block~3202_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|ULA|MUX|Mux29~1_combout ),
	.datad(\FD|RAM|ram_block~3204_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3205_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3205 .lut_mask = 16'hCBC8;
defparam \FD|RAM|ram_block~3205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N16
cycloneive_lcell_comb \FD|RAM|ram_block~3208 (
// Equation(s):
// \FD|RAM|ram_block~3208_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~3205_combout  & (\FD|RAM|ram_block~3207_combout )) # (!\FD|RAM|ram_block~3205_combout  & ((\FD|RAM|ram_block~3200_combout ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~3205_combout ))))

	.dataa(\FD|RAM|ram_block~3207_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~3200_combout ),
	.datad(\FD|RAM|ram_block~3205_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3208_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3208 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~3208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1537feeder (
// Equation(s):
// \FD|RAM|ram_block~1537feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1537feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1537feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1537feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N1
dffeas \FD|RAM|ram_block~1537 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1537feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1537 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1537 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N19
dffeas \FD|RAM|ram_block~513 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~513 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~513 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3196 (
// Equation(s):
// \FD|RAM|ram_block~3196_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1537_q ) # ((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (((\FD|RAM|ram_block~513_q  & !\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1537_q ),
	.datac(\FD|RAM|ram_block~513_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3196_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3196 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N7
dffeas \FD|RAM|ram_block~2049 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2049_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2049 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2049 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N2
cycloneive_lcell_comb \FD|RAM|ram_block~1025feeder (
// Equation(s):
// \FD|RAM|ram_block~1025feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1025feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1025feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1025feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N3
dffeas \FD|RAM|ram_block~1025 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1025feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1025_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1025 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1025 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3197 (
// Equation(s):
// \FD|RAM|ram_block~3197_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3196_combout  & (\FD|RAM|ram_block~2049_q )) # (!\FD|RAM|ram_block~3196_combout  & ((\FD|RAM|ram_block~1025_q ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (\FD|RAM|ram_block~3196_combout ))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~3196_combout ),
	.datac(\FD|RAM|ram_block~2049_q ),
	.datad(\FD|RAM|ram_block~1025_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3197_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3197 .lut_mask = 16'hE6C4;
defparam \FD|RAM|ram_block~3197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N19
dffeas \FD|RAM|ram_block~385 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~385 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~385 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N30
cycloneive_lcell_comb \FD|RAM|ram_block~897feeder (
// Equation(s):
// \FD|RAM|ram_block~897feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~897feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~897feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~897feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N31
dffeas \FD|RAM|ram_block~897 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~897feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~897 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~897 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3191 (
// Equation(s):
// \FD|RAM|ram_block~3191_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout )) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~897_q ))) # (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~385_q 
// ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~385_q ),
	.datad(\FD|RAM|ram_block~897_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3191_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3191 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~3191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1409feeder (
// Equation(s):
// \FD|RAM|ram_block~1409feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1409feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1409feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1409feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N17
dffeas \FD|RAM|ram_block~1409 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1409feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1409 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1409 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y33_N27
dffeas \FD|RAM|ram_block~1921 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1921 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1921 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3192 (
// Equation(s):
// \FD|RAM|ram_block~3192_combout  = (\FD|RAM|ram_block~3191_combout  & (((\FD|RAM|ram_block~1921_q ) # (!\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|RAM|ram_block~3191_combout  & (\FD|RAM|ram_block~1409_q  & ((\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~3191_combout ),
	.datab(\FD|RAM|ram_block~1409_q ),
	.datac(\FD|RAM|ram_block~1921_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3192_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3192 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~3192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N10
cycloneive_lcell_comb \FD|RAM|ram_block~1153feeder (
// Equation(s):
// \FD|RAM|ram_block~1153feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1153feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1153feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1153feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N11
dffeas \FD|RAM|ram_block~1153 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1153feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1153 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1153 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N2
cycloneive_lcell_comb \FD|RAM|ram_block~641feeder (
// Equation(s):
// \FD|RAM|ram_block~641feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~641feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~641feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~641feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N3
dffeas \FD|RAM|ram_block~641 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~641feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~641 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~641 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y32_N13
dffeas \FD|RAM|ram_block~129 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~129 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~129 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3193 (
// Equation(s):
// \FD|RAM|ram_block~3193_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~641_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~129_q )))))

	.dataa(\FD|RAM|ram_block~641_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~129_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3193_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3193 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N29
dffeas \FD|RAM|ram_block~1665 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1665 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1665 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N28
cycloneive_lcell_comb \FD|RAM|ram_block~3194 (
// Equation(s):
// \FD|RAM|ram_block~3194_combout  = (\FD|RAM|ram_block~3193_combout  & (((\FD|RAM|ram_block~1665_q ) # (!\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|RAM|ram_block~3193_combout  & (\FD|RAM|ram_block~1153_q  & ((\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~1153_q ),
	.datab(\FD|RAM|ram_block~3193_combout ),
	.datac(\FD|RAM|ram_block~1665_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3194_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3194 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~3194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3195 (
// Equation(s):
// \FD|RAM|ram_block~3195_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~3192_combout ) # ((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (((!\FD|ULA|MUX|Mux29~1_combout  & \FD|RAM|ram_block~3194_combout ))))

	.dataa(\FD|RAM|ram_block~3192_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|ULA|MUX|Mux29~1_combout ),
	.datad(\FD|RAM|ram_block~3194_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3195_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3195 .lut_mask = 16'hCBC8;
defparam \FD|RAM|ram_block~3195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N8
cycloneive_lcell_comb \FD|RAM|ram_block~769feeder (
// Equation(s):
// \FD|RAM|ram_block~769feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~769feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~769feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~769feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N9
dffeas \FD|RAM|ram_block~769 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~769feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~769 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~769 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y31_N1
dffeas \FD|RAM|ram_block~1793 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1793 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1793 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1281feeder (
// Equation(s):
// \FD|RAM|ram_block~1281feeder_combout  = \FD|BANCO_REG|saidaB[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1281feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1281feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1281feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N19
dffeas \FD|RAM|ram_block~1281 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1281feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1281 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1281 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y33_N5
dffeas \FD|RAM|ram_block~257 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[26]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~257 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~257 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N4
cycloneive_lcell_comb \FD|RAM|ram_block~3189 (
// Equation(s):
// \FD|RAM|ram_block~3189_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1281_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~257_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1281_q ),
	.datac(\FD|RAM|ram_block~257_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3189_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3189 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3190 (
// Equation(s):
// \FD|RAM|ram_block~3190_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3189_combout  & ((\FD|RAM|ram_block~1793_q ))) # (!\FD|RAM|ram_block~3189_combout  & (\FD|RAM|ram_block~769_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3189_combout ))))

	.dataa(\FD|RAM|ram_block~769_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~1793_q ),
	.datad(\FD|RAM|ram_block~3189_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3190_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3190 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3198 (
// Equation(s):
// \FD|RAM|ram_block~3198_combout  = (\FD|RAM|ram_block~3195_combout  & ((\FD|RAM|ram_block~3197_combout ) # ((!\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|RAM|ram_block~3195_combout  & (((\FD|ULA|MUX|Mux29~1_combout  & \FD|RAM|ram_block~3190_combout ))))

	.dataa(\FD|RAM|ram_block~3197_combout ),
	.datab(\FD|RAM|ram_block~3195_combout ),
	.datac(\FD|ULA|MUX|Mux29~1_combout ),
	.datad(\FD|RAM|ram_block~3190_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3198_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3198 .lut_mask = 16'hBC8C;
defparam \FD|RAM|ram_block~3198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N28
cycloneive_lcell_comb \FD|RAM|ram_block~3209 (
// Equation(s):
// \FD|RAM|ram_block~3209_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout ) # (\FD|RAM|ram_block~3198_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (\FD|RAM|ram_block~3208_combout  & (!\FD|ULA|MUX|Mux31~1_combout )))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~3208_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~3198_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3209_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3209 .lut_mask = 16'hAEA4;
defparam \FD|RAM|ram_block~3209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N2
cycloneive_lcell_comb \FD|RAM|ram_block~3220 (
// Equation(s):
// \FD|RAM|ram_block~3220_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3209_combout  & ((\FD|RAM|ram_block~3219_combout ))) # (!\FD|RAM|ram_block~3209_combout  & (\FD|RAM|ram_block~3188_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~3209_combout ))))

	.dataa(\FD|RAM|ram_block~3188_combout ),
	.datab(\FD|RAM|ram_block~3219_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~3209_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3220_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3220 .lut_mask = 16'hCFA0;
defparam \FD|RAM|ram_block~3220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N26
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[26]~9 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[26]~9_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (((\FD|comb~0_combout  & \FD|RAM|ram_block~3220_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (\FD|ULA|MUX|Mux5~1_combout ))

	.dataa(\FD|ULA|MUX|Mux5~1_combout ),
	.datab(\UCFD|HAB_LE_MEM~0_combout ),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~3220_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[26]~9_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[26]~9 .lut_mask = 16'hE222;
defparam \FD|MUX_ULA_MEM|q[26]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N17
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[16] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[27]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N16
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[27]~6 (
// Equation(s):
// \FD|BANCO_REG|saidaA[27]~6_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0_bypass [16]))) # (!\FD|BANCO_REG|Mux31~1_combout  & (\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a5 
// ))))

	.dataa(\FD|BANCO_REG|Mux31~1_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [16]),
	.datad(\FD|BANCO_REG|Equal0~0_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[27]~6_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[27]~6 .lut_mask = 16'hE400;
defparam \FD|BANCO_REG|saidaA[27]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N5
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[16] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[27]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N4
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[27]~20 (
// Equation(s):
// \FD|MUX_RT_IMM|q[27]~20_combout  = (\FD|MUX_RT_IMM|q[30]~15_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [16])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a5 
// )))))

	.dataa(\FD|BANCO_REG|Mux63~4_combout ),
	.datab(\FD|MUX_RT_IMM|q[30]~15_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [16]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[27]~20_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[27]~20 .lut_mask = 16'hC480;
defparam \FD|MUX_RT_IMM|q[27]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N20
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[26]~26 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[26]~26_combout  = (\FD|BANCO_REG|saidaA[26]~7_combout  & ((\FD|ULA|SOMA|CarryOut[25]~25_combout ) # (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[26]~21_combout )))) # (!\FD|BANCO_REG|saidaA[26]~7_combout  & 
// (\FD|ULA|SOMA|CarryOut[25]~25_combout  & (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[26]~21_combout ))))

	.dataa(\FD|BANCO_REG|saidaA[26]~7_combout ),
	.datab(\FD|UC_ULA|q[2]~1_combout ),
	.datac(\FD|MUX_RT_IMM|q[26]~21_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[25]~25_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[26]~26 .lut_mask = 16'hBE28;
defparam \FD|ULA|SOMA|CarryOut[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N12
cycloneive_lcell_comb \FD|ULA|MUX|Mux4~0 (
// Equation(s):
// \FD|ULA|MUX|Mux4~0_combout  = \FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[27]~20_combout  $ (((\FD|UC_ULA|q[1]~0_combout  & \FD|ULA|SOMA|CarryOut[26]~26_combout ))))

	.dataa(\FD|UC_ULA|q[1]~0_combout ),
	.datab(\FD|UC_ULA|q[2]~1_combout ),
	.datac(\FD|MUX_RT_IMM|q[27]~20_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[26]~26_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux4~0 .lut_mask = 16'h963C;
defparam \FD|ULA|MUX|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N18
cycloneive_lcell_comb \FD|ULA|MUX|Mux4~1 (
// Equation(s):
// \FD|ULA|MUX|Mux4~1_combout  = (\FD|BANCO_REG|saidaA[27]~6_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|UC_ULA|q[0]~2_combout ) # (\FD|ULA|MUX|Mux4~0_combout ))))) # (!\FD|BANCO_REG|saidaA[27]~6_combout  & (\FD|ULA|MUX|Mux4~0_combout  & 
// (\FD|UC_ULA|q[0]~2_combout  $ (\FD|UC_ULA|q[1]~0_combout ))))

	.dataa(\FD|UC_ULA|q[0]~2_combout ),
	.datab(\FD|BANCO_REG|saidaA[27]~6_combout ),
	.datac(\FD|UC_ULA|q[1]~0_combout ),
	.datad(\FD|ULA|MUX|Mux4~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux4~1 .lut_mask = 16'h1E48;
defparam \FD|ULA|MUX|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N0
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[27]~31 (
// Equation(s):
// \FD|BANCO_REG|saidaB[27]~31_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [16]))) # (!\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a5 
// ))))

	.dataa(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a5 ),
	.datab(\FD|BANCO_REG|Equal1~0_combout ),
	.datac(\FD|BANCO_REG|Mux63~4_combout ),
	.datad(\FD|BANCO_REG|registrador_rtl_1_bypass [16]),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[27]~31 .lut_mask = 16'hC808;
defparam \FD|BANCO_REG|saidaB[27]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N14
cycloneive_lcell_comb \FD|RAM|ram_block~1794feeder (
// Equation(s):
// \FD|RAM|ram_block~1794feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1794feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1794feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1794feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N15
dffeas \FD|RAM|ram_block~1794 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1794feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1794 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1794 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y33_N11
dffeas \FD|RAM|ram_block~1282 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1282 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1282 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N30
cycloneive_lcell_comb \FD|RAM|ram_block~770feeder (
// Equation(s):
// \FD|RAM|ram_block~770feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~770feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~770feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~770feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N31
dffeas \FD|RAM|ram_block~770 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~770feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~770 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~770 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y33_N25
dffeas \FD|RAM|ram_block~258 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~258 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~258 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N24
cycloneive_lcell_comb \FD|RAM|ram_block~3221 (
// Equation(s):
// \FD|RAM|ram_block~3221_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~770_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~258_q )))))

	.dataa(\FD|RAM|ram_block~770_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~258_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3221_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3221 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3222 (
// Equation(s):
// \FD|RAM|ram_block~3222_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3221_combout  & (\FD|RAM|ram_block~1794_q )) # (!\FD|RAM|ram_block~3221_combout  & ((\FD|RAM|ram_block~1282_q ))))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~3221_combout ))))

	.dataa(\FD|RAM|ram_block~1794_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~1282_q ),
	.datad(\FD|RAM|ram_block~3221_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3222_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3222 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~3222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1314feeder (
// Equation(s):
// \FD|RAM|ram_block~1314feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1314feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1314feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1314feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N13
dffeas \FD|RAM|ram_block~1314 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1314feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1314 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1314 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N29
dffeas \FD|RAM|ram_block~290 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~290 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~290 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
cycloneive_lcell_comb \FD|RAM|ram_block~3228 (
// Equation(s):
// \FD|RAM|ram_block~3228_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1314_q ) # ((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (((\FD|RAM|ram_block~290_q  & !\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|RAM|ram_block~1314_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~290_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3228_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3228 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~3228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N31
dffeas \FD|RAM|ram_block~802 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~802 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~802 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1826feeder (
// Equation(s):
// \FD|RAM|ram_block~1826feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1826feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1826feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1826feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N21
dffeas \FD|RAM|ram_block~1826 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1826feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1826 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1826 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3229 (
// Equation(s):
// \FD|RAM|ram_block~3229_combout  = (\FD|RAM|ram_block~3228_combout  & (((\FD|RAM|ram_block~1826_q )) # (!\FD|ULA|MUX|Mux27~1_combout ))) # (!\FD|RAM|ram_block~3228_combout  & (\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~802_q )))

	.dataa(\FD|RAM|ram_block~3228_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~802_q ),
	.datad(\FD|RAM|ram_block~1826_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3229_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3229 .lut_mask = 16'hEA62;
defparam \FD|RAM|ram_block~3229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1218feeder (
// Equation(s):
// \FD|RAM|ram_block~1218feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1218feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1218feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1218feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N19
dffeas \FD|RAM|ram_block~1218 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1218feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1218 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1218 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N8
cycloneive_lcell_comb \FD|RAM|ram_block~706feeder (
// Equation(s):
// \FD|RAM|ram_block~706feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~706feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~706feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~706feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N9
dffeas \FD|RAM|ram_block~706 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~706feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~706 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~706 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N25
dffeas \FD|RAM|ram_block~194 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~194 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~194 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N24
cycloneive_lcell_comb \FD|RAM|ram_block~3225 (
// Equation(s):
// \FD|RAM|ram_block~3225_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~706_q ) # ((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (((\FD|RAM|ram_block~194_q  & !\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~706_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~194_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3225_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3225 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~3225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N11
dffeas \FD|RAM|ram_block~1730 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1730 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1730 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3226 (
// Equation(s):
// \FD|RAM|ram_block~3226_combout  = (\FD|RAM|ram_block~3225_combout  & (((\FD|RAM|ram_block~1730_q ) # (!\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|RAM|ram_block~3225_combout  & (\FD|RAM|ram_block~1218_q  & ((\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~1218_q ),
	.datab(\FD|RAM|ram_block~3225_combout ),
	.datac(\FD|RAM|ram_block~1730_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3226_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3226 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~3226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N10
cycloneive_lcell_comb \FD|RAM|ram_block~738feeder (
// Equation(s):
// \FD|RAM|ram_block~738feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~738feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~738feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~738feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N11
dffeas \FD|RAM|ram_block~738 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~738feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~738 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~738 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N9
dffeas \FD|RAM|ram_block~1762 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1762 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1762 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1250feeder (
// Equation(s):
// \FD|RAM|ram_block~1250feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1250feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1250feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1250feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N25
dffeas \FD|RAM|ram_block~1250 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1250feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1250 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1250 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N19
dffeas \FD|RAM|ram_block~226 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~226 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~226 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3223 (
// Equation(s):
// \FD|RAM|ram_block~3223_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1250_q ) # ((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (((\FD|RAM|ram_block~226_q  & !\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1250_q ),
	.datac(\FD|RAM|ram_block~226_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3223_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3223 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N8
cycloneive_lcell_comb \FD|RAM|ram_block~3224 (
// Equation(s):
// \FD|RAM|ram_block~3224_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3223_combout  & ((\FD|RAM|ram_block~1762_q ))) # (!\FD|RAM|ram_block~3223_combout  & (\FD|RAM|ram_block~738_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3223_combout ))))

	.dataa(\FD|RAM|ram_block~738_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~1762_q ),
	.datad(\FD|RAM|ram_block~3223_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3224_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3224 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3227 (
// Equation(s):
// \FD|RAM|ram_block~3227_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3224_combout ))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (\FD|RAM|ram_block~3226_combout ))))

	.dataa(\FD|RAM|ram_block~3226_combout ),
	.datab(\FD|RAM|ram_block~3224_combout ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3227_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3227 .lut_mask = 16'hFC0A;
defparam \FD|RAM|ram_block~3227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N28
cycloneive_lcell_comb \FD|RAM|ram_block~3230 (
// Equation(s):
// \FD|RAM|ram_block~3230_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3227_combout  & ((\FD|RAM|ram_block~3229_combout ))) # (!\FD|RAM|ram_block~3227_combout  & (\FD|RAM|ram_block~3222_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~3227_combout ))))

	.dataa(\FD|RAM|ram_block~3222_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~3229_combout ),
	.datad(\FD|RAM|ram_block~3227_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3230_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3230 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2050feeder (
// Equation(s):
// \FD|RAM|ram_block~2050feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2050feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2050feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2050feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N31
dffeas \FD|RAM|ram_block~2050 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2050feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2050_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2050 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2050 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N13
dffeas \FD|RAM|ram_block~1538 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1538 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1538 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1026feeder (
// Equation(s):
// \FD|RAM|ram_block~1026feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1026feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1026feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1026feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N1
dffeas \FD|RAM|ram_block~1026 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1026feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1026_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1026 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1026 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N25
dffeas \FD|RAM|ram_block~514 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~514 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~514 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N24
cycloneive_lcell_comb \FD|RAM|ram_block~3252 (
// Equation(s):
// \FD|RAM|ram_block~3252_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~1026_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~514_q )))))

	.dataa(\FD|RAM|ram_block~1026_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~514_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3252_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3252 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3253 (
// Equation(s):
// \FD|RAM|ram_block~3253_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3252_combout  & (\FD|RAM|ram_block~2050_q )) # (!\FD|RAM|ram_block~3252_combout  & ((\FD|RAM|ram_block~1538_q ))))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~3252_combout ))))

	.dataa(\FD|RAM|ram_block~2050_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~1538_q ),
	.datad(\FD|RAM|ram_block~3252_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3253_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3253 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~3253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2082feeder (
// Equation(s):
// \FD|RAM|ram_block~2082feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2082feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2082feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2082feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N19
dffeas \FD|RAM|ram_block~2082 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2082feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2082_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2082 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2082 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1570feeder (
// Equation(s):
// \FD|RAM|ram_block~1570feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1570feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1570feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1570feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N13
dffeas \FD|RAM|ram_block~1570 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1570feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1570 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1570 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N31
dffeas \FD|RAM|ram_block~546 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~546 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~546 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3259 (
// Equation(s):
// \FD|RAM|ram_block~3259_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1570_q ) # ((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (((\FD|RAM|ram_block~546_q  & !\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|RAM|ram_block~1570_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~546_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3259_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3259 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~3259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N11
dffeas \FD|RAM|ram_block~1058 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1058_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1058 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1058 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3260 (
// Equation(s):
// \FD|RAM|ram_block~3260_combout  = (\FD|RAM|ram_block~3259_combout  & ((\FD|RAM|ram_block~2082_q ) # ((!\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|RAM|ram_block~3259_combout  & (((\FD|RAM|ram_block~1058_q  & \FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|RAM|ram_block~2082_q ),
	.datab(\FD|RAM|ram_block~3259_combout ),
	.datac(\FD|RAM|ram_block~1058_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3260_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3260 .lut_mask = 16'hB8CC;
defparam \FD|RAM|ram_block~3260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1474feeder (
// Equation(s):
// \FD|RAM|ram_block~1474feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1474feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1474feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1474feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N9
dffeas \FD|RAM|ram_block~1474 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1474feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1474 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1474 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N15
dffeas \FD|RAM|ram_block~1986 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1986 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1986 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N24
cycloneive_lcell_comb \FD|RAM|ram_block~962feeder (
// Equation(s):
// \FD|RAM|ram_block~962feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~962feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~962feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~962feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N25
dffeas \FD|RAM|ram_block~962 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~962feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~962 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~962 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N23
dffeas \FD|RAM|ram_block~450 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~450 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~450 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3256 (
// Equation(s):
// \FD|RAM|ram_block~3256_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~962_q ) # ((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (((\FD|RAM|ram_block~450_q  & !\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~962_q ),
	.datac(\FD|RAM|ram_block~450_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3256_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3256 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3257 (
// Equation(s):
// \FD|RAM|ram_block~3257_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3256_combout  & ((\FD|RAM|ram_block~1986_q ))) # (!\FD|RAM|ram_block~3256_combout  & (\FD|RAM|ram_block~1474_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~3256_combout ))))

	.dataa(\FD|RAM|ram_block~1474_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~1986_q ),
	.datad(\FD|RAM|ram_block~3256_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3257_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3257 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N4
cycloneive_lcell_comb \FD|RAM|ram_block~994feeder (
// Equation(s):
// \FD|RAM|ram_block~994feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~994feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~994feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~994feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N5
dffeas \FD|RAM|ram_block~994 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~994feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~994 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~994 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N29
dffeas \FD|RAM|ram_block~2018 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2018 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2018 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1506feeder (
// Equation(s):
// \FD|RAM|ram_block~1506feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1506feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1506feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1506feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N9
dffeas \FD|RAM|ram_block~1506 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1506feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1506 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1506 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N15
dffeas \FD|RAM|ram_block~482 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~482 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~482 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3254 (
// Equation(s):
// \FD|RAM|ram_block~3254_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1506_q ) # ((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (((\FD|RAM|ram_block~482_q  & !\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1506_q ),
	.datac(\FD|RAM|ram_block~482_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3254_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3254 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N28
cycloneive_lcell_comb \FD|RAM|ram_block~3255 (
// Equation(s):
// \FD|RAM|ram_block~3255_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3254_combout  & ((\FD|RAM|ram_block~2018_q ))) # (!\FD|RAM|ram_block~3254_combout  & (\FD|RAM|ram_block~994_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3254_combout ))))

	.dataa(\FD|RAM|ram_block~994_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~2018_q ),
	.datad(\FD|RAM|ram_block~3254_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3255_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3255 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3258 (
// Equation(s):
// \FD|RAM|ram_block~3258_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3255_combout ))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (\FD|RAM|ram_block~3257_combout ))))

	.dataa(\FD|RAM|ram_block~3257_combout ),
	.datab(\FD|RAM|ram_block~3255_combout ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3258_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3258 .lut_mask = 16'hFC0A;
defparam \FD|RAM|ram_block~3258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3261 (
// Equation(s):
// \FD|RAM|ram_block~3261_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3258_combout  & ((\FD|RAM|ram_block~3260_combout ))) # (!\FD|RAM|ram_block~3258_combout  & (\FD|RAM|ram_block~3253_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~3258_combout ))))

	.dataa(\FD|RAM|ram_block~3253_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~3260_combout ),
	.datad(\FD|RAM|ram_block~3258_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3261_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3261 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N26
cycloneive_lcell_comb \FD|RAM|ram_block~610feeder (
// Equation(s):
// \FD|RAM|ram_block~610feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~610feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~610feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~610feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N27
dffeas \FD|RAM|ram_block~610 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~610feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~610 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~610 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N7
dffeas \FD|RAM|ram_block~1634 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1634 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1634 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N22
cycloneive_lcell_comb \FD|RAM|ram_block~1122feeder (
// Equation(s):
// \FD|RAM|ram_block~1122feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1122feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1122feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1122feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N23
dffeas \FD|RAM|ram_block~1122 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1122feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1122 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1122 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N17
dffeas \FD|RAM|ram_block~98 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~98 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N16
cycloneive_lcell_comb \FD|RAM|ram_block~3241 (
// Equation(s):
// \FD|RAM|ram_block~3241_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1122_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~98_q )))))

	.dataa(\FD|RAM|ram_block~1122_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~98_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3241_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3241 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3242 (
// Equation(s):
// \FD|RAM|ram_block~3242_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3241_combout  & ((\FD|RAM|ram_block~1634_q ))) # (!\FD|RAM|ram_block~3241_combout  & (\FD|RAM|ram_block~610_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3241_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~610_q ),
	.datac(\FD|RAM|ram_block~1634_q ),
	.datad(\FD|RAM|ram_block~3241_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3242_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3242 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N14
cycloneive_lcell_comb \FD|RAM|ram_block~674feeder (
// Equation(s):
// \FD|RAM|ram_block~674feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~674feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~674feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~674feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N15
dffeas \FD|RAM|ram_block~674 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~674feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~674 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~674 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N31
dffeas \FD|RAM|ram_block~1698 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1698 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1698 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N2
cycloneive_lcell_comb \FD|RAM|ram_block~1186feeder (
// Equation(s):
// \FD|RAM|ram_block~1186feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1186feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1186feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1186feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N3
dffeas \FD|RAM|ram_block~1186 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1186feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1186 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1186 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N21
dffeas \FD|RAM|ram_block~162 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~162 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~162 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N20
cycloneive_lcell_comb \FD|RAM|ram_block~3248 (
// Equation(s):
// \FD|RAM|ram_block~3248_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1186_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~162_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1186_q ),
	.datac(\FD|RAM|ram_block~162_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3248_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3248 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3249 (
// Equation(s):
// \FD|RAM|ram_block~3249_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3248_combout  & ((\FD|RAM|ram_block~1698_q ))) # (!\FD|RAM|ram_block~3248_combout  & (\FD|RAM|ram_block~674_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3248_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~674_q ),
	.datac(\FD|RAM|ram_block~1698_q ),
	.datad(\FD|RAM|ram_block~3248_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3249_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3249 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1154feeder (
// Equation(s):
// \FD|RAM|ram_block~1154feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1154feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1154feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1154feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N13
dffeas \FD|RAM|ram_block~1154 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1154feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1154 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1154 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y35_N11
dffeas \FD|RAM|ram_block~1666 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1666 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1666 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N18
cycloneive_lcell_comb \FD|RAM|ram_block~642feeder (
// Equation(s):
// \FD|RAM|ram_block~642feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~642feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~642feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~642feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N19
dffeas \FD|RAM|ram_block~642 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~642feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~642 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~642 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y32_N21
dffeas \FD|RAM|ram_block~130 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~130 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~130 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N20
cycloneive_lcell_comb \FD|RAM|ram_block~3243 (
// Equation(s):
// \FD|RAM|ram_block~3243_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~642_q ) # ((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (((\FD|RAM|ram_block~130_q  & !\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~642_q ),
	.datac(\FD|RAM|ram_block~130_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3243_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3243 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3244 (
// Equation(s):
// \FD|RAM|ram_block~3244_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3243_combout  & ((\FD|RAM|ram_block~1666_q ))) # (!\FD|RAM|ram_block~3243_combout  & (\FD|RAM|ram_block~1154_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~3243_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1154_q ),
	.datac(\FD|RAM|ram_block~1666_q ),
	.datad(\FD|RAM|ram_block~3243_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3244_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3244 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N6
cycloneive_lcell_comb \FD|RAM|ram_block~1090feeder (
// Equation(s):
// \FD|RAM|ram_block~1090feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1090feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1090feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1090feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N7
dffeas \FD|RAM|ram_block~1090 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1090feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1090_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1090 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1090 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N22
cycloneive_lcell_comb \FD|RAM|ram_block~578feeder (
// Equation(s):
// \FD|RAM|ram_block~578feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~578feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~578feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~578feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N23
dffeas \FD|RAM|ram_block~578 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~578feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~578 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~578 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N29
dffeas \FD|RAM|ram_block~66 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~66 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N28
cycloneive_lcell_comb \FD|RAM|ram_block~3245 (
// Equation(s):
// \FD|RAM|ram_block~3245_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~578_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~66_q )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~578_q ),
	.datac(\FD|RAM|ram_block~66_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3245_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3245 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N15
dffeas \FD|RAM|ram_block~1602 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1602 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1602 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3246 (
// Equation(s):
// \FD|RAM|ram_block~3246_combout  = (\FD|RAM|ram_block~3245_combout  & (((\FD|RAM|ram_block~1602_q ) # (!\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|RAM|ram_block~3245_combout  & (\FD|RAM|ram_block~1090_q  & ((\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~1090_q ),
	.datab(\FD|RAM|ram_block~3245_combout ),
	.datac(\FD|RAM|ram_block~1602_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3246_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3246 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~3246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N4
cycloneive_lcell_comb \FD|RAM|ram_block~3247 (
// Equation(s):
// \FD|RAM|ram_block~3247_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3244_combout ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~3246_combout  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~3244_combout ),
	.datab(\FD|RAM|ram_block~3246_combout ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3247_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3247 .lut_mask = 16'hF0AC;
defparam \FD|RAM|ram_block~3247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3250 (
// Equation(s):
// \FD|RAM|ram_block~3250_combout  = (\FD|RAM|ram_block~3247_combout  & (((\FD|RAM|ram_block~3249_combout ) # (!\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|RAM|ram_block~3247_combout  & (\FD|RAM|ram_block~3242_combout  & ((\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~3242_combout ),
	.datab(\FD|RAM|ram_block~3249_combout ),
	.datac(\FD|RAM|ram_block~3247_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3250_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3250 .lut_mask = 16'hCAF0;
defparam \FD|RAM|ram_block~3250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N20
cycloneive_lcell_comb \FD|RAM|ram_block~866feeder (
// Equation(s):
// \FD|RAM|ram_block~866feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~866feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~866feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~866feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N21
dffeas \FD|RAM|ram_block~866 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~866feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~866 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~866 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N31
dffeas \FD|RAM|ram_block~1890 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1890 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1890 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1378feeder (
// Equation(s):
// \FD|RAM|ram_block~1378feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1378feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1378feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1378feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N9
dffeas \FD|RAM|ram_block~1378 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1378feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1378 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1378 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N15
dffeas \FD|RAM|ram_block~354 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~354 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~354 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3231 (
// Equation(s):
// \FD|RAM|ram_block~3231_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1378_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~354_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1378_q ),
	.datac(\FD|RAM|ram_block~354_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3231_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3231 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3232 (
// Equation(s):
// \FD|RAM|ram_block~3232_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3231_combout  & ((\FD|RAM|ram_block~1890_q ))) # (!\FD|RAM|ram_block~3231_combout  & (\FD|RAM|ram_block~866_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3231_combout ))))

	.dataa(\FD|RAM|ram_block~866_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~1890_q ),
	.datad(\FD|RAM|ram_block~3231_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3232_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3232 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N16
cycloneive_lcell_comb \FD|RAM|ram_block~930feeder (
// Equation(s):
// \FD|RAM|ram_block~930feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~930feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~930feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~930feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N17
dffeas \FD|RAM|ram_block~930 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~930feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~930 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~930 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1442feeder (
// Equation(s):
// \FD|RAM|ram_block~1442feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1442feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1442feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1442feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N17
dffeas \FD|RAM|ram_block~1442 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1442feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1442 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1442 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N19
dffeas \FD|RAM|ram_block~418 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~418 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~418 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3238 (
// Equation(s):
// \FD|RAM|ram_block~3238_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1442_q ) # ((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (((\FD|RAM|ram_block~418_q  & !\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1442_q ),
	.datac(\FD|RAM|ram_block~418_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3238_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3238 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N13
dffeas \FD|RAM|ram_block~1954 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1954 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1954 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3239 (
// Equation(s):
// \FD|RAM|ram_block~3239_combout  = (\FD|RAM|ram_block~3238_combout  & (((\FD|RAM|ram_block~1954_q ) # (!\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|RAM|ram_block~3238_combout  & (\FD|RAM|ram_block~930_q  & ((\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|RAM|ram_block~930_q ),
	.datab(\FD|RAM|ram_block~3238_combout ),
	.datac(\FD|RAM|ram_block~1954_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3239_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3239 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~3239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1346feeder (
// Equation(s):
// \FD|RAM|ram_block~1346feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1346feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1346feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1346feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N17
dffeas \FD|RAM|ram_block~1346 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1346feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1346 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1346 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N23
dffeas \FD|RAM|ram_block~1858 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1858 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1858 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N10
cycloneive_lcell_comb \FD|RAM|ram_block~834feeder (
// Equation(s):
// \FD|RAM|ram_block~834feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~834feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~834feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~834feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N11
dffeas \FD|RAM|ram_block~834 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~834feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~834 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~834 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N9
dffeas \FD|RAM|ram_block~322 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~322 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~322 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N8
cycloneive_lcell_comb \FD|RAM|ram_block~3235 (
// Equation(s):
// \FD|RAM|ram_block~3235_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~834_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~322_q )))))

	.dataa(\FD|RAM|ram_block~834_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~322_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3235_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3235 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3236 (
// Equation(s):
// \FD|RAM|ram_block~3236_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3235_combout  & ((\FD|RAM|ram_block~1858_q ))) # (!\FD|RAM|ram_block~3235_combout  & (\FD|RAM|ram_block~1346_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~3235_combout ))))

	.dataa(\FD|RAM|ram_block~1346_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~1858_q ),
	.datad(\FD|RAM|ram_block~3235_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3236_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3236 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N5
dffeas \FD|RAM|ram_block~386 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~386 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~386 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N20
cycloneive_lcell_comb \FD|RAM|ram_block~898feeder (
// Equation(s):
// \FD|RAM|ram_block~898feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~898feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~898feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~898feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N21
dffeas \FD|RAM|ram_block~898 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~898feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~898 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~898 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N4
cycloneive_lcell_comb \FD|RAM|ram_block~3233 (
// Equation(s):
// \FD|RAM|ram_block~3233_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout )) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~898_q ))) # (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~386_q 
// ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~386_q ),
	.datad(\FD|RAM|ram_block~898_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3233_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3233 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~3233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1410feeder (
// Equation(s):
// \FD|RAM|ram_block~1410feeder_combout  = \FD|BANCO_REG|saidaB[27]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1410feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1410feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1410feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N25
dffeas \FD|RAM|ram_block~1410 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1410feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1410 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1410 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y33_N7
dffeas \FD|RAM|ram_block~1922 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[27]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1922 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1922 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3234 (
// Equation(s):
// \FD|RAM|ram_block~3234_combout  = (\FD|RAM|ram_block~3233_combout  & (((\FD|RAM|ram_block~1922_q ) # (!\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|RAM|ram_block~3233_combout  & (\FD|RAM|ram_block~1410_q  & ((\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~3233_combout ),
	.datab(\FD|RAM|ram_block~1410_q ),
	.datac(\FD|RAM|ram_block~1922_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3234_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3234 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~3234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N2
cycloneive_lcell_comb \FD|RAM|ram_block~3237 (
// Equation(s):
// \FD|RAM|ram_block~3237_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~3234_combout ) # (\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (\FD|RAM|ram_block~3236_combout  & ((!\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~3236_combout ),
	.datac(\FD|RAM|ram_block~3234_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3237_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3237 .lut_mask = 16'hAAE4;
defparam \FD|RAM|ram_block~3237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N24
cycloneive_lcell_comb \FD|RAM|ram_block~3240 (
// Equation(s):
// \FD|RAM|ram_block~3240_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3237_combout  & ((\FD|RAM|ram_block~3239_combout ))) # (!\FD|RAM|ram_block~3237_combout  & (\FD|RAM|ram_block~3232_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~3237_combout ))))

	.dataa(\FD|RAM|ram_block~3232_combout ),
	.datab(\FD|RAM|ram_block~3239_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~3237_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3240_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3240 .lut_mask = 16'hCFA0;
defparam \FD|RAM|ram_block~3240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3251 (
// Equation(s):
// \FD|RAM|ram_block~3251_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (\FD|ULA|MUX|Mux28~1_combout )) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~3240_combout ))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (\FD|RAM|ram_block~3250_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~3250_combout ),
	.datad(\FD|RAM|ram_block~3240_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3251_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3251 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~3251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3262 (
// Equation(s):
// \FD|RAM|ram_block~3262_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~3251_combout  & ((\FD|RAM|ram_block~3261_combout ))) # (!\FD|RAM|ram_block~3251_combout  & (\FD|RAM|ram_block~3230_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~3251_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~3230_combout ),
	.datac(\FD|RAM|ram_block~3261_combout ),
	.datad(\FD|RAM|ram_block~3251_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3262_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3262 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N4
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[27]~8 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[27]~8_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (((\FD|comb~0_combout  & \FD|RAM|ram_block~3262_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (\FD|ULA|MUX|Mux4~1_combout ))

	.dataa(\FD|ULA|MUX|Mux4~1_combout ),
	.datab(\UCFD|HAB_LE_MEM~0_combout ),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~3262_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[27]~8_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[27]~8 .lut_mask = 16'hE222;
defparam \FD|MUX_ULA_MEM|q[27]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N27
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[15] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[28]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N26
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[28]~5 (
// Equation(s):
// \FD|BANCO_REG|saidaA[28]~5_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0_bypass [15]))) # (!\FD|BANCO_REG|Mux31~1_combout  & (\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a4 
// ))))

	.dataa(\FD|BANCO_REG|Mux31~1_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [15]),
	.datad(\FD|BANCO_REG|Equal0~0_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[28]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[28]~5 .lut_mask = 16'hE400;
defparam \FD|BANCO_REG|saidaA[28]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N25
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[15] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[28]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N24
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[28]~19 (
// Equation(s):
// \FD|MUX_RT_IMM|q[28]~19_combout  = (\FD|MUX_RT_IMM|q[30]~15_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [15])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a4 
// )))))

	.dataa(\FD|BANCO_REG|Mux63~4_combout ),
	.datab(\FD|MUX_RT_IMM|q[30]~15_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [15]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[28]~19_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[28]~19 .lut_mask = 16'hC480;
defparam \FD|MUX_RT_IMM|q[28]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N10
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[27]~27 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[27]~27_combout  = (\FD|BANCO_REG|saidaA[27]~6_combout  & ((\FD|ULA|SOMA|CarryOut[26]~26_combout ) # (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[27]~20_combout )))) # (!\FD|BANCO_REG|saidaA[27]~6_combout  & 
// (\FD|ULA|SOMA|CarryOut[26]~26_combout  & (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[27]~20_combout ))))

	.dataa(\FD|UC_ULA|q[2]~1_combout ),
	.datab(\FD|BANCO_REG|saidaA[27]~6_combout ),
	.datac(\FD|MUX_RT_IMM|q[27]~20_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[26]~26_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[27]~27 .lut_mask = 16'hDE48;
defparam \FD|ULA|SOMA|CarryOut[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N16
cycloneive_lcell_comb \FD|ULA|MUX|Mux3~0 (
// Equation(s):
// \FD|ULA|MUX|Mux3~0_combout  = \FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[28]~19_combout  $ (((\FD|UC_ULA|q[1]~0_combout  & \FD|ULA|SOMA|CarryOut[27]~27_combout ))))

	.dataa(\FD|UC_ULA|q[1]~0_combout ),
	.datab(\FD|UC_ULA|q[2]~1_combout ),
	.datac(\FD|MUX_RT_IMM|q[28]~19_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[27]~27_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux3~0 .lut_mask = 16'h963C;
defparam \FD|ULA|MUX|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N2
cycloneive_lcell_comb \FD|ULA|MUX|Mux3~1 (
// Equation(s):
// \FD|ULA|MUX|Mux3~1_combout  = (\FD|BANCO_REG|saidaA[28]~5_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|UC_ULA|q[0]~2_combout ) # (\FD|ULA|MUX|Mux3~0_combout ))))) # (!\FD|BANCO_REG|saidaA[28]~5_combout  & (\FD|ULA|MUX|Mux3~0_combout  & 
// (\FD|UC_ULA|q[1]~0_combout  $ (\FD|UC_ULA|q[0]~2_combout ))))

	.dataa(\FD|UC_ULA|q[1]~0_combout ),
	.datab(\FD|BANCO_REG|saidaA[28]~5_combout ),
	.datac(\FD|UC_ULA|q[0]~2_combout ),
	.datad(\FD|ULA|MUX|Mux3~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux3~1 .lut_mask = 16'h5648;
defparam \FD|ULA|MUX|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N16
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[28]~32 (
// Equation(s):
// \FD|BANCO_REG|saidaB[28]~32_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [15])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a4 
// )))))

	.dataa(\FD|BANCO_REG|Equal1~0_combout ),
	.datab(\FD|BANCO_REG|Mux63~4_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [15]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[28]~32 .lut_mask = 16'hA280;
defparam \FD|BANCO_REG|saidaB[28]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2051feeder (
// Equation(s):
// \FD|RAM|ram_block~2051feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2051feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2051feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~2051feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N27
dffeas \FD|RAM|ram_block~2051 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2051feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2051_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2051 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2051 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N29
dffeas \FD|RAM|ram_block~1795 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1795 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1795 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N22
cycloneive_lcell_comb \FD|RAM|ram_block~1923feeder (
// Equation(s):
// \FD|RAM|ram_block~1923feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1923feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1923feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1923feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N23
dffeas \FD|RAM|ram_block~1923 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1923feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1923 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1923 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N19
dffeas \FD|RAM|ram_block~1667 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1667 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1667 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3294 (
// Equation(s):
// \FD|RAM|ram_block~3294_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~1923_q ) # ((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (((\FD|RAM|ram_block~1667_q  & !\FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~1923_q ),
	.datac(\FD|RAM|ram_block~1667_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3294_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3294 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
cycloneive_lcell_comb \FD|RAM|ram_block~3295 (
// Equation(s):
// \FD|RAM|ram_block~3295_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~3294_combout  & (\FD|RAM|ram_block~2051_q )) # (!\FD|RAM|ram_block~3294_combout  & ((\FD|RAM|ram_block~1795_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~3294_combout ))))

	.dataa(\FD|RAM|ram_block~2051_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1795_q ),
	.datad(\FD|RAM|ram_block~3294_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3295_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3295 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~3295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
cycloneive_lcell_comb \FD|RAM|ram_block~1827feeder (
// Equation(s):
// \FD|RAM|ram_block~1827feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1827feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1827feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1827feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N7
dffeas \FD|RAM|ram_block~1827 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1827feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1827 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1827 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N29
dffeas \FD|RAM|ram_block~1699 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1699 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1699 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneive_lcell_comb \FD|RAM|ram_block~3301 (
// Equation(s):
// \FD|RAM|ram_block~3301_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1827_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1699_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~1827_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1699_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3301_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3301 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~3301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2083feeder (
// Equation(s):
// \FD|RAM|ram_block~2083feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2083feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2083feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~2083feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N21
dffeas \FD|RAM|ram_block~2083 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2083feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2083_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2083 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2083 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N27
dffeas \FD|RAM|ram_block~1955 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1955 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1955 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3302 (
// Equation(s):
// \FD|RAM|ram_block~3302_combout  = (\FD|RAM|ram_block~3301_combout  & ((\FD|RAM|ram_block~2083_q ) # ((!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~3301_combout  & (((\FD|RAM|ram_block~1955_q  & \FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~3301_combout ),
	.datab(\FD|RAM|ram_block~2083_q ),
	.datac(\FD|RAM|ram_block~1955_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3302_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3302 .lut_mask = 16'hD8AA;
defparam \FD|RAM|ram_block~3302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1891feeder (
// Equation(s):
// \FD|RAM|ram_block~1891feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1891feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1891feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1891feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N25
dffeas \FD|RAM|ram_block~1891 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1891feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1891 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1891 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N3
dffeas \FD|RAM|ram_block~2019 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2019 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2019 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1763feeder (
// Equation(s):
// \FD|RAM|ram_block~1763feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1763feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1763feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1763feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N25
dffeas \FD|RAM|ram_block~1763 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1763feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1763 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1763 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N15
dffeas \FD|RAM|ram_block~1635 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1635 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1635 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3296 (
// Equation(s):
// \FD|RAM|ram_block~3296_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1763_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1635_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1763_q ),
	.datac(\FD|RAM|ram_block~1635_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3296_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3296 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N2
cycloneive_lcell_comb \FD|RAM|ram_block~3297 (
// Equation(s):
// \FD|RAM|ram_block~3297_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~3296_combout  & ((\FD|RAM|ram_block~2019_q ))) # (!\FD|RAM|ram_block~3296_combout  & (\FD|RAM|ram_block~1891_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~3296_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~1891_q ),
	.datac(\FD|RAM|ram_block~2019_q ),
	.datad(\FD|RAM|ram_block~3296_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3297_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3297 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N6
cycloneive_lcell_comb \FD|RAM|ram_block~1731feeder (
// Equation(s):
// \FD|RAM|ram_block~1731feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1731feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1731feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1731feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N7
dffeas \FD|RAM|ram_block~1731 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1731feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1731 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1731 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1859feeder (
// Equation(s):
// \FD|RAM|ram_block~1859feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1859feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1859feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1859feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N5
dffeas \FD|RAM|ram_block~1859 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1859feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1859 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1859 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N31
dffeas \FD|RAM|ram_block~1603 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1603 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1603 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3298 (
// Equation(s):
// \FD|RAM|ram_block~3298_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1859_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1603_q )))))

	.dataa(\FD|RAM|ram_block~1859_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1603_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3298_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3298 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N29
dffeas \FD|RAM|ram_block~1987 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1987 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1987 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N28
cycloneive_lcell_comb \FD|RAM|ram_block~3299 (
// Equation(s):
// \FD|RAM|ram_block~3299_combout  = (\FD|RAM|ram_block~3298_combout  & (((\FD|RAM|ram_block~1987_q ) # (!\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|RAM|ram_block~3298_combout  & (\FD|RAM|ram_block~1731_q  & ((\FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|RAM|ram_block~1731_q ),
	.datab(\FD|RAM|ram_block~3298_combout ),
	.datac(\FD|RAM|ram_block~1987_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3299_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3299 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~3299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N28
cycloneive_lcell_comb \FD|RAM|ram_block~3300 (
// Equation(s):
// \FD|RAM|ram_block~3300_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~3297_combout )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~3299_combout )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~3297_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~3299_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3300_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3300 .lut_mask = 16'hE5E0;
defparam \FD|RAM|ram_block~3300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3303 (
// Equation(s):
// \FD|RAM|ram_block~3303_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3300_combout  & ((\FD|RAM|ram_block~3302_combout ))) # (!\FD|RAM|ram_block~3300_combout  & (\FD|RAM|ram_block~3295_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~3300_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~3295_combout ),
	.datac(\FD|RAM|ram_block~3302_combout ),
	.datad(\FD|RAM|ram_block~3300_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3303_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3303 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N6
cycloneive_lcell_comb \FD|RAM|ram_block~739feeder (
// Equation(s):
// \FD|RAM|ram_block~739feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~739feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~739feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~739feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N7
dffeas \FD|RAM|ram_block~739 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~739feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~739 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~739 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N11
dffeas \FD|RAM|ram_block~995 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~995 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~995 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N24
cycloneive_lcell_comb \FD|RAM|ram_block~867feeder (
// Equation(s):
// \FD|RAM|ram_block~867feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~867feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~867feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~867feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N25
dffeas \FD|RAM|ram_block~867 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~867feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~867 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~867 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N9
dffeas \FD|RAM|ram_block~611 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~611 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~611 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N8
cycloneive_lcell_comb \FD|RAM|ram_block~3273 (
// Equation(s):
// \FD|RAM|ram_block~3273_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~867_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~611_q )))))

	.dataa(\FD|RAM|ram_block~867_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~611_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3273_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3273 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3274 (
// Equation(s):
// \FD|RAM|ram_block~3274_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~3273_combout  & ((\FD|RAM|ram_block~995_q ))) # (!\FD|RAM|ram_block~3273_combout  & (\FD|RAM|ram_block~739_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~3273_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~739_q ),
	.datac(\FD|RAM|ram_block~995_q ),
	.datad(\FD|RAM|ram_block~3273_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3274_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3274 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N4
cycloneive_lcell_comb \FD|RAM|ram_block~803feeder (
// Equation(s):
// \FD|RAM|ram_block~803feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~803feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~803feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~803feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N5
dffeas \FD|RAM|ram_block~803 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~803feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~803 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~803 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N15
dffeas \FD|RAM|ram_block~1059 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1059_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1059 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1059 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N10
cycloneive_lcell_comb \FD|RAM|ram_block~931feeder (
// Equation(s):
// \FD|RAM|ram_block~931feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~931feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~931feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~931feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N11
dffeas \FD|RAM|ram_block~931 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~931feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~931 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~931 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N11
dffeas \FD|RAM|ram_block~675 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~675 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~675 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3280 (
// Equation(s):
// \FD|RAM|ram_block~3280_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~931_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~675_q )))))

	.dataa(\FD|RAM|ram_block~931_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~675_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3280_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3280 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3281 (
// Equation(s):
// \FD|RAM|ram_block~3281_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~3280_combout  & ((\FD|RAM|ram_block~1059_q ))) # (!\FD|RAM|ram_block~3280_combout  & (\FD|RAM|ram_block~803_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~3280_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~803_q ),
	.datac(\FD|RAM|ram_block~1059_q ),
	.datad(\FD|RAM|ram_block~3280_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3281_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3281 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N20
cycloneive_lcell_comb \FD|RAM|ram_block~707feeder (
// Equation(s):
// \FD|RAM|ram_block~707feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~707feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~707feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~707feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N21
dffeas \FD|RAM|ram_block~707 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~707feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~707 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~707 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y27_N15
dffeas \FD|RAM|ram_block~579 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~579 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~579 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3277 (
// Equation(s):
// \FD|RAM|ram_block~3277_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~707_q )) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// ((\FD|RAM|ram_block~579_q )))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~707_q ),
	.datac(\FD|RAM|ram_block~579_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3277_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3277 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N15
dffeas \FD|RAM|ram_block~963 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~963 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~963 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N12
cycloneive_lcell_comb \FD|RAM|ram_block~835feeder (
// Equation(s):
// \FD|RAM|ram_block~835feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~835feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~835feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~835feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N13
dffeas \FD|RAM|ram_block~835 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~835feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~835 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~835 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3278 (
// Equation(s):
// \FD|RAM|ram_block~3278_combout  = (\FD|RAM|ram_block~3277_combout  & (((\FD|RAM|ram_block~963_q )) # (!\FD|ULA|MUX|Mux28~1_combout ))) # (!\FD|RAM|ram_block~3277_combout  & (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~835_q ))))

	.dataa(\FD|RAM|ram_block~3277_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~963_q ),
	.datad(\FD|RAM|ram_block~835_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3278_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3278 .lut_mask = 16'hE6A2;
defparam \FD|RAM|ram_block~3278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N2
cycloneive_lcell_comb \FD|RAM|ram_block~899feeder (
// Equation(s):
// \FD|RAM|ram_block~899feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~899feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~899feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~899feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N3
dffeas \FD|RAM|ram_block~899 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~899feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~899 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~899 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N19
dffeas \FD|RAM|ram_block~1027 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1027_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1027 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1027 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N18
cycloneive_lcell_comb \FD|RAM|ram_block~771feeder (
// Equation(s):
// \FD|RAM|ram_block~771feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~771feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~771feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~771feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N19
dffeas \FD|RAM|ram_block~771 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~771feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~771 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~771 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N29
dffeas \FD|RAM|ram_block~643 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~643 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~643 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N28
cycloneive_lcell_comb \FD|RAM|ram_block~3275 (
// Equation(s):
// \FD|RAM|ram_block~3275_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~771_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~643_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~771_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~643_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3275_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3275 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~3275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3276 (
// Equation(s):
// \FD|RAM|ram_block~3276_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~3275_combout  & ((\FD|RAM|ram_block~1027_q ))) # (!\FD|RAM|ram_block~3275_combout  & (\FD|RAM|ram_block~899_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~3275_combout ))))

	.dataa(\FD|RAM|ram_block~899_q ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~1027_q ),
	.datad(\FD|RAM|ram_block~3275_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3276_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3276 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3279 (
// Equation(s):
// \FD|RAM|ram_block~3279_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout ) # (\FD|RAM|ram_block~3276_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (\FD|RAM|ram_block~3278_combout  & (!\FD|ULA|MUX|Mux31~1_combout )))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~3278_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~3276_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3279_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3279 .lut_mask = 16'hAEA4;
defparam \FD|RAM|ram_block~3279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N8
cycloneive_lcell_comb \FD|RAM|ram_block~3282 (
// Equation(s):
// \FD|RAM|ram_block~3282_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3279_combout  & ((\FD|RAM|ram_block~3281_combout ))) # (!\FD|RAM|ram_block~3279_combout  & (\FD|RAM|ram_block~3274_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~3279_combout ))))

	.dataa(\FD|RAM|ram_block~3274_combout ),
	.datab(\FD|RAM|ram_block~3281_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~3279_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3282_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3282 .lut_mask = 16'hCFA0;
defparam \FD|RAM|ram_block~3282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N14
cycloneive_lcell_comb \FD|RAM|ram_block~515feeder (
// Equation(s):
// \FD|RAM|ram_block~515feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~515feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~515feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~515feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N15
dffeas \FD|RAM|ram_block~515 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~515feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~515 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~515 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N7
dffeas \FD|RAM|ram_block~547 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~547 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~547 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneive_lcell_comb \FD|RAM|ram_block~483feeder (
// Equation(s):
// \FD|RAM|ram_block~483feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~483feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~483feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~483feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N11
dffeas \FD|RAM|ram_block~483 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~483feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~483 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~483 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N1
dffeas \FD|RAM|ram_block~451 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~451 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~451 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3290 (
// Equation(s):
// \FD|RAM|ram_block~3290_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~483_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~451_q )))))

	.dataa(\FD|RAM|ram_block~483_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~451_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3290_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3290 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3291 (
// Equation(s):
// \FD|RAM|ram_block~3291_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3290_combout  & ((\FD|RAM|ram_block~547_q ))) # (!\FD|RAM|ram_block~3290_combout  & (\FD|RAM|ram_block~515_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~3290_combout ))))

	.dataa(\FD|RAM|ram_block~515_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~547_q ),
	.datad(\FD|RAM|ram_block~3290_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3291_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3291 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N6
cycloneive_lcell_comb \FD|RAM|ram_block~259feeder (
// Equation(s):
// \FD|RAM|ram_block~259feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~259feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~259feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~259feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N7
dffeas \FD|RAM|ram_block~259 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~259feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~259 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~259 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N31
dffeas \FD|RAM|ram_block~291 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~291 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~291 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneive_lcell_comb \FD|RAM|ram_block~227feeder (
// Equation(s):
// \FD|RAM|ram_block~227feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~227feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~227feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~227feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N21
dffeas \FD|RAM|ram_block~227 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~227feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~227 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~227 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N13
dffeas \FD|RAM|ram_block~195 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~195 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~195 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3283 (
// Equation(s):
// \FD|RAM|ram_block~3283_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~227_q ) # ((\FD|ULA|MUX|Mux30~1_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & (((\FD|RAM|ram_block~195_q  & !\FD|ULA|MUX|Mux30~1_combout ))))

	.dataa(\FD|RAM|ram_block~227_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~195_q ),
	.datad(\FD|ULA|MUX|Mux30~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3283_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3283 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~3283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3284 (
// Equation(s):
// \FD|RAM|ram_block~3284_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3283_combout  & ((\FD|RAM|ram_block~291_q ))) # (!\FD|RAM|ram_block~3283_combout  & (\FD|RAM|ram_block~259_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~3283_combout ))))

	.dataa(\FD|RAM|ram_block~259_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~291_q ),
	.datad(\FD|RAM|ram_block~3283_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3284_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3284 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N26
cycloneive_lcell_comb \FD|RAM|ram_block~99feeder (
// Equation(s):
// \FD|RAM|ram_block~99feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~99feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~99feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~99feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N27
dffeas \FD|RAM|ram_block~99 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~99feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~99 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N15
dffeas \FD|RAM|ram_block~163 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~163 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~163 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N14
cycloneive_lcell_comb \FD|RAM|ram_block~131feeder (
// Equation(s):
// \FD|RAM|ram_block~131feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~131feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~131feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~131feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N15
dffeas \FD|RAM|ram_block~131 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~131feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~131 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~131 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N21
dffeas \FD|RAM|ram_block~67 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~67 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \FD|RAM|ram_block~3287 (
// Equation(s):
// \FD|RAM|ram_block~3287_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~131_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~67_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~131_q ),
	.datac(\FD|RAM|ram_block~67_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3287_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3287 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3288 (
// Equation(s):
// \FD|RAM|ram_block~3288_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3287_combout  & ((\FD|RAM|ram_block~163_q ))) # (!\FD|RAM|ram_block~3287_combout  & (\FD|RAM|ram_block~99_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~3287_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~99_q ),
	.datac(\FD|RAM|ram_block~163_q ),
	.datad(\FD|RAM|ram_block~3287_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3288_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3288 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N10
cycloneive_lcell_comb \FD|RAM|ram_block~355feeder (
// Equation(s):
// \FD|RAM|ram_block~355feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~355feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~355feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~355feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N11
dffeas \FD|RAM|ram_block~355 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~355feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~355 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~355 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N15
dffeas \FD|RAM|ram_block~419 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~419 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~419 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N6
cycloneive_lcell_comb \FD|RAM|ram_block~387feeder (
// Equation(s):
// \FD|RAM|ram_block~387feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~387feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~387feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~387feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N7
dffeas \FD|RAM|ram_block~387 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~387feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~387 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~387 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N29
dffeas \FD|RAM|ram_block~323 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~323 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~323 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N28
cycloneive_lcell_comb \FD|RAM|ram_block~3285 (
// Equation(s):
// \FD|RAM|ram_block~3285_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~387_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~323_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~387_q ),
	.datac(\FD|RAM|ram_block~323_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3285_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3285 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3286 (
// Equation(s):
// \FD|RAM|ram_block~3286_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3285_combout  & ((\FD|RAM|ram_block~419_q ))) # (!\FD|RAM|ram_block~3285_combout  & (\FD|RAM|ram_block~355_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~3285_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~355_q ),
	.datac(\FD|RAM|ram_block~419_q ),
	.datad(\FD|RAM|ram_block~3285_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3286_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3286 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3289 (
// Equation(s):
// \FD|RAM|ram_block~3289_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout ) # ((\FD|RAM|ram_block~3286_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (!\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~3288_combout )))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~3288_combout ),
	.datad(\FD|RAM|ram_block~3286_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3289_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3289 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~3289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3292 (
// Equation(s):
// \FD|RAM|ram_block~3292_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~3289_combout  & (\FD|RAM|ram_block~3291_combout )) # (!\FD|RAM|ram_block~3289_combout  & ((\FD|RAM|ram_block~3284_combout ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~3289_combout ))))

	.dataa(\FD|RAM|ram_block~3291_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~3284_combout ),
	.datad(\FD|RAM|ram_block~3289_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3292_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3292 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~3292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3293 (
// Equation(s):
// \FD|RAM|ram_block~3293_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout ) # ((\FD|RAM|ram_block~3282_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3292_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~3282_combout ),
	.datad(\FD|RAM|ram_block~3292_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3293_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3293 .lut_mask = 16'hB9A8;
defparam \FD|RAM|ram_block~3293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1443feeder (
// Equation(s):
// \FD|RAM|ram_block~1443feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1443feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1443feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1443feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N19
dffeas \FD|RAM|ram_block~1443 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1443feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1443 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1443 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N13
dffeas \FD|RAM|ram_block~1411 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1411 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1411 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N10
cycloneive_lcell_comb \FD|RAM|ram_block~1379feeder (
// Equation(s):
// \FD|RAM|ram_block~1379feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1379feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1379feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1379feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N11
dffeas \FD|RAM|ram_block~1379 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1379feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1379 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1379 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N23
dffeas \FD|RAM|ram_block~1347 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1347 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1347 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3263 (
// Equation(s):
// \FD|RAM|ram_block~3263_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1379_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1347_q )))))

	.dataa(\FD|RAM|ram_block~1379_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1347_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3263_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3263 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3264 (
// Equation(s):
// \FD|RAM|ram_block~3264_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3263_combout  & (\FD|RAM|ram_block~1443_q )) # (!\FD|RAM|ram_block~3263_combout  & ((\FD|RAM|ram_block~1411_q ))))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~3263_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1443_q ),
	.datac(\FD|RAM|ram_block~1411_q ),
	.datad(\FD|RAM|ram_block~3263_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3264_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3264 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~3264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1571feeder (
// Equation(s):
// \FD|RAM|ram_block~1571feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1571feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1571feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1571feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N19
dffeas \FD|RAM|ram_block~1571 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1571feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1571 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1571 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N13
dffeas \FD|RAM|ram_block~1507 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1507 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1507 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1539feeder (
// Equation(s):
// \FD|RAM|ram_block~1539feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1539feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1539feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1539feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N25
dffeas \FD|RAM|ram_block~1539 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1539feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1539 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1539 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N9
dffeas \FD|RAM|ram_block~1475 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1475 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1475 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N8
cycloneive_lcell_comb \FD|RAM|ram_block~3270 (
// Equation(s):
// \FD|RAM|ram_block~3270_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1539_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1475_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~1539_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1475_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3270_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3270 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~3270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3271 (
// Equation(s):
// \FD|RAM|ram_block~3271_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3270_combout  & (\FD|RAM|ram_block~1571_q )) # (!\FD|RAM|ram_block~3270_combout  & ((\FD|RAM|ram_block~1507_q ))))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~3270_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~1571_q ),
	.datac(\FD|RAM|ram_block~1507_q ),
	.datad(\FD|RAM|ram_block~3270_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3271_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3271 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~3271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1251feeder (
// Equation(s):
// \FD|RAM|ram_block~1251feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1251feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1251feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1251feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N19
dffeas \FD|RAM|ram_block~1251 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1251feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1251 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1251 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N29
dffeas \FD|RAM|ram_block~1315 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1315 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1315 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1283feeder (
// Equation(s):
// \FD|RAM|ram_block~1283feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1283feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1283feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1283feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N17
dffeas \FD|RAM|ram_block~1283 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1283feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1283 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1283 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N17
dffeas \FD|RAM|ram_block~1219 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1219 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1219 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
cycloneive_lcell_comb \FD|RAM|ram_block~3265 (
// Equation(s):
// \FD|RAM|ram_block~3265_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1283_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1219_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1283_q ),
	.datac(\FD|RAM|ram_block~1219_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3265_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3265 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N28
cycloneive_lcell_comb \FD|RAM|ram_block~3266 (
// Equation(s):
// \FD|RAM|ram_block~3266_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3265_combout  & ((\FD|RAM|ram_block~1315_q ))) # (!\FD|RAM|ram_block~3265_combout  & (\FD|RAM|ram_block~1251_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~3265_combout ))))

	.dataa(\FD|RAM|ram_block~1251_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~1315_q ),
	.datad(\FD|RAM|ram_block~3265_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3266_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3266 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1155feeder (
// Equation(s):
// \FD|RAM|ram_block~1155feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1155feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1155feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1155feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N19
dffeas \FD|RAM|ram_block~1155 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1155feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1155 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1155 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N1
dffeas \FD|RAM|ram_block~1187 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1187 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1187 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1123feeder (
// Equation(s):
// \FD|RAM|ram_block~1123feeder_combout  = \FD|BANCO_REG|saidaB[28]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1123feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1123feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1123feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N25
dffeas \FD|RAM|ram_block~1123 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1123feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1123 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1123 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N11
dffeas \FD|RAM|ram_block~1091 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[28]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1091_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1091 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1091 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3267 (
// Equation(s):
// \FD|RAM|ram_block~3267_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1123_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1091_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1123_q ),
	.datac(\FD|RAM|ram_block~1091_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3267_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3267 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3268 (
// Equation(s):
// \FD|RAM|ram_block~3268_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3267_combout  & ((\FD|RAM|ram_block~1187_q ))) # (!\FD|RAM|ram_block~3267_combout  & (\FD|RAM|ram_block~1155_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~3267_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1155_q ),
	.datac(\FD|RAM|ram_block~1187_q ),
	.datad(\FD|RAM|ram_block~3267_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3268_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3268 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N2
cycloneive_lcell_comb \FD|RAM|ram_block~3269 (
// Equation(s):
// \FD|RAM|ram_block~3269_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (\FD|ULA|MUX|Mux29~1_combout )) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~3266_combout )) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// ((\FD|RAM|ram_block~3268_combout )))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~3266_combout ),
	.datad(\FD|RAM|ram_block~3268_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3269_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3269 .lut_mask = 16'hD9C8;
defparam \FD|RAM|ram_block~3269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3272 (
// Equation(s):
// \FD|RAM|ram_block~3272_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~3269_combout  & ((\FD|RAM|ram_block~3271_combout ))) # (!\FD|RAM|ram_block~3269_combout  & (\FD|RAM|ram_block~3264_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~3269_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~3264_combout ),
	.datac(\FD|RAM|ram_block~3271_combout ),
	.datad(\FD|RAM|ram_block~3269_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3272_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3272 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N20
cycloneive_lcell_comb \FD|RAM|ram_block~3304 (
// Equation(s):
// \FD|RAM|ram_block~3304_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3293_combout  & (\FD|RAM|ram_block~3303_combout )) # (!\FD|RAM|ram_block~3293_combout  & ((\FD|RAM|ram_block~3272_combout ))))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~3293_combout ))))

	.dataa(\FD|RAM|ram_block~3303_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~3293_combout ),
	.datad(\FD|RAM|ram_block~3272_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3304_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3304 .lut_mask = 16'hBCB0;
defparam \FD|RAM|ram_block~3304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N30
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[28]~7 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[28]~7_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (((\FD|comb~0_combout  & \FD|RAM|ram_block~3304_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (\FD|ULA|MUX|Mux3~1_combout ))

	.dataa(\FD|ULA|MUX|Mux3~1_combout ),
	.datab(\UCFD|HAB_LE_MEM~0_combout ),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~3304_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[28]~7_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[28]~7 .lut_mask = 16'hE222;
defparam \FD|MUX_ULA_MEM|q[28]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N8
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[29]~4 (
// Equation(s):
// \FD|BANCO_REG|saidaA[29]~4_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & (\FD|BANCO_REG|registrador_rtl_0_bypass [14])) # (!\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a3 
// )))))

	.dataa(\FD|BANCO_REG|Mux31~1_combout ),
	.datab(\FD|BANCO_REG|Equal0~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [14]),
	.datad(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[29]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[29]~4 .lut_mask = 16'hC480;
defparam \FD|BANCO_REG|saidaA[29]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N17
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[14] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N16
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[29]~18 (
// Equation(s):
// \FD|MUX_RT_IMM|q[29]~18_combout  = (\FD|MUX_RT_IMM|q[30]~15_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [14])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a3 
// )))))

	.dataa(\FD|MUX_RT_IMM|q[30]~15_combout ),
	.datab(\FD|BANCO_REG|Mux63~4_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [14]),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[29]~18_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[29]~18 .lut_mask = 16'hA280;
defparam \FD|MUX_RT_IMM|q[29]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N8
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[28]~28 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[28]~28_combout  = (\FD|BANCO_REG|saidaA[28]~5_combout  & ((\FD|ULA|SOMA|CarryOut[27]~27_combout ) # (\FD|MUX_RT_IMM|q[28]~19_combout  $ (\FD|UC_ULA|q[2]~1_combout )))) # (!\FD|BANCO_REG|saidaA[28]~5_combout  & 
// (\FD|ULA|SOMA|CarryOut[27]~27_combout  & (\FD|MUX_RT_IMM|q[28]~19_combout  $ (\FD|UC_ULA|q[2]~1_combout ))))

	.dataa(\FD|MUX_RT_IMM|q[28]~19_combout ),
	.datab(\FD|BANCO_REG|saidaA[28]~5_combout ),
	.datac(\FD|UC_ULA|q[2]~1_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[27]~27_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[28]~28 .lut_mask = 16'hDE48;
defparam \FD|ULA|SOMA|CarryOut[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N24
cycloneive_lcell_comb \FD|ULA|MUX|Mux2~0 (
// Equation(s):
// \FD|ULA|MUX|Mux2~0_combout  = \FD|MUX_RT_IMM|q[29]~18_combout  $ (\FD|UC_ULA|q[2]~1_combout  $ (((\FD|UC_ULA|q[1]~0_combout  & \FD|ULA|SOMA|CarryOut[28]~28_combout ))))

	.dataa(\FD|MUX_RT_IMM|q[29]~18_combout ),
	.datab(\FD|UC_ULA|q[1]~0_combout ),
	.datac(\FD|UC_ULA|q[2]~1_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[28]~28_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux2~0 .lut_mask = 16'h965A;
defparam \FD|ULA|MUX|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N14
cycloneive_lcell_comb \FD|ULA|MUX|Mux2~1 (
// Equation(s):
// \FD|ULA|MUX|Mux2~1_combout  = (\FD|BANCO_REG|saidaA[29]~4_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|UC_ULA|q[0]~2_combout ) # (\FD|ULA|MUX|Mux2~0_combout ))))) # (!\FD|BANCO_REG|saidaA[29]~4_combout  & (\FD|ULA|MUX|Mux2~0_combout  & 
// (\FD|UC_ULA|q[0]~2_combout  $ (\FD|UC_ULA|q[1]~0_combout ))))

	.dataa(\FD|UC_ULA|q[0]~2_combout ),
	.datab(\FD|UC_ULA|q[1]~0_combout ),
	.datac(\FD|BANCO_REG|saidaA[29]~4_combout ),
	.datad(\FD|ULA|MUX|Mux2~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux2~1 .lut_mask = 16'h3660;
defparam \FD|ULA|MUX|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N14
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[29]~33 (
// Equation(s):
// \FD|BANCO_REG|saidaB[29]~33_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [14]))) # (!\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a3 
// ))))

	.dataa(\FD|BANCO_REG|Equal1~0_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a3 ),
	.datac(\FD|BANCO_REG|Mux63~4_combout ),
	.datad(\FD|BANCO_REG|registrador_rtl_1_bypass [14]),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[29]~33 .lut_mask = 16'hA808;
defparam \FD|BANCO_REG|saidaB[29]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2052feeder (
// Equation(s):
// \FD|RAM|ram_block~2052feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2052feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2052feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~2052feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N11
dffeas \FD|RAM|ram_block~2052 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2052feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2052_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2052 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2052 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N9
dffeas \FD|RAM|ram_block~1028 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1028_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1028 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1028 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N29
dffeas \FD|RAM|ram_block~516 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~516 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~516 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N26
cycloneive_lcell_comb \FD|RAM|ram_block~1540feeder (
// Equation(s):
// \FD|RAM|ram_block~1540feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1540feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1540feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1540feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N27
dffeas \FD|RAM|ram_block~1540 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1540feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1540 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1540 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N28
cycloneive_lcell_comb \FD|RAM|ram_block~3312 (
// Equation(s):
// \FD|RAM|ram_block~3312_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout ) # ((\FD|RAM|ram_block~1540_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~516_q )))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~516_q ),
	.datad(\FD|RAM|ram_block~1540_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3312_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3312 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~3312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N8
cycloneive_lcell_comb \FD|RAM|ram_block~3313 (
// Equation(s):
// \FD|RAM|ram_block~3313_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3312_combout  & (\FD|RAM|ram_block~2052_q )) # (!\FD|RAM|ram_block~3312_combout  & ((\FD|RAM|ram_block~1028_q ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3312_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~2052_q ),
	.datac(\FD|RAM|ram_block~1028_q ),
	.datad(\FD|RAM|ram_block~3312_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3313_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3313 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~3313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1412feeder (
// Equation(s):
// \FD|RAM|ram_block~1412feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1412feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1412feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1412feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N29
dffeas \FD|RAM|ram_block~1412 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1412feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1412 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1412 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N15
dffeas \FD|RAM|ram_block~1924 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1924 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1924 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N11
dffeas \FD|RAM|ram_block~388 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~388 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~388 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N0
cycloneive_lcell_comb \FD|RAM|ram_block~900feeder (
// Equation(s):
// \FD|RAM|ram_block~900feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~900feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~900feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~900feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N1
dffeas \FD|RAM|ram_block~900 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~900feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~900 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~900 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3307 (
// Equation(s):
// \FD|RAM|ram_block~3307_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout )) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~900_q ))) # (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~388_q 
// ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~388_q ),
	.datad(\FD|RAM|ram_block~900_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3307_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3307 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~3307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3308 (
// Equation(s):
// \FD|RAM|ram_block~3308_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3307_combout  & ((\FD|RAM|ram_block~1924_q ))) # (!\FD|RAM|ram_block~3307_combout  & (\FD|RAM|ram_block~1412_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~3307_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1412_q ),
	.datac(\FD|RAM|ram_block~1924_q ),
	.datad(\FD|RAM|ram_block~3307_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3308_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3308 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1156feeder (
// Equation(s):
// \FD|RAM|ram_block~1156feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1156feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1156feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1156feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N17
dffeas \FD|RAM|ram_block~1156 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1156feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1156 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1156 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y36_N31
dffeas \FD|RAM|ram_block~1668 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1668 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1668 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N20
cycloneive_lcell_comb \FD|RAM|ram_block~644feeder (
// Equation(s):
// \FD|RAM|ram_block~644feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~644feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~644feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~644feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N21
dffeas \FD|RAM|ram_block~644 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~644feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~644 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~644 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y32_N17
dffeas \FD|RAM|ram_block~132 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~132 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~132 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N16
cycloneive_lcell_comb \FD|RAM|ram_block~3309 (
// Equation(s):
// \FD|RAM|ram_block~3309_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~644_q ) # ((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (((\FD|RAM|ram_block~132_q  & !\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~644_q ),
	.datac(\FD|RAM|ram_block~132_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3309_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3309 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3310 (
// Equation(s):
// \FD|RAM|ram_block~3310_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3309_combout  & ((\FD|RAM|ram_block~1668_q ))) # (!\FD|RAM|ram_block~3309_combout  & (\FD|RAM|ram_block~1156_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~3309_combout ))))

	.dataa(\FD|RAM|ram_block~1156_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~1668_q ),
	.datad(\FD|RAM|ram_block~3309_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3310_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3310 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N4
cycloneive_lcell_comb \FD|RAM|ram_block~3311 (
// Equation(s):
// \FD|RAM|ram_block~3311_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout ) # ((\FD|RAM|ram_block~3308_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~3310_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~3308_combout ),
	.datad(\FD|RAM|ram_block~3310_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3311_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3311 .lut_mask = 16'hB9A8;
defparam \FD|RAM|ram_block~3311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1796feeder (
// Equation(s):
// \FD|RAM|ram_block~1796feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1796feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1796feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1796feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N25
dffeas \FD|RAM|ram_block~1796 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1796feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1796 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1796 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N11
dffeas \FD|RAM|ram_block~772 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~772 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~772 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1284feeder (
// Equation(s):
// \FD|RAM|ram_block~1284feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1284feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1284feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1284feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N29
dffeas \FD|RAM|ram_block~1284 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1284feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1284 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1284 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y33_N3
dffeas \FD|RAM|ram_block~260 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~260 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~260 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N2
cycloneive_lcell_comb \FD|RAM|ram_block~3305 (
// Equation(s):
// \FD|RAM|ram_block~3305_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1284_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~260_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1284_q ),
	.datac(\FD|RAM|ram_block~260_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3305_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3305 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3306 (
// Equation(s):
// \FD|RAM|ram_block~3306_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3305_combout  & (\FD|RAM|ram_block~1796_q )) # (!\FD|RAM|ram_block~3305_combout  & ((\FD|RAM|ram_block~772_q ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3305_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1796_q ),
	.datac(\FD|RAM|ram_block~772_q ),
	.datad(\FD|RAM|ram_block~3305_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3306_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3306 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~3306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3314 (
// Equation(s):
// \FD|RAM|ram_block~3314_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~3311_combout  & (\FD|RAM|ram_block~3313_combout )) # (!\FD|RAM|ram_block~3311_combout  & ((\FD|RAM|ram_block~3306_combout ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~3311_combout ))))

	.dataa(\FD|RAM|ram_block~3313_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~3311_combout ),
	.datad(\FD|RAM|ram_block~3306_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3314_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3314 .lut_mask = 16'hBCB0;
defparam \FD|RAM|ram_block~3314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N22
cycloneive_lcell_comb \FD|RAM|ram_block~1956feeder (
// Equation(s):
// \FD|RAM|ram_block~1956feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1956feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1956feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1956feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N23
dffeas \FD|RAM|ram_block~1956 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1956feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1956 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1956 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N8
cycloneive_lcell_comb \FD|RAM|ram_block~932feeder (
// Equation(s):
// \FD|RAM|ram_block~932feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~932feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~932feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~932feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N9
dffeas \FD|RAM|ram_block~932 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~932feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~932 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~932 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N23
dffeas \FD|RAM|ram_block~420 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~420 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~420 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3336 (
// Equation(s):
// \FD|RAM|ram_block~3336_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~932_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~420_q )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~932_q ),
	.datac(\FD|RAM|ram_block~420_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3336_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3336 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N21
dffeas \FD|RAM|ram_block~1444 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1444 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1444 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N20
cycloneive_lcell_comb \FD|RAM|ram_block~3337 (
// Equation(s):
// \FD|RAM|ram_block~3337_combout  = (\FD|RAM|ram_block~3336_combout  & ((\FD|RAM|ram_block~1956_q ) # ((!\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|RAM|ram_block~3336_combout  & (((\FD|RAM|ram_block~1444_q  & \FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~1956_q ),
	.datab(\FD|RAM|ram_block~3336_combout ),
	.datac(\FD|RAM|ram_block~1444_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3337_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3337 .lut_mask = 16'hB8CC;
defparam \FD|RAM|ram_block~3337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N30
cycloneive_lcell_comb \FD|RAM|ram_block~1188feeder (
// Equation(s):
// \FD|RAM|ram_block~1188feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1188feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1188feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1188feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N31
dffeas \FD|RAM|ram_block~1188 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1188feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1188 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1188 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N5
dffeas \FD|RAM|ram_block~1700 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1700 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1700 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N12
cycloneive_lcell_comb \FD|RAM|ram_block~676feeder (
// Equation(s):
// \FD|RAM|ram_block~676feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~676feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~676feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~676feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N13
dffeas \FD|RAM|ram_block~676 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~676feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~676 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~676 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N23
dffeas \FD|RAM|ram_block~164 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~164 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~164 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3340 (
// Equation(s):
// \FD|RAM|ram_block~3340_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~676_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~164_q )))))

	.dataa(\FD|RAM|ram_block~676_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~164_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3340_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3340 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N4
cycloneive_lcell_comb \FD|RAM|ram_block~3341 (
// Equation(s):
// \FD|RAM|ram_block~3341_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3340_combout  & ((\FD|RAM|ram_block~1700_q ))) # (!\FD|RAM|ram_block~3340_combout  & (\FD|RAM|ram_block~1188_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~3340_combout ))))

	.dataa(\FD|RAM|ram_block~1188_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~1700_q ),
	.datad(\FD|RAM|ram_block~3340_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3341_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3341 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneive_lcell_comb \FD|RAM|ram_block~804feeder (
// Equation(s):
// \FD|RAM|ram_block~804feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~804feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~804feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~804feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N27
dffeas \FD|RAM|ram_block~804 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~804feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~804 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~804 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N9
dffeas \FD|RAM|ram_block~292 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~292 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~292 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N2
cycloneive_lcell_comb \FD|RAM|ram_block~1316feeder (
// Equation(s):
// \FD|RAM|ram_block~1316feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1316feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1316feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1316feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N3
dffeas \FD|RAM|ram_block~1316 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1316feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1316 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1316 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneive_lcell_comb \FD|RAM|ram_block~3338 (
// Equation(s):
// \FD|RAM|ram_block~3338_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (\FD|ULA|MUX|Mux26~1_combout )) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1316_q ))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (\FD|RAM|ram_block~292_q ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~292_q ),
	.datad(\FD|RAM|ram_block~1316_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3338_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3338 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~3338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N11
dffeas \FD|RAM|ram_block~1828 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1828 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1828 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3339 (
// Equation(s):
// \FD|RAM|ram_block~3339_combout  = (\FD|RAM|ram_block~3338_combout  & (((\FD|RAM|ram_block~1828_q ) # (!\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|RAM|ram_block~3338_combout  & (\FD|RAM|ram_block~804_q  & ((\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|RAM|ram_block~804_q ),
	.datab(\FD|RAM|ram_block~3338_combout ),
	.datac(\FD|RAM|ram_block~1828_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3339_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3339 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~3339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3342 (
// Equation(s):
// \FD|RAM|ram_block~3342_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~3339_combout ))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (\FD|RAM|ram_block~3341_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~3341_combout ),
	.datac(\FD|ULA|MUX|Mux29~1_combout ),
	.datad(\FD|RAM|ram_block~3339_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3342_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3342 .lut_mask = 16'hF4A4;
defparam \FD|RAM|ram_block~3342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1572feeder (
// Equation(s):
// \FD|RAM|ram_block~1572feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1572feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1572feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1572feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N29
dffeas \FD|RAM|ram_block~1572 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1572feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1572 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1572 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N3
dffeas \FD|RAM|ram_block~548 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~548 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~548 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N2
cycloneive_lcell_comb \FD|RAM|ram_block~3343 (
// Equation(s):
// \FD|RAM|ram_block~3343_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1572_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~548_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1572_q ),
	.datac(\FD|RAM|ram_block~548_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3343_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3343 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N21
dffeas \FD|RAM|ram_block~1060 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1060_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1060 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1060 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2084feeder (
// Equation(s):
// \FD|RAM|ram_block~2084feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2084feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2084feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2084feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N15
dffeas \FD|RAM|ram_block~2084 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2084feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2084_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2084 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2084 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N20
cycloneive_lcell_comb \FD|RAM|ram_block~3344 (
// Equation(s):
// \FD|RAM|ram_block~3344_combout  = (\FD|RAM|ram_block~3343_combout  & (((\FD|RAM|ram_block~2084_q )) # (!\FD|ULA|MUX|Mux27~1_combout ))) # (!\FD|RAM|ram_block~3343_combout  & (\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~1060_q )))

	.dataa(\FD|RAM|ram_block~3343_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~1060_q ),
	.datad(\FD|RAM|ram_block~2084_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3344_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3344 .lut_mask = 16'hEA62;
defparam \FD|RAM|ram_block~3344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N28
cycloneive_lcell_comb \FD|RAM|ram_block~3345 (
// Equation(s):
// \FD|RAM|ram_block~3345_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~3342_combout  & ((\FD|RAM|ram_block~3344_combout ))) # (!\FD|RAM|ram_block~3342_combout  & (\FD|RAM|ram_block~3337_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~3342_combout ))))

	.dataa(\FD|RAM|ram_block~3337_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~3342_combout ),
	.datad(\FD|RAM|ram_block~3344_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3345_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3345 .lut_mask = 16'hF838;
defparam \FD|RAM|ram_block~3345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N4
cycloneive_lcell_comb \FD|RAM|ram_block~964feeder (
// Equation(s):
// \FD|RAM|ram_block~964feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~964feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~964feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~964feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N5
dffeas \FD|RAM|ram_block~964 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~964feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~964 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~964 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N27
dffeas \FD|RAM|ram_block~1988 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1988 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1988 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1476feeder (
// Equation(s):
// \FD|RAM|ram_block~1476feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1476feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1476feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1476feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N25
dffeas \FD|RAM|ram_block~1476 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1476feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1476 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1476 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N31
dffeas \FD|RAM|ram_block~452 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~452 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~452 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3332 (
// Equation(s):
// \FD|RAM|ram_block~3332_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1476_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~452_q )))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1476_q ),
	.datac(\FD|RAM|ram_block~452_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3332_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3332 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3333 (
// Equation(s):
// \FD|RAM|ram_block~3333_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3332_combout  & ((\FD|RAM|ram_block~1988_q ))) # (!\FD|RAM|ram_block~3332_combout  & (\FD|RAM|ram_block~964_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3332_combout ))))

	.dataa(\FD|RAM|ram_block~964_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~1988_q ),
	.datad(\FD|RAM|ram_block~3332_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3333_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3333 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N28
cycloneive_lcell_comb \FD|RAM|ram_block~708feeder (
// Equation(s):
// \FD|RAM|ram_block~708feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~708feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~708feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~708feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N29
dffeas \FD|RAM|ram_block~708 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~708feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~708 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~708 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N3
dffeas \FD|RAM|ram_block~1732 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1732 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1732 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N6
cycloneive_lcell_comb \FD|RAM|ram_block~1220feeder (
// Equation(s):
// \FD|RAM|ram_block~1220feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1220feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1220feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1220feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N7
dffeas \FD|RAM|ram_block~1220 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1220feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1220 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1220 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N29
dffeas \FD|RAM|ram_block~196 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~196 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~196 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N28
cycloneive_lcell_comb \FD|RAM|ram_block~3325 (
// Equation(s):
// \FD|RAM|ram_block~3325_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1220_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~196_q )))))

	.dataa(\FD|RAM|ram_block~1220_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~196_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3325_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3325 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N2
cycloneive_lcell_comb \FD|RAM|ram_block~3326 (
// Equation(s):
// \FD|RAM|ram_block~3326_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3325_combout  & ((\FD|RAM|ram_block~1732_q ))) # (!\FD|RAM|ram_block~3325_combout  & (\FD|RAM|ram_block~708_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3325_combout ))))

	.dataa(\FD|RAM|ram_block~708_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~1732_q ),
	.datad(\FD|RAM|ram_block~3325_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3326_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3326 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N16
cycloneive_lcell_comb \FD|RAM|ram_block~580feeder (
// Equation(s):
// \FD|RAM|ram_block~580feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~580feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~580feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~580feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N17
dffeas \FD|RAM|ram_block~580 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~580feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~580 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~580 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N9
dffeas \FD|RAM|ram_block~68 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~68 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N8
cycloneive_lcell_comb \FD|RAM|ram_block~3329 (
// Equation(s):
// \FD|RAM|ram_block~3329_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~580_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~68_q )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~580_q ),
	.datac(\FD|RAM|ram_block~68_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3329_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3329 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N31
dffeas \FD|RAM|ram_block~1604 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1604 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1604 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1092feeder (
// Equation(s):
// \FD|RAM|ram_block~1092feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1092feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1092feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1092feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N13
dffeas \FD|RAM|ram_block~1092 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1092feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1092_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1092 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1092 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3330 (
// Equation(s):
// \FD|RAM|ram_block~3330_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3329_combout  & (\FD|RAM|ram_block~1604_q )) # (!\FD|RAM|ram_block~3329_combout  & ((\FD|RAM|ram_block~1092_q ))))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (\FD|RAM|ram_block~3329_combout ))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~3329_combout ),
	.datac(\FD|RAM|ram_block~1604_q ),
	.datad(\FD|RAM|ram_block~1092_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3330_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3330 .lut_mask = 16'hE6C4;
defparam \FD|RAM|ram_block~3330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1348feeder (
// Equation(s):
// \FD|RAM|ram_block~1348feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1348feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1348feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1348feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N13
dffeas \FD|RAM|ram_block~1348 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1348feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1348 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1348 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N25
dffeas \FD|RAM|ram_block~1860 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1860 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1860 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N24
cycloneive_lcell_comb \FD|RAM|ram_block~836feeder (
// Equation(s):
// \FD|RAM|ram_block~836feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~836feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~836feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~836feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N25
dffeas \FD|RAM|ram_block~836 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~836feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~836 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~836 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N15
dffeas \FD|RAM|ram_block~324 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~324 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~324 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3327 (
// Equation(s):
// \FD|RAM|ram_block~3327_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~836_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~324_q )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~836_q ),
	.datac(\FD|RAM|ram_block~324_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3327_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3327 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N24
cycloneive_lcell_comb \FD|RAM|ram_block~3328 (
// Equation(s):
// \FD|RAM|ram_block~3328_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3327_combout  & ((\FD|RAM|ram_block~1860_q ))) # (!\FD|RAM|ram_block~3327_combout  & (\FD|RAM|ram_block~1348_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~3327_combout ))))

	.dataa(\FD|RAM|ram_block~1348_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~1860_q ),
	.datad(\FD|RAM|ram_block~3327_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3328_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3328 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N16
cycloneive_lcell_comb \FD|RAM|ram_block~3331 (
// Equation(s):
// \FD|RAM|ram_block~3331_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (((\FD|ULA|MUX|Mux29~1_combout ) # (\FD|RAM|ram_block~3328_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~3330_combout  & (!\FD|ULA|MUX|Mux29~1_combout )))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~3330_combout ),
	.datac(\FD|ULA|MUX|Mux29~1_combout ),
	.datad(\FD|RAM|ram_block~3328_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3331_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3331 .lut_mask = 16'hAEA4;
defparam \FD|RAM|ram_block~3331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3334 (
// Equation(s):
// \FD|RAM|ram_block~3334_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~3331_combout  & (\FD|RAM|ram_block~3333_combout )) # (!\FD|RAM|ram_block~3331_combout  & ((\FD|RAM|ram_block~3326_combout ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~3331_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~3333_combout ),
	.datac(\FD|RAM|ram_block~3326_combout ),
	.datad(\FD|RAM|ram_block~3331_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3334_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3334 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~3334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N24
cycloneive_lcell_comb \FD|RAM|ram_block~996feeder (
// Equation(s):
// \FD|RAM|ram_block~996feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~996feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~996feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~996feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N25
dffeas \FD|RAM|ram_block~996 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~996feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~996 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~996 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N27
dffeas \FD|RAM|ram_block~2020 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2020 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2020 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1508feeder (
// Equation(s):
// \FD|RAM|ram_block~1508feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1508feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1508feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1508feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N17
dffeas \FD|RAM|ram_block~1508 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1508feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1508 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1508 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N27
dffeas \FD|RAM|ram_block~484 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~484 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~484 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3322 (
// Equation(s):
// \FD|RAM|ram_block~3322_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1508_q ) # ((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (((\FD|RAM|ram_block~484_q  & !\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1508_q ),
	.datac(\FD|RAM|ram_block~484_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3322_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3322 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3323 (
// Equation(s):
// \FD|RAM|ram_block~3323_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3322_combout  & ((\FD|RAM|ram_block~2020_q ))) # (!\FD|RAM|ram_block~3322_combout  & (\FD|RAM|ram_block~996_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3322_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~996_q ),
	.datac(\FD|RAM|ram_block~2020_q ),
	.datad(\FD|RAM|ram_block~3322_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3323_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3323 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N2
cycloneive_lcell_comb \FD|RAM|ram_block~1380feeder (
// Equation(s):
// \FD|RAM|ram_block~1380feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1380feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1380feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1380feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N3
dffeas \FD|RAM|ram_block~1380 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1380feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1380 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1380 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N5
dffeas \FD|RAM|ram_block~1892 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1892 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1892 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N8
cycloneive_lcell_comb \FD|RAM|ram_block~868feeder (
// Equation(s):
// \FD|RAM|ram_block~868feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~868feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~868feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~868feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N9
dffeas \FD|RAM|ram_block~868 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~868feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~868 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~868 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N27
dffeas \FD|RAM|ram_block~356 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~356 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~356 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3315 (
// Equation(s):
// \FD|RAM|ram_block~3315_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~868_q ) # ((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (((\FD|RAM|ram_block~356_q  & !\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~868_q ),
	.datac(\FD|RAM|ram_block~356_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3315_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3315 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N4
cycloneive_lcell_comb \FD|RAM|ram_block~3316 (
// Equation(s):
// \FD|RAM|ram_block~3316_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3315_combout  & ((\FD|RAM|ram_block~1892_q ))) # (!\FD|RAM|ram_block~3315_combout  & (\FD|RAM|ram_block~1380_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~3315_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1380_q ),
	.datac(\FD|RAM|ram_block~1892_q ),
	.datad(\FD|RAM|ram_block~3315_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3316_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3316 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N22
cycloneive_lcell_comb \FD|RAM|ram_block~740feeder (
// Equation(s):
// \FD|RAM|ram_block~740feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~740feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~740feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~740feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N23
dffeas \FD|RAM|ram_block~740 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~740feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~740 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~740 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1252feeder (
// Equation(s):
// \FD|RAM|ram_block~1252feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1252feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1252feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1252feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N9
dffeas \FD|RAM|ram_block~1252 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1252feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1252 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1252 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N27
dffeas \FD|RAM|ram_block~228 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~228 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~228 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3317 (
// Equation(s):
// \FD|RAM|ram_block~3317_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1252_q ) # ((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (((\FD|RAM|ram_block~228_q  & !\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1252_q ),
	.datac(\FD|RAM|ram_block~228_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3317_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3317 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N13
dffeas \FD|RAM|ram_block~1764 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1764 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1764 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3318 (
// Equation(s):
// \FD|RAM|ram_block~3318_combout  = (\FD|RAM|ram_block~3317_combout  & (((\FD|RAM|ram_block~1764_q ) # (!\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|RAM|ram_block~3317_combout  & (\FD|RAM|ram_block~740_q  & ((\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|RAM|ram_block~740_q ),
	.datab(\FD|RAM|ram_block~3317_combout ),
	.datac(\FD|RAM|ram_block~1764_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3318_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3318 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~3318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1124feeder (
// Equation(s):
// \FD|RAM|ram_block~1124feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1124feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1124feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1124feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N21
dffeas \FD|RAM|ram_block~1124 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1124feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1124 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1124 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N13
dffeas \FD|RAM|ram_block~1636 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1636 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1636 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N6
cycloneive_lcell_comb \FD|RAM|ram_block~612feeder (
// Equation(s):
// \FD|RAM|ram_block~612feeder_combout  = \FD|BANCO_REG|saidaB[29]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~612feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~612feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~612feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N7
dffeas \FD|RAM|ram_block~612 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~612feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~612 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~612 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N7
dffeas \FD|RAM|ram_block~100 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[29]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~100 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3319 (
// Equation(s):
// \FD|RAM|ram_block~3319_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~612_q ) # ((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (((\FD|RAM|ram_block~100_q  & !\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~612_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~100_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3319_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3319 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~3319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3320 (
// Equation(s):
// \FD|RAM|ram_block~3320_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3319_combout  & ((\FD|RAM|ram_block~1636_q ))) # (!\FD|RAM|ram_block~3319_combout  & (\FD|RAM|ram_block~1124_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~3319_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1124_q ),
	.datac(\FD|RAM|ram_block~1636_q ),
	.datad(\FD|RAM|ram_block~3319_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3320_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3320 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N20
cycloneive_lcell_comb \FD|RAM|ram_block~3321 (
// Equation(s):
// \FD|RAM|ram_block~3321_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (\FD|ULA|MUX|Mux29~1_combout )) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~3318_combout )) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// ((\FD|RAM|ram_block~3320_combout )))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~3318_combout ),
	.datad(\FD|RAM|ram_block~3320_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3321_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3321 .lut_mask = 16'hD9C8;
defparam \FD|RAM|ram_block~3321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3324 (
// Equation(s):
// \FD|RAM|ram_block~3324_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~3321_combout  & (\FD|RAM|ram_block~3323_combout )) # (!\FD|RAM|ram_block~3321_combout  & ((\FD|RAM|ram_block~3316_combout ))))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~3321_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~3323_combout ),
	.datac(\FD|RAM|ram_block~3316_combout ),
	.datad(\FD|RAM|ram_block~3321_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3324_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3324 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~3324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3335 (
// Equation(s):
// \FD|RAM|ram_block~3335_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3324_combout ))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (\FD|RAM|ram_block~3334_combout ))))

	.dataa(\FD|RAM|ram_block~3334_combout ),
	.datab(\FD|RAM|ram_block~3324_combout ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3335_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3335 .lut_mask = 16'hFC0A;
defparam \FD|RAM|ram_block~3335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3346 (
// Equation(s):
// \FD|RAM|ram_block~3346_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3335_combout  & ((\FD|RAM|ram_block~3345_combout ))) # (!\FD|RAM|ram_block~3335_combout  & (\FD|RAM|ram_block~3314_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~3335_combout ))))

	.dataa(\FD|RAM|ram_block~3314_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~3345_combout ),
	.datad(\FD|RAM|ram_block~3335_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3346_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3346 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N4
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[29]~6 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[29]~6_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (((\FD|comb~0_combout  & \FD|RAM|ram_block~3346_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (\FD|ULA|MUX|Mux2~1_combout ))

	.dataa(\FD|ULA|MUX|Mux2~1_combout ),
	.datab(\UCFD|HAB_LE_MEM~0_combout ),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~3346_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[29]~6_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[29]~6 .lut_mask = 16'hE222;
defparam \FD|MUX_ULA_MEM|q[29]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N17
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[13] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[30]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N16
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[30]~17 (
// Equation(s):
// \FD|MUX_RT_IMM|q[30]~17_combout  = (\FD|MUX_RT_IMM|q[30]~15_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [13]))) # (!\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a2 
// ))))

	.dataa(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a2 ),
	.datab(\FD|MUX_RT_IMM|q[30]~15_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [13]),
	.datad(\FD|BANCO_REG|Mux63~4_combout ),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[30]~17_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[30]~17 .lut_mask = 16'hC088;
defparam \FD|MUX_RT_IMM|q[30]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N28
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[29]~29 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[29]~29_combout  = (\FD|BANCO_REG|saidaA[29]~4_combout  & ((\FD|ULA|SOMA|CarryOut[28]~28_combout ) # (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[29]~18_combout )))) # (!\FD|BANCO_REG|saidaA[29]~4_combout  & 
// (\FD|ULA|SOMA|CarryOut[28]~28_combout  & (\FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[29]~18_combout ))))

	.dataa(\FD|UC_ULA|q[2]~1_combout ),
	.datab(\FD|BANCO_REG|saidaA[29]~4_combout ),
	.datac(\FD|MUX_RT_IMM|q[29]~18_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[28]~28_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[29]~29 .lut_mask = 16'hDE48;
defparam \FD|ULA|SOMA|CarryOut[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N0
cycloneive_lcell_comb \FD|ULA|MUX|Mux1~0 (
// Equation(s):
// \FD|ULA|MUX|Mux1~0_combout  = \FD|MUX_RT_IMM|q[30]~17_combout  $ (\FD|UC_ULA|q[2]~1_combout  $ (((\FD|UC_ULA|q[1]~0_combout  & \FD|ULA|SOMA|CarryOut[29]~29_combout ))))

	.dataa(\FD|UC_ULA|q[1]~0_combout ),
	.datab(\FD|MUX_RT_IMM|q[30]~17_combout ),
	.datac(\FD|UC_ULA|q[2]~1_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[29]~29_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux1~0 .lut_mask = 16'h963C;
defparam \FD|ULA|MUX|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N30
cycloneive_lcell_comb \FD|ULA|MUX|Mux1~1 (
// Equation(s):
// \FD|ULA|MUX|Mux1~1_combout  = (\FD|BANCO_REG|saidaA[30]~3_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|UC_ULA|q[0]~2_combout ) # (\FD|ULA|MUX|Mux1~0_combout ))))) # (!\FD|BANCO_REG|saidaA[30]~3_combout  & (\FD|ULA|MUX|Mux1~0_combout  & 
// (\FD|UC_ULA|q[0]~2_combout  $ (\FD|UC_ULA|q[1]~0_combout ))))

	.dataa(\FD|BANCO_REG|saidaA[30]~3_combout ),
	.datab(\FD|UC_ULA|q[0]~2_combout ),
	.datac(\FD|UC_ULA|q[1]~0_combout ),
	.datad(\FD|ULA|MUX|Mux1~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux1~1 .lut_mask = 16'h1E28;
defparam \FD|ULA|MUX|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N16
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[30]~34 (
// Equation(s):
// \FD|BANCO_REG|saidaB[30]~34_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [13]))) # (!\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a2 
// ))))

	.dataa(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a2 ),
	.datab(\FD|BANCO_REG|Mux63~4_combout ),
	.datac(\FD|BANCO_REG|Equal1~0_combout ),
	.datad(\FD|BANCO_REG|registrador_rtl_1_bypass [13]),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[30]~34 .lut_mask = 16'hE020;
defparam \FD|BANCO_REG|saidaB[30]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N10
cycloneive_lcell_comb \FD|RAM|ram_block~1285feeder (
// Equation(s):
// \FD|RAM|ram_block~1285feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1285feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1285feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1285feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N11
dffeas \FD|RAM|ram_block~1285 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1285feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1285 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1285 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N15
dffeas \FD|RAM|ram_block~261 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~261 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~261 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N0
cycloneive_lcell_comb \FD|RAM|ram_block~773feeder (
// Equation(s):
// \FD|RAM|ram_block~773feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~773feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~773feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~773feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N1
dffeas \FD|RAM|ram_block~773 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~773feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~773 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~773 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3357 (
// Equation(s):
// \FD|RAM|ram_block~3357_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout )) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~773_q ))) # (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~261_q 
// ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~261_q ),
	.datad(\FD|RAM|ram_block~773_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3357_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3357 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~3357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N3
dffeas \FD|RAM|ram_block~1797 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1797 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1797 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
cycloneive_lcell_comb \FD|RAM|ram_block~3358 (
// Equation(s):
// \FD|RAM|ram_block~3358_combout  = (\FD|RAM|ram_block~3357_combout  & (((\FD|RAM|ram_block~1797_q ) # (!\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|RAM|ram_block~3357_combout  & (\FD|RAM|ram_block~1285_q  & ((\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~1285_q ),
	.datab(\FD|RAM|ram_block~3357_combout ),
	.datac(\FD|RAM|ram_block~1797_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3358_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3358 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~3358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1253feeder (
// Equation(s):
// \FD|RAM|ram_block~1253feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1253feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1253feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1253feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N17
dffeas \FD|RAM|ram_block~1253 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1253feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1253 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1253 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N7
dffeas \FD|RAM|ram_block~229 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~229 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~229 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3359 (
// Equation(s):
// \FD|RAM|ram_block~3359_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1253_q ) # ((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (((\FD|RAM|ram_block~229_q  & !\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1253_q ),
	.datac(\FD|RAM|ram_block~229_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3359_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3359 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N18
cycloneive_lcell_comb \FD|RAM|ram_block~741feeder (
// Equation(s):
// \FD|RAM|ram_block~741feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~741feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~741feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~741feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N19
dffeas \FD|RAM|ram_block~741 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~741feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~741 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~741 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N1
dffeas \FD|RAM|ram_block~1765 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1765 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1765 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3360 (
// Equation(s):
// \FD|RAM|ram_block~3360_combout  = (\FD|RAM|ram_block~3359_combout  & (((\FD|RAM|ram_block~1765_q ) # (!\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|RAM|ram_block~3359_combout  & (\FD|RAM|ram_block~741_q  & ((\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|RAM|ram_block~3359_combout ),
	.datab(\FD|RAM|ram_block~741_q ),
	.datac(\FD|RAM|ram_block~1765_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3360_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3360 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~3360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N2
cycloneive_lcell_comb \FD|RAM|ram_block~1221feeder (
// Equation(s):
// \FD|RAM|ram_block~1221feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1221feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1221feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1221feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N3
dffeas \FD|RAM|ram_block~1221 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1221feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1221 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1221 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N12
cycloneive_lcell_comb \FD|RAM|ram_block~709feeder (
// Equation(s):
// \FD|RAM|ram_block~709feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~709feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~709feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~709feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N13
dffeas \FD|RAM|ram_block~709 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~709feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~709 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~709 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N9
dffeas \FD|RAM|ram_block~197 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~197 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~197 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N8
cycloneive_lcell_comb \FD|RAM|ram_block~3361 (
// Equation(s):
// \FD|RAM|ram_block~3361_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~709_q ) # ((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (((\FD|RAM|ram_block~197_q  & !\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~709_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~197_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3361_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3361 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~3361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N7
dffeas \FD|RAM|ram_block~1733 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1733 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1733 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3362 (
// Equation(s):
// \FD|RAM|ram_block~3362_combout  = (\FD|RAM|ram_block~3361_combout  & (((\FD|RAM|ram_block~1733_q ) # (!\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|RAM|ram_block~3361_combout  & (\FD|RAM|ram_block~1221_q  & ((\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~1221_q ),
	.datab(\FD|RAM|ram_block~3361_combout ),
	.datac(\FD|RAM|ram_block~1733_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3362_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3362 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~3362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N4
cycloneive_lcell_comb \FD|RAM|ram_block~3363 (
// Equation(s):
// \FD|RAM|ram_block~3363_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~3360_combout )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~3362_combout )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~3360_combout ),
	.datac(\FD|RAM|ram_block~3362_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3363_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3363 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
cycloneive_lcell_comb \FD|RAM|ram_block~805feeder (
// Equation(s):
// \FD|RAM|ram_block~805feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~805feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~805feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~805feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N19
dffeas \FD|RAM|ram_block~805 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~805feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~805 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~805 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N17
dffeas \FD|RAM|ram_block~1829 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1829 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1829 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N19
dffeas \FD|RAM|ram_block~293 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~293 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~293 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1317feeder (
// Equation(s):
// \FD|RAM|ram_block~1317feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1317feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1317feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1317feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N9
dffeas \FD|RAM|ram_block~1317 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1317feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1317 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1317 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3364 (
// Equation(s):
// \FD|RAM|ram_block~3364_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (\FD|ULA|MUX|Mux26~1_combout )) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1317_q ))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (\FD|RAM|ram_block~293_q ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~293_q ),
	.datad(\FD|RAM|ram_block~1317_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3364_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3364 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~3364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneive_lcell_comb \FD|RAM|ram_block~3365 (
// Equation(s):
// \FD|RAM|ram_block~3365_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3364_combout  & ((\FD|RAM|ram_block~1829_q ))) # (!\FD|RAM|ram_block~3364_combout  & (\FD|RAM|ram_block~805_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3364_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~805_q ),
	.datac(\FD|RAM|ram_block~1829_q ),
	.datad(\FD|RAM|ram_block~3364_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3365_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3365 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3366 (
// Equation(s):
// \FD|RAM|ram_block~3366_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3363_combout  & ((\FD|RAM|ram_block~3365_combout ))) # (!\FD|RAM|ram_block~3363_combout  & (\FD|RAM|ram_block~3358_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~3363_combout ))))

	.dataa(\FD|RAM|ram_block~3358_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~3363_combout ),
	.datad(\FD|RAM|ram_block~3365_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3366_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3366 .lut_mask = 16'hF838;
defparam \FD|RAM|ram_block~3366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N18
cycloneive_lcell_comb \FD|RAM|ram_block~613feeder (
// Equation(s):
// \FD|RAM|ram_block~613feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~613feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~613feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~613feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N19
dffeas \FD|RAM|ram_block~613 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~613feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~613 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~613 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N21
dffeas \FD|RAM|ram_block~1637 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1637 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1637 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1125feeder (
// Equation(s):
// \FD|RAM|ram_block~1125feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1125feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1125feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1125feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N5
dffeas \FD|RAM|ram_block~1125 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1125feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1125 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1125 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N5
dffeas \FD|RAM|ram_block~101 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~101 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N4
cycloneive_lcell_comb \FD|RAM|ram_block~3367 (
// Equation(s):
// \FD|RAM|ram_block~3367_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & (\FD|RAM|ram_block~1125_q )) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// ((\FD|RAM|ram_block~101_q )))))

	.dataa(\FD|RAM|ram_block~1125_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~101_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3367_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3367 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N20
cycloneive_lcell_comb \FD|RAM|ram_block~3368 (
// Equation(s):
// \FD|RAM|ram_block~3368_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3367_combout  & ((\FD|RAM|ram_block~1637_q ))) # (!\FD|RAM|ram_block~3367_combout  & (\FD|RAM|ram_block~613_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3367_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~613_q ),
	.datac(\FD|RAM|ram_block~1637_q ),
	.datad(\FD|RAM|ram_block~3367_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3368_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3368 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N10
cycloneive_lcell_comb \FD|RAM|ram_block~1157feeder (
// Equation(s):
// \FD|RAM|ram_block~1157feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1157feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1157feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1157feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N11
dffeas \FD|RAM|ram_block~1157 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1157feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1157 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1157 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1669feeder (
// Equation(s):
// \FD|RAM|ram_block~1669feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1669feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1669feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1669feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N1
dffeas \FD|RAM|ram_block~1669 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1669feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1669 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1669 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N6
cycloneive_lcell_comb \FD|RAM|ram_block~645feeder (
// Equation(s):
// \FD|RAM|ram_block~645feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~645feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~645feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~645feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N7
dffeas \FD|RAM|ram_block~645 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~645feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~645 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~645 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y32_N31
dffeas \FD|RAM|ram_block~133 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~133 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~133 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3369 (
// Equation(s):
// \FD|RAM|ram_block~3369_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~645_q ) # ((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (((\FD|RAM|ram_block~133_q  & !\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~645_q ),
	.datac(\FD|RAM|ram_block~133_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3369_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3369 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3370 (
// Equation(s):
// \FD|RAM|ram_block~3370_combout  = (\FD|RAM|ram_block~3369_combout  & (((\FD|RAM|ram_block~1669_q ) # (!\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|RAM|ram_block~3369_combout  & (\FD|RAM|ram_block~1157_q  & ((\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~1157_q ),
	.datab(\FD|RAM|ram_block~1669_q ),
	.datac(\FD|RAM|ram_block~3369_combout ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3370_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3370 .lut_mask = 16'hCAF0;
defparam \FD|RAM|ram_block~3370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1093feeder (
// Equation(s):
// \FD|RAM|ram_block~1093feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1093feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1093feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1093feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N21
dffeas \FD|RAM|ram_block~1093 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1093feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1093_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1093 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1093 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y26_N27
dffeas \FD|RAM|ram_block~1605 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1605 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1605 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N12
cycloneive_lcell_comb \FD|RAM|ram_block~581feeder (
// Equation(s):
// \FD|RAM|ram_block~581feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~581feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~581feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~581feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N13
dffeas \FD|RAM|ram_block~581 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~581feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~581 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~581 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N23
dffeas \FD|RAM|ram_block~69 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~69 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3371 (
// Equation(s):
// \FD|RAM|ram_block~3371_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~581_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~69_q )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~581_q ),
	.datac(\FD|RAM|ram_block~69_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3371_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3371 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3372 (
// Equation(s):
// \FD|RAM|ram_block~3372_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3371_combout  & ((\FD|RAM|ram_block~1605_q ))) # (!\FD|RAM|ram_block~3371_combout  & (\FD|RAM|ram_block~1093_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~3371_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1093_q ),
	.datac(\FD|RAM|ram_block~1605_q ),
	.datad(\FD|RAM|ram_block~3371_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3372_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3372 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N2
cycloneive_lcell_comb \FD|RAM|ram_block~3373 (
// Equation(s):
// \FD|RAM|ram_block~3373_combout  = (\FD|ULA|MUX|Mux31~1_combout  & (\FD|ULA|MUX|Mux30~1_combout )) # (!\FD|ULA|MUX|Mux31~1_combout  & ((\FD|ULA|MUX|Mux30~1_combout  & (\FD|RAM|ram_block~3370_combout )) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// ((\FD|RAM|ram_block~3372_combout )))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~3370_combout ),
	.datad(\FD|RAM|ram_block~3372_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3373_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3373 .lut_mask = 16'hD9C8;
defparam \FD|RAM|ram_block~3373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N24
cycloneive_lcell_comb \FD|RAM|ram_block~677feeder (
// Equation(s):
// \FD|RAM|ram_block~677feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~677feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~677feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~677feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N25
dffeas \FD|RAM|ram_block~677 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~677feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~677 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~677 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1189feeder (
// Equation(s):
// \FD|RAM|ram_block~1189feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1189feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1189feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1189feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N17
dffeas \FD|RAM|ram_block~1189 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1189feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1189 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1189 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N31
dffeas \FD|RAM|ram_block~165 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~165 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~165 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3374 (
// Equation(s):
// \FD|RAM|ram_block~3374_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1189_q ) # ((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (((\FD|RAM|ram_block~165_q  & !\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|RAM|ram_block~1189_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~165_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3374_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3374 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~3374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N27
dffeas \FD|RAM|ram_block~1701 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1701 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1701 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3375 (
// Equation(s):
// \FD|RAM|ram_block~3375_combout  = (\FD|RAM|ram_block~3374_combout  & (((\FD|RAM|ram_block~1701_q ) # (!\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|RAM|ram_block~3374_combout  & (\FD|RAM|ram_block~677_q  & ((\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|RAM|ram_block~677_q ),
	.datab(\FD|RAM|ram_block~3374_combout ),
	.datac(\FD|RAM|ram_block~1701_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3375_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3375 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~3375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
cycloneive_lcell_comb \FD|RAM|ram_block~3376 (
// Equation(s):
// \FD|RAM|ram_block~3376_combout  = (\FD|RAM|ram_block~3373_combout  & (((\FD|RAM|ram_block~3375_combout ) # (!\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|RAM|ram_block~3373_combout  & (\FD|RAM|ram_block~3368_combout  & ((\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~3368_combout ),
	.datab(\FD|RAM|ram_block~3373_combout ),
	.datac(\FD|RAM|ram_block~3375_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3376_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3376 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~3376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3377 (
// Equation(s):
// \FD|RAM|ram_block~3377_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout ) # ((\FD|RAM|ram_block~3366_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~3376_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~3366_combout ),
	.datad(\FD|RAM|ram_block~3376_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3377_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3377 .lut_mask = 16'hB9A8;
defparam \FD|RAM|ram_block~3377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2085feeder (
// Equation(s):
// \FD|RAM|ram_block~2085feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2085feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2085feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~2085feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N9
dffeas \FD|RAM|ram_block~2085 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2085feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2085_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2085 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2085 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N31
dffeas \FD|RAM|ram_block~1061 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1061_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1061 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1061 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1573feeder (
// Equation(s):
// \FD|RAM|ram_block~1573feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1573feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1573feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1573feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N5
dffeas \FD|RAM|ram_block~1573 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1573feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1573 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1573 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N11
dffeas \FD|RAM|ram_block~549 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~549 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~549 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3385 (
// Equation(s):
// \FD|RAM|ram_block~3385_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1573_q ) # ((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (((\FD|RAM|ram_block~549_q  & !\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1573_q ),
	.datac(\FD|RAM|ram_block~549_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3385_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3385 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3386 (
// Equation(s):
// \FD|RAM|ram_block~3386_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3385_combout  & (\FD|RAM|ram_block~2085_q )) # (!\FD|RAM|ram_block~3385_combout  & ((\FD|RAM|ram_block~1061_q ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3385_combout ))))

	.dataa(\FD|RAM|ram_block~2085_q ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~1061_q ),
	.datad(\FD|RAM|ram_block~3385_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3386_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3386 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~3386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1477feeder (
// Equation(s):
// \FD|RAM|ram_block~1477feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1477feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1477feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1477feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N13
dffeas \FD|RAM|ram_block~1477 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1477feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1477 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1477 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N19
dffeas \FD|RAM|ram_block~1989 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1989 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1989 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N28
cycloneive_lcell_comb \FD|RAM|ram_block~965feeder (
// Equation(s):
// \FD|RAM|ram_block~965feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~965feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~965feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~965feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N29
dffeas \FD|RAM|ram_block~965 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~965feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~965 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~965 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N7
dffeas \FD|RAM|ram_block~453 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~453 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~453 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3382 (
// Equation(s):
// \FD|RAM|ram_block~3382_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~965_q ) # ((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (((\FD|RAM|ram_block~453_q  & !\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~965_q ),
	.datac(\FD|RAM|ram_block~453_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3382_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3382 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3383 (
// Equation(s):
// \FD|RAM|ram_block~3383_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3382_combout  & ((\FD|RAM|ram_block~1989_q ))) # (!\FD|RAM|ram_block~3382_combout  & (\FD|RAM|ram_block~1477_q )))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~3382_combout ))))

	.dataa(\FD|RAM|ram_block~1477_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~1989_q ),
	.datad(\FD|RAM|ram_block~3382_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3383_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3383 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N4
cycloneive_lcell_comb \FD|RAM|ram_block~997feeder (
// Equation(s):
// \FD|RAM|ram_block~997feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~997feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~997feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~997feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N5
dffeas \FD|RAM|ram_block~997 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~997feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~997 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~997 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N23
dffeas \FD|RAM|ram_block~2021 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2021 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2021 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1509feeder (
// Equation(s):
// \FD|RAM|ram_block~1509feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1509feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1509feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1509feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N29
dffeas \FD|RAM|ram_block~1509 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1509feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1509 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1509 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N3
dffeas \FD|RAM|ram_block~485 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~485 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~485 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N2
cycloneive_lcell_comb \FD|RAM|ram_block~3380 (
// Equation(s):
// \FD|RAM|ram_block~3380_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1509_q ) # ((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (((\FD|RAM|ram_block~485_q  & !\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1509_q ),
	.datac(\FD|RAM|ram_block~485_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3380_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3380 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3381 (
// Equation(s):
// \FD|RAM|ram_block~3381_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3380_combout  & ((\FD|RAM|ram_block~2021_q ))) # (!\FD|RAM|ram_block~3380_combout  & (\FD|RAM|ram_block~997_q )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3380_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~997_q ),
	.datac(\FD|RAM|ram_block~2021_q ),
	.datad(\FD|RAM|ram_block~3380_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3381_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3381 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3384 (
// Equation(s):
// \FD|RAM|ram_block~3384_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3381_combout ))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (\FD|RAM|ram_block~3383_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~3383_combout ),
	.datac(\FD|RAM|ram_block~3381_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3384_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3384 .lut_mask = 16'hFA44;
defparam \FD|RAM|ram_block~3384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2053feeder (
// Equation(s):
// \FD|RAM|ram_block~2053feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2053feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2053feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2053feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N3
dffeas \FD|RAM|ram_block~2053 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2053feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2053_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2053 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2053 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N21
dffeas \FD|RAM|ram_block~1541 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1541 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1541 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N9
dffeas \FD|RAM|ram_block~517 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~517 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~517 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1029feeder (
// Equation(s):
// \FD|RAM|ram_block~1029feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1029feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1029feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1029feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N21
dffeas \FD|RAM|ram_block~1029 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1029feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1029_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1029 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1029 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N8
cycloneive_lcell_comb \FD|RAM|ram_block~3378 (
// Equation(s):
// \FD|RAM|ram_block~3378_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout )) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~1029_q ))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (\FD|RAM|ram_block~517_q ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~517_q ),
	.datad(\FD|RAM|ram_block~1029_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3378_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3378 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~3378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N20
cycloneive_lcell_comb \FD|RAM|ram_block~3379 (
// Equation(s):
// \FD|RAM|ram_block~3379_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~3378_combout  & (\FD|RAM|ram_block~2053_q )) # (!\FD|RAM|ram_block~3378_combout  & ((\FD|RAM|ram_block~1541_q ))))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~3378_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~2053_q ),
	.datac(\FD|RAM|ram_block~1541_q ),
	.datad(\FD|RAM|ram_block~3378_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3379_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3379 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~3379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3387 (
// Equation(s):
// \FD|RAM|ram_block~3387_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3384_combout  & (\FD|RAM|ram_block~3386_combout )) # (!\FD|RAM|ram_block~3384_combout  & ((\FD|RAM|ram_block~3379_combout ))))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~3384_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~3386_combout ),
	.datac(\FD|RAM|ram_block~3384_combout ),
	.datad(\FD|RAM|ram_block~3379_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3387_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3387 .lut_mask = 16'hDAD0;
defparam \FD|RAM|ram_block~3387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N22
cycloneive_lcell_comb \FD|RAM|ram_block~837feeder (
// Equation(s):
// \FD|RAM|ram_block~837feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~837feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~837feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~837feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N23
dffeas \FD|RAM|ram_block~837 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~837feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~837 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~837 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N1
dffeas \FD|RAM|ram_block~325 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~325 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~325 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3351 (
// Equation(s):
// \FD|RAM|ram_block~3351_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~837_q )) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// ((\FD|RAM|ram_block~325_q )))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~837_q ),
	.datac(\FD|RAM|ram_block~325_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3351_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3351 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N7
dffeas \FD|RAM|ram_block~1861 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1861 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1861 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N14
cycloneive_lcell_comb \FD|RAM|ram_block~1349feeder (
// Equation(s):
// \FD|RAM|ram_block~1349feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1349feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1349feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1349feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N15
dffeas \FD|RAM|ram_block~1349 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1349feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1349 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1349 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3352 (
// Equation(s):
// \FD|RAM|ram_block~3352_combout  = (\FD|RAM|ram_block~3351_combout  & (((\FD|RAM|ram_block~1861_q )) # (!\FD|ULA|MUX|Mux26~1_combout ))) # (!\FD|RAM|ram_block~3351_combout  & (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1349_q ))))

	.dataa(\FD|RAM|ram_block~3351_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~1861_q ),
	.datad(\FD|RAM|ram_block~1349_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3352_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3352 .lut_mask = 16'hE6A2;
defparam \FD|RAM|ram_block~3352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N23
dffeas \FD|RAM|ram_block~389 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~389 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~389 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N6
cycloneive_lcell_comb \FD|RAM|ram_block~901feeder (
// Equation(s):
// \FD|RAM|ram_block~901feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~901feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~901feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~901feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N7
dffeas \FD|RAM|ram_block~901 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~901feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~901 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~901 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3349 (
// Equation(s):
// \FD|RAM|ram_block~3349_combout  = (\FD|ULA|MUX|Mux26~1_combout  & (\FD|ULA|MUX|Mux27~1_combout )) # (!\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~901_q ))) # (!\FD|ULA|MUX|Mux27~1_combout  & (\FD|RAM|ram_block~389_q 
// ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~389_q ),
	.datad(\FD|RAM|ram_block~901_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3349_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3349 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~3349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1413feeder (
// Equation(s):
// \FD|RAM|ram_block~1413feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1413feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1413feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1413feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N9
dffeas \FD|RAM|ram_block~1413 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1413feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1413 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1413 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y33_N3
dffeas \FD|RAM|ram_block~1925 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1925 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1925 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N2
cycloneive_lcell_comb \FD|RAM|ram_block~3350 (
// Equation(s):
// \FD|RAM|ram_block~3350_combout  = (\FD|RAM|ram_block~3349_combout  & (((\FD|RAM|ram_block~1925_q ) # (!\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|RAM|ram_block~3349_combout  & (\FD|RAM|ram_block~1413_q  & ((\FD|ULA|MUX|Mux26~1_combout ))))

	.dataa(\FD|RAM|ram_block~3349_combout ),
	.datab(\FD|RAM|ram_block~1413_q ),
	.datac(\FD|RAM|ram_block~1925_q ),
	.datad(\FD|ULA|MUX|Mux26~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3350_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3350 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~3350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3353 (
// Equation(s):
// \FD|RAM|ram_block~3353_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~3350_combout ) # (\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (\FD|RAM|ram_block~3352_combout  & ((!\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~3352_combout ),
	.datab(\FD|RAM|ram_block~3350_combout ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3353_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3353 .lut_mask = 16'hF0CA;
defparam \FD|RAM|ram_block~3353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1957feeder (
// Equation(s):
// \FD|RAM|ram_block~1957feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1957feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1957feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1957feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N19
dffeas \FD|RAM|ram_block~1957 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1957feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1957 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1957 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N5
dffeas \FD|RAM|ram_block~933 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~933 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~933 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1445feeder (
// Equation(s):
// \FD|RAM|ram_block~1445feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1445feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1445feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1445feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N13
dffeas \FD|RAM|ram_block~1445 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1445feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1445 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1445 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N19
dffeas \FD|RAM|ram_block~421 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~421 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~421 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3354 (
// Equation(s):
// \FD|RAM|ram_block~3354_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1445_q ) # ((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (((\FD|RAM|ram_block~421_q  & !\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|RAM|ram_block~1445_q ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~421_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3354_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3354 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~3354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N4
cycloneive_lcell_comb \FD|RAM|ram_block~3355 (
// Equation(s):
// \FD|RAM|ram_block~3355_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3354_combout  & (\FD|RAM|ram_block~1957_q )) # (!\FD|RAM|ram_block~3354_combout  & ((\FD|RAM|ram_block~933_q ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3354_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1957_q ),
	.datac(\FD|RAM|ram_block~933_q ),
	.datad(\FD|RAM|ram_block~3354_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3355_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3355 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~3355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1893feeder (
// Equation(s):
// \FD|RAM|ram_block~1893feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1893feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1893feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1893feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N29
dffeas \FD|RAM|ram_block~1893 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1893feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1893 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1893 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N1
dffeas \FD|RAM|ram_block~869 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~869 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~869 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N10
cycloneive_lcell_comb \FD|RAM|ram_block~1381feeder (
// Equation(s):
// \FD|RAM|ram_block~1381feeder_combout  = \FD|BANCO_REG|saidaB[30]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1381feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1381feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1381feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N11
dffeas \FD|RAM|ram_block~1381 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1381feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1381 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1381 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N19
dffeas \FD|RAM|ram_block~357 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~357 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~357 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3347 (
// Equation(s):
// \FD|RAM|ram_block~3347_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~1381_q ) # ((\FD|ULA|MUX|Mux27~1_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (((\FD|RAM|ram_block~357_q  & !\FD|ULA|MUX|Mux27~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|RAM|ram_block~1381_q ),
	.datac(\FD|RAM|ram_block~357_q ),
	.datad(\FD|ULA|MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3347_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3347 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3348 (
// Equation(s):
// \FD|RAM|ram_block~3348_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3347_combout  & (\FD|RAM|ram_block~1893_q )) # (!\FD|RAM|ram_block~3347_combout  & ((\FD|RAM|ram_block~869_q ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3347_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~1893_q ),
	.datac(\FD|RAM|ram_block~869_q ),
	.datad(\FD|RAM|ram_block~3347_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3348_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3348 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~3348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N20
cycloneive_lcell_comb \FD|RAM|ram_block~3356 (
// Equation(s):
// \FD|RAM|ram_block~3356_combout  = (\FD|RAM|ram_block~3353_combout  & ((\FD|RAM|ram_block~3355_combout ) # ((!\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|RAM|ram_block~3353_combout  & (((\FD|RAM|ram_block~3348_combout  & \FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~3353_combout ),
	.datab(\FD|RAM|ram_block~3355_combout ),
	.datac(\FD|RAM|ram_block~3348_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3356_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3356 .lut_mask = 16'hD8AA;
defparam \FD|RAM|ram_block~3356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N28
cycloneive_lcell_comb \FD|RAM|ram_block~3388 (
// Equation(s):
// \FD|RAM|ram_block~3388_combout  = (\FD|RAM|ram_block~3377_combout  & (((\FD|RAM|ram_block~3387_combout )) # (!\FD|ULA|MUX|Mux28~1_combout ))) # (!\FD|RAM|ram_block~3377_combout  & (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~3356_combout ))))

	.dataa(\FD|RAM|ram_block~3377_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~3387_combout ),
	.datad(\FD|RAM|ram_block~3356_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3388_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3388 .lut_mask = 16'hE6A2;
defparam \FD|RAM|ram_block~3388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N14
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[30]~5 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[30]~5_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (((\FD|comb~0_combout  & \FD|RAM|ram_block~3388_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (\FD|ULA|MUX|Mux1~1_combout ))

	.dataa(\FD|ULA|MUX|Mux1~1_combout ),
	.datab(\UCFD|HAB_LE_MEM~0_combout ),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~3388_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[30]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[30]~5 .lut_mask = 16'hE222;
defparam \FD|MUX_ULA_MEM|q[30]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N7
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[13] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[30]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[30]~3 (
// Equation(s):
// \FD|BANCO_REG|saidaA[30]~3_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0_bypass [13]))) # (!\FD|BANCO_REG|Mux31~1_combout  & (\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a2 
// ))))

	.dataa(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\FD|BANCO_REG|Equal0~0_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [13]),
	.datad(\FD|BANCO_REG|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[30]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[30]~3 .lut_mask = 16'hC088;
defparam \FD|BANCO_REG|saidaA[30]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N2
cycloneive_lcell_comb \FD|ULA|SOMA|CarryOut[30]~30 (
// Equation(s):
// \FD|ULA|SOMA|CarryOut[30]~30_combout  = (\FD|BANCO_REG|saidaA[30]~3_combout  & ((\FD|ULA|SOMA|CarryOut[29]~29_combout ) # (\FD|MUX_RT_IMM|q[30]~17_combout  $ (\FD|UC_ULA|q[2]~1_combout )))) # (!\FD|BANCO_REG|saidaA[30]~3_combout  & 
// (\FD|ULA|SOMA|CarryOut[29]~29_combout  & (\FD|MUX_RT_IMM|q[30]~17_combout  $ (\FD|UC_ULA|q[2]~1_combout ))))

	.dataa(\FD|BANCO_REG|saidaA[30]~3_combout ),
	.datab(\FD|MUX_RT_IMM|q[30]~17_combout ),
	.datac(\FD|UC_ULA|q[2]~1_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[29]~29_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|CarryOut[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|CarryOut[30]~30 .lut_mask = 16'hBE28;
defparam \FD|ULA|SOMA|CarryOut[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N21
dffeas \FD|BANCO_REG|registrador_rtl_1_bypass[12] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[31]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_1_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N20
cycloneive_lcell_comb \FD|MUX_RT_IMM|q[31]~16 (
// Equation(s):
// \FD|MUX_RT_IMM|q[31]~16_combout  = (\FD|MUX_RT_IMM|q[30]~15_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1_bypass [12]))) # (!\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a1 
// ))))

	.dataa(\FD|MUX_RT_IMM|q[30]~15_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a1 ),
	.datac(\FD|BANCO_REG|registrador_rtl_1_bypass [12]),
	.datad(\FD|BANCO_REG|Mux63~4_combout ),
	.cin(gnd),
	.combout(\FD|MUX_RT_IMM|q[31]~16_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_RT_IMM|q[31]~16 .lut_mask = 16'hA088;
defparam \FD|MUX_RT_IMM|q[31]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N26
cycloneive_lcell_comb \FD|ULA|MUX|Mux0~0 (
// Equation(s):
// \FD|ULA|MUX|Mux0~0_combout  = \FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[31]~16_combout  $ (((\FD|ULA|SOMA|CarryOut[30]~30_combout  & \FD|UC_ULA|q[1]~0_combout ))))

	.dataa(\FD|ULA|SOMA|CarryOut[30]~30_combout ),
	.datab(\FD|UC_ULA|q[2]~1_combout ),
	.datac(\FD|UC_ULA|q[1]~0_combout ),
	.datad(\FD|MUX_RT_IMM|q[31]~16_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux0~0 .lut_mask = 16'h936C;
defparam \FD|ULA|MUX|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N11
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[12] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[31]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N10
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[31]~2 (
// Equation(s):
// \FD|BANCO_REG|saidaA[31]~2_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0_bypass [12]))) # (!\FD|BANCO_REG|Mux31~1_combout  & (\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a1 
// ))))

	.dataa(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\FD|BANCO_REG|Mux31~1_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [12]),
	.datad(\FD|BANCO_REG|Equal0~0_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[31]~2 .lut_mask = 16'hE200;
defparam \FD|BANCO_REG|saidaA[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N16
cycloneive_lcell_comb \FD|ULA|MUX|Mux0~1 (
// Equation(s):
// \FD|ULA|MUX|Mux0~1_combout  = (\FD|ULA|MUX|Mux0~0_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|UC_ULA|q[0]~2_combout ) # (\FD|BANCO_REG|saidaA[31]~2_combout ))))) # (!\FD|ULA|MUX|Mux0~0_combout  & (\FD|BANCO_REG|saidaA[31]~2_combout  & 
// (\FD|UC_ULA|q[0]~2_combout  $ (\FD|UC_ULA|q[1]~0_combout ))))

	.dataa(\FD|ULA|MUX|Mux0~0_combout ),
	.datab(\FD|UC_ULA|q[0]~2_combout ),
	.datac(\FD|UC_ULA|q[1]~0_combout ),
	.datad(\FD|BANCO_REG|saidaA[31]~2_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux0~1 .lut_mask = 16'h1E28;
defparam \FD|ULA|MUX|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N20
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[31]~35 (
// Equation(s):
// \FD|BANCO_REG|saidaB[31]~35_combout  = (\FD|BANCO_REG|Equal1~0_combout  & ((\FD|BANCO_REG|Mux63~4_combout  & (\FD|BANCO_REG|registrador_rtl_1_bypass [12])) # (!\FD|BANCO_REG|Mux63~4_combout  & ((\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a1 
// )))))

	.dataa(\FD|BANCO_REG|Equal1~0_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_1_bypass [12]),
	.datac(\FD|BANCO_REG|Mux63~4_combout ),
	.datad(\FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[31]~35 .lut_mask = 16'h8A80;
defparam \FD|BANCO_REG|saidaB[31]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N28
cycloneive_lcell_comb \FD|RAM|ram_block~998feeder (
// Equation(s):
// \FD|RAM|ram_block~998feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~998feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~998feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~998feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N29
dffeas \FD|RAM|ram_block~998 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~998feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~998 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~998 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N31
dffeas \FD|RAM|ram_block~742 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~742 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~742 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N6
cycloneive_lcell_comb \FD|RAM|ram_block~870feeder (
// Equation(s):
// \FD|RAM|ram_block~870feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~870feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~870feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~870feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N7
dffeas \FD|RAM|ram_block~870 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~870feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~870 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~870 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N13
dffeas \FD|RAM|ram_block~614 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~614 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~614 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3389 (
// Equation(s):
// \FD|RAM|ram_block~3389_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~870_q ) # ((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (((\FD|RAM|ram_block~614_q  & !\FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~870_q ),
	.datac(\FD|RAM|ram_block~614_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3389_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3389 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3390 (
// Equation(s):
// \FD|RAM|ram_block~3390_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~3389_combout  & (\FD|RAM|ram_block~998_q )) # (!\FD|RAM|ram_block~3389_combout  & ((\FD|RAM|ram_block~742_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~3389_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~998_q ),
	.datac(\FD|RAM|ram_block~742_q ),
	.datad(\FD|RAM|ram_block~3389_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3390_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3390 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~3390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N14
cycloneive_lcell_comb \FD|RAM|ram_block~1062feeder (
// Equation(s):
// \FD|RAM|ram_block~1062feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1062feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1062feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1062feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N15
dffeas \FD|RAM|ram_block~1062 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1062feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1062_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1062 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1062 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N1
dffeas \FD|RAM|ram_block~806 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~806 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~806 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N20
cycloneive_lcell_comb \FD|RAM|ram_block~934feeder (
// Equation(s):
// \FD|RAM|ram_block~934feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~934feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~934feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~934feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N21
dffeas \FD|RAM|ram_block~934 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~934feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~934 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~934 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N31
dffeas \FD|RAM|ram_block~678 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~678 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~678 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3396 (
// Equation(s):
// \FD|RAM|ram_block~3396_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~934_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~678_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~934_q ),
	.datac(\FD|RAM|ram_block~678_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3396_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3396 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3397 (
// Equation(s):
// \FD|RAM|ram_block~3397_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~3396_combout  & (\FD|RAM|ram_block~1062_q )) # (!\FD|RAM|ram_block~3396_combout  & ((\FD|RAM|ram_block~806_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~3396_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1062_q ),
	.datac(\FD|RAM|ram_block~806_q ),
	.datad(\FD|RAM|ram_block~3396_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3397_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3397 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~3397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N24
cycloneive_lcell_comb \FD|RAM|ram_block~710feeder (
// Equation(s):
// \FD|RAM|ram_block~710feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~710feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~710feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~710feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N25
dffeas \FD|RAM|ram_block~710 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~710feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~710 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~710 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y27_N3
dffeas \FD|RAM|ram_block~582 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~582 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~582 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N2
cycloneive_lcell_comb \FD|RAM|ram_block~3393 (
// Equation(s):
// \FD|RAM|ram_block~3393_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~710_q )) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// ((\FD|RAM|ram_block~582_q )))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~710_q ),
	.datac(\FD|RAM|ram_block~582_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3393_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3393 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N28
cycloneive_lcell_comb \FD|RAM|ram_block~838feeder (
// Equation(s):
// \FD|RAM|ram_block~838feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~838feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~838feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~838feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N29
dffeas \FD|RAM|ram_block~838 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~838feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~838 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~838 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y28_N7
dffeas \FD|RAM|ram_block~966 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~966 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~966 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3394 (
// Equation(s):
// \FD|RAM|ram_block~3394_combout  = (\FD|RAM|ram_block~3393_combout  & (((\FD|RAM|ram_block~966_q ) # (!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~3393_combout  & (\FD|RAM|ram_block~838_q  & ((\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~3393_combout ),
	.datab(\FD|RAM|ram_block~838_q ),
	.datac(\FD|RAM|ram_block~966_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3394_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3394 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~3394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N18
cycloneive_lcell_comb \FD|RAM|ram_block~774feeder (
// Equation(s):
// \FD|RAM|ram_block~774feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~774feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~774feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~774feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N19
dffeas \FD|RAM|ram_block~774 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~774feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~774 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~774 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y32_N13
dffeas \FD|RAM|ram_block~646 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~646 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~646 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3391 (
// Equation(s):
// \FD|RAM|ram_block~3391_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~774_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~646_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~774_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~646_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3391_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3391 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~3391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N12
cycloneive_lcell_comb \FD|RAM|ram_block~902feeder (
// Equation(s):
// \FD|RAM|ram_block~902feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~902feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~902feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~902feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N13
dffeas \FD|RAM|ram_block~902 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~902feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~902 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~902 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N19
dffeas \FD|RAM|ram_block~1030 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1030_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1030 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1030 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3392 (
// Equation(s):
// \FD|RAM|ram_block~3392_combout  = (\FD|RAM|ram_block~3391_combout  & (((\FD|RAM|ram_block~1030_q ) # (!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~3391_combout  & (\FD|RAM|ram_block~902_q  & ((\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~3391_combout ),
	.datab(\FD|RAM|ram_block~902_q ),
	.datac(\FD|RAM|ram_block~1030_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3392_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3392 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~3392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3395 (
// Equation(s):
// \FD|RAM|ram_block~3395_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout ) # (\FD|RAM|ram_block~3392_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (\FD|RAM|ram_block~3394_combout  & (!\FD|ULA|MUX|Mux31~1_combout )))

	.dataa(\FD|RAM|ram_block~3394_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~3392_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3395_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3395 .lut_mask = 16'hCEC2;
defparam \FD|RAM|ram_block~3395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3398 (
// Equation(s):
// \FD|RAM|ram_block~3398_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3395_combout  & ((\FD|RAM|ram_block~3397_combout ))) # (!\FD|RAM|ram_block~3395_combout  & (\FD|RAM|ram_block~3390_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~3395_combout ))))

	.dataa(\FD|RAM|ram_block~3390_combout ),
	.datab(\FD|RAM|ram_block~3397_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~3395_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3398_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3398 .lut_mask = 16'hCFA0;
defparam \FD|RAM|ram_block~3398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N5
dffeas \FD|RAM|ram_block~1670 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1670 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1670 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N10
cycloneive_lcell_comb \FD|RAM|ram_block~1926feeder (
// Equation(s):
// \FD|RAM|ram_block~1926feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1926feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1926feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1926feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N11
dffeas \FD|RAM|ram_block~1926 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1926feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1926 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1926 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N4
cycloneive_lcell_comb \FD|RAM|ram_block~3420 (
// Equation(s):
// \FD|RAM|ram_block~3420_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout ) # ((\FD|RAM|ram_block~1926_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (!\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~1670_q )))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1670_q ),
	.datad(\FD|RAM|ram_block~1926_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3420_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3420 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~3420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2054feeder (
// Equation(s):
// \FD|RAM|ram_block~2054feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2054feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2054feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2054feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N9
dffeas \FD|RAM|ram_block~2054 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2054feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2054_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2054 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2054 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N9
dffeas \FD|RAM|ram_block~1798 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1798 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1798 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
cycloneive_lcell_comb \FD|RAM|ram_block~3421 (
// Equation(s):
// \FD|RAM|ram_block~3421_combout  = (\FD|RAM|ram_block~3420_combout  & ((\FD|RAM|ram_block~2054_q ) # ((!\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|RAM|ram_block~3420_combout  & (((\FD|RAM|ram_block~1798_q  & \FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|RAM|ram_block~3420_combout ),
	.datab(\FD|RAM|ram_block~2054_q ),
	.datac(\FD|RAM|ram_block~1798_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3421_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3421 .lut_mask = 16'hD8AA;
defparam \FD|RAM|ram_block~3421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1830feeder (
// Equation(s):
// \FD|RAM|ram_block~1830feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1830feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1830feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1830feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N21
dffeas \FD|RAM|ram_block~1830 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1830feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1830 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1830 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N31
dffeas \FD|RAM|ram_block~1702 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1702 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1702 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3427 (
// Equation(s):
// \FD|RAM|ram_block~3427_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1830_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1702_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1830_q ),
	.datac(\FD|RAM|ram_block~1702_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3427_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3427 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N23
dffeas \FD|RAM|ram_block~2086 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2086_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2086 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2086 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N23
dffeas \FD|RAM|ram_block~1958 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1958 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1958 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3428 (
// Equation(s):
// \FD|RAM|ram_block~3428_combout  = (\FD|RAM|ram_block~3427_combout  & ((\FD|RAM|ram_block~2086_q ) # ((!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~3427_combout  & (((\FD|RAM|ram_block~1958_q  & \FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~3427_combout ),
	.datab(\FD|RAM|ram_block~2086_q ),
	.datac(\FD|RAM|ram_block~1958_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3428_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3428 .lut_mask = 16'hD8AA;
defparam \FD|RAM|ram_block~3428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N10
cycloneive_lcell_comb \FD|RAM|ram_block~1894feeder (
// Equation(s):
// \FD|RAM|ram_block~1894feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1894feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1894feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1894feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N11
dffeas \FD|RAM|ram_block~1894 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1894feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1894 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1894 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N21
dffeas \FD|RAM|ram_block~2022 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2022 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2022 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N10
cycloneive_lcell_comb \FD|RAM|ram_block~1766feeder (
// Equation(s):
// \FD|RAM|ram_block~1766feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1766feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1766feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1766feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N11
dffeas \FD|RAM|ram_block~1766 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1766feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1766 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1766 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N1
dffeas \FD|RAM|ram_block~1638 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1638 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1638 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3422 (
// Equation(s):
// \FD|RAM|ram_block~3422_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1766_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1638_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1766_q ),
	.datac(\FD|RAM|ram_block~1638_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3422_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3422 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N20
cycloneive_lcell_comb \FD|RAM|ram_block~3423 (
// Equation(s):
// \FD|RAM|ram_block~3423_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~3422_combout  & ((\FD|RAM|ram_block~2022_q ))) # (!\FD|RAM|ram_block~3422_combout  & (\FD|RAM|ram_block~1894_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~3422_combout ))))

	.dataa(\FD|RAM|ram_block~1894_q ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2022_q ),
	.datad(\FD|RAM|ram_block~3422_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3423_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3423 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N10
cycloneive_lcell_comb \FD|RAM|ram_block~1734feeder (
// Equation(s):
// \FD|RAM|ram_block~1734feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1734feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1734feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1734feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N11
dffeas \FD|RAM|ram_block~1734 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1734feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1734 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1734 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1862feeder (
// Equation(s):
// \FD|RAM|ram_block~1862feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1862feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1862feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1862feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N21
dffeas \FD|RAM|ram_block~1862 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1862feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1862 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1862 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N27
dffeas \FD|RAM|ram_block~1606 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1606 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1606 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3424 (
// Equation(s):
// \FD|RAM|ram_block~3424_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1862_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1606_q )))))

	.dataa(\FD|RAM|ram_block~1862_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1606_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3424_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3424 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N1
dffeas \FD|RAM|ram_block~1990 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1990 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1990 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3425 (
// Equation(s):
// \FD|RAM|ram_block~3425_combout  = (\FD|RAM|ram_block~3424_combout  & (((\FD|RAM|ram_block~1990_q ) # (!\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|RAM|ram_block~3424_combout  & (\FD|RAM|ram_block~1734_q  & ((\FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|RAM|ram_block~1734_q ),
	.datab(\FD|RAM|ram_block~3424_combout ),
	.datac(\FD|RAM|ram_block~1990_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3425_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3425 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~3425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N24
cycloneive_lcell_comb \FD|RAM|ram_block~3426 (
// Equation(s):
// \FD|RAM|ram_block~3426_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3423_combout ) # ((\FD|ULA|MUX|Mux30~1_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & (((\FD|RAM|ram_block~3425_combout  & !\FD|ULA|MUX|Mux30~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~3423_combout ),
	.datac(\FD|RAM|ram_block~3425_combout ),
	.datad(\FD|ULA|MUX|Mux30~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3426_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3426 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3429 (
// Equation(s):
// \FD|RAM|ram_block~3429_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3426_combout  & ((\FD|RAM|ram_block~3428_combout ))) # (!\FD|RAM|ram_block~3426_combout  & (\FD|RAM|ram_block~3421_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~3426_combout ))))

	.dataa(\FD|RAM|ram_block~3421_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~3428_combout ),
	.datad(\FD|RAM|ram_block~3426_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3429_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3429 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1414feeder (
// Equation(s):
// \FD|RAM|ram_block~1414feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1414feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1414feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1414feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N5
dffeas \FD|RAM|ram_block~1414 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1414feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1414 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1414 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N27
dffeas \FD|RAM|ram_block~1446 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1446 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1446 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1382feeder (
// Equation(s):
// \FD|RAM|ram_block~1382feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1382feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1382feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1382feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N21
dffeas \FD|RAM|ram_block~1382 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1382feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1382 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1382 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N13
dffeas \FD|RAM|ram_block~1350 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1350 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1350 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3399 (
// Equation(s):
// \FD|RAM|ram_block~3399_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1382_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1350_q )))))

	.dataa(\FD|RAM|ram_block~1382_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1350_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3399_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3399 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3400 (
// Equation(s):
// \FD|RAM|ram_block~3400_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3399_combout  & ((\FD|RAM|ram_block~1446_q ))) # (!\FD|RAM|ram_block~3399_combout  & (\FD|RAM|ram_block~1414_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~3399_combout ))))

	.dataa(\FD|RAM|ram_block~1414_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1446_q ),
	.datad(\FD|RAM|ram_block~3399_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3400_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3400 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1158feeder (
// Equation(s):
// \FD|RAM|ram_block~1158feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1158feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1158feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1158feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N1
dffeas \FD|RAM|ram_block~1158 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1158feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1158 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1158 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N9
dffeas \FD|RAM|ram_block~1190 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1190 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1190 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N2
cycloneive_lcell_comb \FD|RAM|ram_block~1126feeder (
// Equation(s):
// \FD|RAM|ram_block~1126feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1126feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1126feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1126feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N3
dffeas \FD|RAM|ram_block~1126 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1126feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1126 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1126 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N19
dffeas \FD|RAM|ram_block~1094 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1094_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1094 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1094 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3403 (
// Equation(s):
// \FD|RAM|ram_block~3403_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1126_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1094_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1126_q ),
	.datac(\FD|RAM|ram_block~1094_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3403_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3403 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~3403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N8
cycloneive_lcell_comb \FD|RAM|ram_block~3404 (
// Equation(s):
// \FD|RAM|ram_block~3404_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3403_combout  & ((\FD|RAM|ram_block~1190_q ))) # (!\FD|RAM|ram_block~3403_combout  & (\FD|RAM|ram_block~1158_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~3403_combout ))))

	.dataa(\FD|RAM|ram_block~1158_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1190_q ),
	.datad(\FD|RAM|ram_block~3403_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3404_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3404 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1254feeder (
// Equation(s):
// \FD|RAM|ram_block~1254feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1254feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1254feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1254feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N29
dffeas \FD|RAM|ram_block~1254 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1254feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1254 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1254 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N19
dffeas \FD|RAM|ram_block~1318 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1318 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1318 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N14
cycloneive_lcell_comb \FD|RAM|ram_block~1286feeder (
// Equation(s):
// \FD|RAM|ram_block~1286feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1286feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1286feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1286feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N15
dffeas \FD|RAM|ram_block~1286 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1286feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1286 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1286 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N23
dffeas \FD|RAM|ram_block~1222 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1222 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1222 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3401 (
// Equation(s):
// \FD|RAM|ram_block~3401_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1286_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1222_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1286_q ),
	.datac(\FD|RAM|ram_block~1222_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3401_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3401 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3402 (
// Equation(s):
// \FD|RAM|ram_block~3402_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3401_combout  & ((\FD|RAM|ram_block~1318_q ))) # (!\FD|RAM|ram_block~3401_combout  & (\FD|RAM|ram_block~1254_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~3401_combout ))))

	.dataa(\FD|RAM|ram_block~1254_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~1318_q ),
	.datad(\FD|RAM|ram_block~3401_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3402_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3402 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N22
cycloneive_lcell_comb \FD|RAM|ram_block~3405 (
// Equation(s):
// \FD|RAM|ram_block~3405_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout ) # ((\FD|RAM|ram_block~3402_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (!\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~3404_combout )))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~3404_combout ),
	.datad(\FD|RAM|ram_block~3402_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3405_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3405 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~3405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1510feeder (
// Equation(s):
// \FD|RAM|ram_block~1510feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1510feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1510feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1510feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N21
dffeas \FD|RAM|ram_block~1510 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1510feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1510 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1510 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N3
dffeas \FD|RAM|ram_block~1574 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1574 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1574 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1542feeder (
// Equation(s):
// \FD|RAM|ram_block~1542feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1542feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1542feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1542feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N19
dffeas \FD|RAM|ram_block~1542 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1542feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1542 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1542 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N17
dffeas \FD|RAM|ram_block~1478 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1478 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1478 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N16
cycloneive_lcell_comb \FD|RAM|ram_block~3406 (
// Equation(s):
// \FD|RAM|ram_block~3406_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1542_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1478_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~1542_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1478_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3406_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3406 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~3406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N2
cycloneive_lcell_comb \FD|RAM|ram_block~3407 (
// Equation(s):
// \FD|RAM|ram_block~3407_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3406_combout  & ((\FD|RAM|ram_block~1574_q ))) # (!\FD|RAM|ram_block~3406_combout  & (\FD|RAM|ram_block~1510_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~3406_combout ))))

	.dataa(\FD|RAM|ram_block~1510_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~1574_q ),
	.datad(\FD|RAM|ram_block~3406_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3407_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3407 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N4
cycloneive_lcell_comb \FD|RAM|ram_block~3408 (
// Equation(s):
// \FD|RAM|ram_block~3408_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~3405_combout  & ((\FD|RAM|ram_block~3407_combout ))) # (!\FD|RAM|ram_block~3405_combout  & (\FD|RAM|ram_block~3400_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~3405_combout ))))

	.dataa(\FD|RAM|ram_block~3400_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~3405_combout ),
	.datad(\FD|RAM|ram_block~3407_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3408_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3408 .lut_mask = 16'hF838;
defparam \FD|RAM|ram_block~3408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N14
cycloneive_lcell_comb \FD|RAM|ram_block~518feeder (
// Equation(s):
// \FD|RAM|ram_block~518feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~518feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~518feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~518feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N15
dffeas \FD|RAM|ram_block~518 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~518feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~518 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~518 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N11
dffeas \FD|RAM|ram_block~550 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~550 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~550 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N22
cycloneive_lcell_comb \FD|RAM|ram_block~486feeder (
// Equation(s):
// \FD|RAM|ram_block~486feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~486feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~486feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~486feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N23
dffeas \FD|RAM|ram_block~486 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~486feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~486 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~486 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N29
dffeas \FD|RAM|ram_block~454 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~454 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~454 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N28
cycloneive_lcell_comb \FD|RAM|ram_block~3416 (
// Equation(s):
// \FD|RAM|ram_block~3416_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~486_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~454_q )))))

	.dataa(\FD|RAM|ram_block~486_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~454_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3416_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3416 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~3416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N10
cycloneive_lcell_comb \FD|RAM|ram_block~3417 (
// Equation(s):
// \FD|RAM|ram_block~3417_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3416_combout  & ((\FD|RAM|ram_block~550_q ))) # (!\FD|RAM|ram_block~3416_combout  & (\FD|RAM|ram_block~518_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~3416_combout ))))

	.dataa(\FD|RAM|ram_block~518_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~550_q ),
	.datad(\FD|RAM|ram_block~3416_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3417_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3417 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N8
cycloneive_lcell_comb \FD|RAM|ram_block~262feeder (
// Equation(s):
// \FD|RAM|ram_block~262feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~262feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~262feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~262feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N9
dffeas \FD|RAM|ram_block~262 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~262feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~262 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~262 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N15
dffeas \FD|RAM|ram_block~294 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~294 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~294 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N18
cycloneive_lcell_comb \FD|RAM|ram_block~230feeder (
// Equation(s):
// \FD|RAM|ram_block~230feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~230feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~230feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~230feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N19
dffeas \FD|RAM|ram_block~230 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~230feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~230 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~230 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N17
dffeas \FD|RAM|ram_block~198 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~198 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~198 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N16
cycloneive_lcell_comb \FD|RAM|ram_block~3409 (
// Equation(s):
// \FD|RAM|ram_block~3409_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~230_q ) # ((\FD|ULA|MUX|Mux30~1_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & (((\FD|RAM|ram_block~198_q  & !\FD|ULA|MUX|Mux30~1_combout ))))

	.dataa(\FD|RAM|ram_block~230_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~198_q ),
	.datad(\FD|ULA|MUX|Mux30~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3409_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3409 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~3409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N14
cycloneive_lcell_comb \FD|RAM|ram_block~3410 (
// Equation(s):
// \FD|RAM|ram_block~3410_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~3409_combout  & ((\FD|RAM|ram_block~294_q ))) # (!\FD|RAM|ram_block~3409_combout  & (\FD|RAM|ram_block~262_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~3409_combout ))))

	.dataa(\FD|RAM|ram_block~262_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~294_q ),
	.datad(\FD|RAM|ram_block~3409_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3410_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3410 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N14
cycloneive_lcell_comb \FD|RAM|ram_block~102feeder (
// Equation(s):
// \FD|RAM|ram_block~102feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~102feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~102feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~102feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N15
dffeas \FD|RAM|ram_block~102 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~102feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~102 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N1
dffeas \FD|RAM|ram_block~166 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~166 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~166 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N8
cycloneive_lcell_comb \FD|RAM|ram_block~134feeder (
// Equation(s):
// \FD|RAM|ram_block~134feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~134feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~134feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~134feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N9
dffeas \FD|RAM|ram_block~134 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~134feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~134 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~134 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N19
dffeas \FD|RAM|ram_block~70 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~70 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3413 (
// Equation(s):
// \FD|RAM|ram_block~3413_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~134_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~70_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~134_q ),
	.datac(\FD|RAM|ram_block~70_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3413_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3413 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~3413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3414 (
// Equation(s):
// \FD|RAM|ram_block~3414_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3413_combout  & ((\FD|RAM|ram_block~166_q ))) # (!\FD|RAM|ram_block~3413_combout  & (\FD|RAM|ram_block~102_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~3413_combout ))))

	.dataa(\FD|RAM|ram_block~102_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~166_q ),
	.datad(\FD|RAM|ram_block~3413_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3414_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3414 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N24
cycloneive_lcell_comb \FD|RAM|ram_block~358feeder (
// Equation(s):
// \FD|RAM|ram_block~358feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~358feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~358feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~358feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N25
dffeas \FD|RAM|ram_block~358 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~358feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~358 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~358 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N31
dffeas \FD|RAM|ram_block~422 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~422 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~422 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N22
cycloneive_lcell_comb \FD|RAM|ram_block~390feeder (
// Equation(s):
// \FD|RAM|ram_block~390feeder_combout  = \FD|BANCO_REG|saidaB[31]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~390feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~390feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~390feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N23
dffeas \FD|RAM|ram_block~390 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~390feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~390 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~390 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N1
dffeas \FD|RAM|ram_block~326 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[31]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~326 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~326 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3411 (
// Equation(s):
// \FD|RAM|ram_block~3411_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~390_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~326_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~390_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~326_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3411_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3411 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~3411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N30
cycloneive_lcell_comb \FD|RAM|ram_block~3412 (
// Equation(s):
// \FD|RAM|ram_block~3412_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~3411_combout  & ((\FD|RAM|ram_block~422_q ))) # (!\FD|RAM|ram_block~3411_combout  & (\FD|RAM|ram_block~358_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~3411_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~358_q ),
	.datac(\FD|RAM|ram_block~422_q ),
	.datad(\FD|RAM|ram_block~3411_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3412_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3412 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~3412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N18
cycloneive_lcell_comb \FD|RAM|ram_block~3415 (
// Equation(s):
// \FD|RAM|ram_block~3415_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~3412_combout ))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (\FD|RAM|ram_block~3414_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~3414_combout ),
	.datac(\FD|ULA|MUX|Mux28~1_combout ),
	.datad(\FD|RAM|ram_block~3412_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3415_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3415 .lut_mask = 16'hF4A4;
defparam \FD|RAM|ram_block~3415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N28
cycloneive_lcell_comb \FD|RAM|ram_block~3418 (
// Equation(s):
// \FD|RAM|ram_block~3418_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~3415_combout  & (\FD|RAM|ram_block~3417_combout )) # (!\FD|RAM|ram_block~3415_combout  & ((\FD|RAM|ram_block~3410_combout ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~3415_combout ))))

	.dataa(\FD|RAM|ram_block~3417_combout ),
	.datab(\FD|RAM|ram_block~3410_combout ),
	.datac(\FD|ULA|MUX|Mux29~1_combout ),
	.datad(\FD|RAM|ram_block~3415_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3418_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3418 .lut_mask = 16'hAFC0;
defparam \FD|RAM|ram_block~3418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N6
cycloneive_lcell_comb \FD|RAM|ram_block~3419 (
// Equation(s):
// \FD|RAM|ram_block~3419_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout ) # ((\FD|RAM|ram_block~3408_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3418_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~3408_combout ),
	.datad(\FD|RAM|ram_block~3418_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3419_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3419 .lut_mask = 16'hB9A8;
defparam \FD|RAM|ram_block~3419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N0
cycloneive_lcell_comb \FD|RAM|ram_block~3430 (
// Equation(s):
// \FD|RAM|ram_block~3430_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~3419_combout  & ((\FD|RAM|ram_block~3429_combout ))) # (!\FD|RAM|ram_block~3419_combout  & (\FD|RAM|ram_block~3398_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~3419_combout ))))

	.dataa(\FD|RAM|ram_block~3398_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~3429_combout ),
	.datad(\FD|RAM|ram_block~3419_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3430_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3430 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~3430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N2
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[31]~4 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[31]~4_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (((\FD|comb~0_combout  & \FD|RAM|ram_block~3430_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (\FD|ULA|MUX|Mux0~1_combout ))

	.dataa(\UCFD|HAB_LE_MEM~0_combout ),
	.datab(\FD|ULA|MUX|Mux0~1_combout ),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~3430_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[31]~4 .lut_mask = 16'hE444;
defparam \FD|MUX_ULA_MEM|q[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N14
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[0]~0 (
// Equation(s):
// \FD|BANCO_REG|saidaA[0]~0_combout  = (\FD|BANCO_REG|registrador_rtl_0_bypass [5] & (((\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout )))) # (!\FD|BANCO_REG|registrador_rtl_0_bypass [5] & ((\FD|BANCO_REG|registrador_rtl_0_bypass 
// [0] & (\FD|BANCO_REG|registrador_rtl_0_bypass [11])) # (!\FD|BANCO_REG|registrador_rtl_0_bypass [0] & ((\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\FD|BANCO_REG|registrador_rtl_0_bypass [5]),
	.datab(\FD|BANCO_REG|registrador_rtl_0_bypass [0]),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [11]),
	.datad(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[0]~0 .lut_mask = 16'hFB40;
defparam \FD|BANCO_REG|saidaA[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N16
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[0]~1 (
// Equation(s):
// \FD|BANCO_REG|saidaA[0]~1_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~0_combout  & (\FD|BANCO_REG|saidaA[0]~0_combout )) # (!\FD|BANCO_REG|Mux31~0_combout  & 
// ((\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\FD|BANCO_REG|Mux31~0_combout ),
	.datab(\FD|BANCO_REG|Equal0~0_combout ),
	.datac(\FD|BANCO_REG|saidaA[0]~0_combout ),
	.datad(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[0]~1 .lut_mask = 16'hC480;
defparam \FD|BANCO_REG|saidaA[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N18
cycloneive_lcell_comb \FD|ULA|INVERTE_B|q[0]~2 (
// Equation(s):
// \FD|ULA|INVERTE_B|q[0]~2_combout  = \FD|MUX_RT_IMM|q[0]~14_combout  $ (((\FD|MEM_INST|q [28]) # ((\FD|MEM_INST|q [1] & !\FD|MEM_INST|q [27]))))

	.dataa(\FD|MUX_RT_IMM|q[0]~14_combout ),
	.datab(\FD|MEM_INST|q [1]),
	.datac(\FD|MEM_INST|q [28]),
	.datad(\FD|MEM_INST|q [27]),
	.cin(gnd),
	.combout(\FD|ULA|INVERTE_B|q[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|INVERTE_B|q[0]~2 .lut_mask = 16'h5A56;
defparam \FD|ULA|INVERTE_B|q[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N20
cycloneive_lcell_comb \FD|ULA|MUX|Mux31~0 (
// Equation(s):
// \FD|ULA|MUX|Mux31~0_combout  = (\FD|BANCO_REG|saidaA[0]~1_combout  & ((\FD|UC_ULA|q[0]~2_combout ) # ((!\FD|UC_ULA|q[1]~0_combout  & \FD|ULA|INVERTE_B|q[0]~2_combout )))) # (!\FD|BANCO_REG|saidaA[0]~1_combout  & (\FD|UC_ULA|q[0]~2_combout  & 
// ((\FD|UC_ULA|q[1]~0_combout ) # (\FD|ULA|INVERTE_B|q[0]~2_combout ))))

	.dataa(\FD|BANCO_REG|saidaA[0]~1_combout ),
	.datab(\FD|UC_ULA|q[1]~0_combout ),
	.datac(\FD|UC_ULA|q[0]~2_combout ),
	.datad(\FD|ULA|INVERTE_B|q[0]~2_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux31~0 .lut_mask = 16'hF2E0;
defparam \FD|ULA|MUX|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N30
cycloneive_lcell_comb \FD|ULA|SOMA|SOMAOUT[0]~0 (
// Equation(s):
// \FD|ULA|SOMA|SOMAOUT[0]~0_combout  = \FD|BANCO_REG|saidaA[0]~1_combout  $ (\FD|MUX_RT_IMM|q[0]~14_combout )

	.dataa(gnd),
	.datab(\FD|BANCO_REG|saidaA[0]~1_combout ),
	.datac(gnd),
	.datad(\FD|MUX_RT_IMM|q[0]~14_combout ),
	.cin(gnd),
	.combout(\FD|ULA|SOMA|SOMAOUT[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|SOMA|SOMAOUT[0]~0 .lut_mask = 16'h33CC;
defparam \FD|ULA|SOMA|SOMAOUT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N16
cycloneive_lcell_comb \FD|ULA|comb~0 (
// Equation(s):
// \FD|ULA|comb~0_combout  = (\FD|BANCO_REG|saidaA[31]~2_combout  & ((\FD|MUX_RT_IMM|q[31]~16_combout  $ (!\FD|UC_ULA|q[2]~1_combout )) # (!\FD|ULA|SOMA|CarryOut[30]~30_combout ))) # (!\FD|BANCO_REG|saidaA[31]~2_combout  & 
// ((\FD|ULA|SOMA|CarryOut[30]~30_combout ) # (\FD|MUX_RT_IMM|q[31]~16_combout  $ (\FD|UC_ULA|q[2]~1_combout ))))

	.dataa(\FD|MUX_RT_IMM|q[31]~16_combout ),
	.datab(\FD|BANCO_REG|saidaA[31]~2_combout ),
	.datac(\FD|UC_ULA|q[2]~1_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[30]~30_combout ),
	.cin(gnd),
	.combout(\FD|ULA|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|comb~0 .lut_mask = 16'hB7DE;
defparam \FD|ULA|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N18
cycloneive_lcell_comb \FD|ULA|MUX|Mux31~1 (
// Equation(s):
// \FD|ULA|MUX|Mux31~1_combout  = (\FD|ULA|MUX|Mux31~0_combout  & (((\FD|ULA|comb~0_combout )) # (!\FD|UC_ULA|q[1]~0_combout ))) # (!\FD|ULA|MUX|Mux31~0_combout  & (\FD|UC_ULA|q[1]~0_combout  & (\FD|ULA|SOMA|SOMAOUT[0]~0_combout )))

	.dataa(\FD|ULA|MUX|Mux31~0_combout ),
	.datab(\FD|UC_ULA|q[1]~0_combout ),
	.datac(\FD|ULA|SOMA|SOMAOUT[0]~0_combout ),
	.datad(\FD|ULA|comb~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux31~1 .lut_mask = 16'hEA62;
defparam \FD|ULA|MUX|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N12
cycloneive_lcell_comb \FD|BANCO_REG|saidaB[0]~11 (
// Equation(s):
// \FD|BANCO_REG|saidaB[0]~11_combout  = (\FD|BANCO_REG|saidaB[0]~1_combout ) # (\FD|BANCO_REG|saidaB[0]~0_combout )

	.dataa(\FD|BANCO_REG|saidaB[0]~1_combout ),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaB[0]~11 .lut_mask = 16'hFAFA;
defparam \FD|BANCO_REG|saidaB[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2055feeder (
// Equation(s):
// \FD|RAM|ram_block~2055feeder_combout  = \FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2055feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2055feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~2055feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N9
dffeas \FD|RAM|ram_block~2055 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2055feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2055_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2055 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2055 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1799feeder (
// Equation(s):
// \FD|RAM|ram_block~1799feeder_combout  = \FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1799feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1799feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1799feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N25
dffeas \FD|RAM|ram_block~1799 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1799feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1799 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1799 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N19
dffeas \FD|RAM|ram_block~1671 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1671 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1671 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2125 (
// Equation(s):
// \FD|RAM|ram_block~2125_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1799_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1671_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1799_q ),
	.datac(\FD|RAM|ram_block~1671_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2125_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2125 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N21
dffeas \FD|RAM|ram_block~1927 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1927 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1927 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2126 (
// Equation(s):
// \FD|RAM|ram_block~2126_combout  = (\FD|RAM|ram_block~2125_combout  & ((\FD|RAM|ram_block~2055_q ) # ((!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~2125_combout  & (((\FD|RAM|ram_block~1927_q  & \FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~2055_q ),
	.datab(\FD|RAM|ram_block~2125_combout ),
	.datac(\FD|RAM|ram_block~1927_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2126_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2126 .lut_mask = 16'hB8CC;
defparam \FD|RAM|ram_block~2126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2023feeder (
// Equation(s):
// \FD|RAM|ram_block~2023feeder_combout  = \FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2023feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2023feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2023feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N11
dffeas \FD|RAM|ram_block~2023 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2023feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2023 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2023 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y31_N9
dffeas \FD|RAM|ram_block~1767 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1767 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1767 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1895feeder (
// Equation(s):
// \FD|RAM|ram_block~1895feeder_combout  = \FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1895feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1895feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1895feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N5
dffeas \FD|RAM|ram_block~1895 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1895feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1895 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1895 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y34_N29
dffeas \FD|RAM|ram_block~1639 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1639 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1639 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2118 (
// Equation(s):
// \FD|RAM|ram_block~2118_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1895_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1639_q )))))

	.dataa(\FD|RAM|ram_block~1895_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1639_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2118_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2118 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2119 (
// Equation(s):
// \FD|RAM|ram_block~2119_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2118_combout  & (\FD|RAM|ram_block~2023_q )) # (!\FD|RAM|ram_block~2118_combout  & ((\FD|RAM|ram_block~1767_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2118_combout ))))

	.dataa(\FD|RAM|ram_block~2023_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1767_q ),
	.datad(\FD|RAM|ram_block~2118_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2119_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2119 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1863feeder (
// Equation(s):
// \FD|RAM|ram_block~1863feeder_combout  = \FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1863feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1863feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1863feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N21
dffeas \FD|RAM|ram_block~1863 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1863feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1863 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1863 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N7
dffeas \FD|RAM|ram_block~1991 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1991 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1991 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1735feeder (
// Equation(s):
// \FD|RAM|ram_block~1735feeder_combout  = \FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1735feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1735feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1735feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N21
dffeas \FD|RAM|ram_block~1735 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1735feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1735 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1735 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N25
dffeas \FD|RAM|ram_block~1607 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1607 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1607 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2120 (
// Equation(s):
// \FD|RAM|ram_block~2120_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~1735_q )) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// ((\FD|RAM|ram_block~1607_q )))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~1735_q ),
	.datac(\FD|RAM|ram_block~1607_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2120_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2120 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2121 (
// Equation(s):
// \FD|RAM|ram_block~2121_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2120_combout  & ((\FD|RAM|ram_block~1991_q ))) # (!\FD|RAM|ram_block~2120_combout  & (\FD|RAM|ram_block~1863_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2120_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~1863_q ),
	.datac(\FD|RAM|ram_block~1991_q ),
	.datad(\FD|RAM|ram_block~2120_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2121_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2121 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1703feeder (
// Equation(s):
// \FD|RAM|ram_block~1703feeder_combout  = \FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1703feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1703feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1703feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N29
dffeas \FD|RAM|ram_block~1703 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1703feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1703 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1703 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N11
dffeas \FD|RAM|ram_block~1959 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1959 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1959 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N28
cycloneive_lcell_comb \FD|RAM|ram_block~1831feeder (
// Equation(s):
// \FD|RAM|ram_block~1831feeder_combout  = \FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1831feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1831feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1831feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N29
dffeas \FD|RAM|ram_block~1831 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1831feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1831 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1831 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N19
dffeas \FD|RAM|ram_block~1575 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1575 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1575 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2122 (
// Equation(s):
// \FD|RAM|ram_block~2122_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1831_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1575_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1831_q ),
	.datac(\FD|RAM|ram_block~1575_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2122_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2122 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2123 (
// Equation(s):
// \FD|RAM|ram_block~2123_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2122_combout  & ((\FD|RAM|ram_block~1959_q ))) # (!\FD|RAM|ram_block~2122_combout  & (\FD|RAM|ram_block~1703_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2122_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1703_q ),
	.datac(\FD|RAM|ram_block~1959_q ),
	.datad(\FD|RAM|ram_block~2122_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2123_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2123 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2124 (
// Equation(s):
// \FD|RAM|ram_block~2124_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~2121_combout )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~2123_combout )))))

	.dataa(\FD|RAM|ram_block~2121_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~2123_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2124_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2124 .lut_mask = 16'hE3E0;
defparam \FD|RAM|ram_block~2124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2127 (
// Equation(s):
// \FD|RAM|ram_block~2127_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2124_combout  & (\FD|RAM|ram_block~2126_combout )) # (!\FD|RAM|ram_block~2124_combout  & ((\FD|RAM|ram_block~2119_combout ))))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2124_combout ))))

	.dataa(\FD|RAM|ram_block~2126_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~2119_combout ),
	.datad(\FD|RAM|ram_block~2124_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2127_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2127 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N8
cycloneive_lcell_comb \FD|RAM|ram_block~903feeder (
// Equation(s):
// \FD|RAM|ram_block~903feeder_combout  = \FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~903feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~903feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~903feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N9
dffeas \FD|RAM|ram_block~903 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~903feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~903 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~903 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N5
dffeas \FD|RAM|ram_block~647 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~647 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~647 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2104 (
// Equation(s):
// \FD|RAM|ram_block~2104_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~903_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~647_q )))))

	.dataa(\FD|RAM|ram_block~903_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~647_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2104_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2104 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N8
cycloneive_lcell_comb \FD|RAM|ram_block~775feeder (
// Equation(s):
// \FD|RAM|ram_block~775feeder_combout  = \FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~775feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~775feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~775feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N9
dffeas \FD|RAM|ram_block~775 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~775feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~775 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~775 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N15
dffeas \FD|RAM|ram_block~1031 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1031_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1031 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1031 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2105 (
// Equation(s):
// \FD|RAM|ram_block~2105_combout  = (\FD|RAM|ram_block~2104_combout  & (((\FD|RAM|ram_block~1031_q ) # (!\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|RAM|ram_block~2104_combout  & (\FD|RAM|ram_block~775_q  & ((\FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|RAM|ram_block~2104_combout ),
	.datab(\FD|RAM|ram_block~775_q ),
	.datac(\FD|RAM|ram_block~1031_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2105_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2105 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~2105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N20
cycloneive_lcell_comb \FD|RAM|ram_block~711feeder (
// Equation(s):
// \FD|RAM|ram_block~711feeder_combout  = \FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~711feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~711feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~711feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N21
dffeas \FD|RAM|ram_block~711 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~711feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~711 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~711 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N25
dffeas \FD|RAM|ram_block~967 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~967 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~967 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N4
cycloneive_lcell_comb \FD|RAM|ram_block~839feeder (
// Equation(s):
// \FD|RAM|ram_block~839feeder_combout  = \FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~839feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~839feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~839feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N5
dffeas \FD|RAM|ram_block~839 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~839feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~839 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~839 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N25
dffeas \FD|RAM|ram_block~583 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~583 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~583 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2097 (
// Equation(s):
// \FD|RAM|ram_block~2097_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~839_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~583_q )))))

	.dataa(\FD|RAM|ram_block~839_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~583_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2097_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2097 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2097 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2098 (
// Equation(s):
// \FD|RAM|ram_block~2098_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2097_combout  & ((\FD|RAM|ram_block~967_q ))) # (!\FD|RAM|ram_block~2097_combout  & (\FD|RAM|ram_block~711_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2097_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~711_q ),
	.datac(\FD|RAM|ram_block~967_q ),
	.datad(\FD|RAM|ram_block~2097_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2098_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2098 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2098 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N20
cycloneive_lcell_comb \FD|RAM|ram_block~743feeder (
// Equation(s):
// \FD|RAM|ram_block~743feeder_combout  = \FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~743feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~743feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~743feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N21
dffeas \FD|RAM|ram_block~743 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~743feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~743 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~743 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y30_N7
dffeas \FD|RAM|ram_block~615 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~615 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~615 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2099 (
// Equation(s):
// \FD|RAM|ram_block~2099_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~743_q )) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// ((\FD|RAM|ram_block~615_q )))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~743_q ),
	.datac(\FD|RAM|ram_block~615_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2099_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2099 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2099 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N28
cycloneive_lcell_comb \FD|RAM|ram_block~871feeder (
// Equation(s):
// \FD|RAM|ram_block~871feeder_combout  = \FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~871feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~871feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~871feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y29_N29
dffeas \FD|RAM|ram_block~871 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~871feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~871 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~871 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N15
dffeas \FD|RAM|ram_block~999 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~999 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~999 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2100 (
// Equation(s):
// \FD|RAM|ram_block~2100_combout  = (\FD|RAM|ram_block~2099_combout  & (((\FD|RAM|ram_block~999_q ) # (!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~2099_combout  & (\FD|RAM|ram_block~871_q  & ((\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~2099_combout ),
	.datab(\FD|RAM|ram_block~871_q ),
	.datac(\FD|RAM|ram_block~999_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2100_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2100 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~2100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N24
cycloneive_lcell_comb \FD|RAM|ram_block~807feeder (
// Equation(s):
// \FD|RAM|ram_block~807feeder_combout  = \FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~807feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~807feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~807feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N25
dffeas \FD|RAM|ram_block~807 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~807feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~807 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~807 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N1
dffeas \FD|RAM|ram_block~935 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~935 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~935 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N7
dffeas \FD|RAM|ram_block~551 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~551 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~551 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N28
cycloneive_lcell_comb \FD|RAM|ram_block~679feeder (
// Equation(s):
// \FD|RAM|ram_block~679feeder_combout  = \FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~679feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~679feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~679feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N29
dffeas \FD|RAM|ram_block~679 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~679feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~679 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~679 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2101 (
// Equation(s):
// \FD|RAM|ram_block~2101_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout ) # ((\FD|RAM|ram_block~679_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (!\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~551_q )))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~551_q ),
	.datad(\FD|RAM|ram_block~679_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2101_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2101 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~2101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2102 (
// Equation(s):
// \FD|RAM|ram_block~2102_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2101_combout  & ((\FD|RAM|ram_block~935_q ))) # (!\FD|RAM|ram_block~2101_combout  & (\FD|RAM|ram_block~807_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2101_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~807_q ),
	.datac(\FD|RAM|ram_block~935_q ),
	.datad(\FD|RAM|ram_block~2101_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2102_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2102 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2103 (
// Equation(s):
// \FD|RAM|ram_block~2103_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2100_combout ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((!\FD|ULA|MUX|Mux31~1_combout  & \FD|RAM|ram_block~2102_combout ))))

	.dataa(\FD|RAM|ram_block~2100_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~2102_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2103_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2103 .lut_mask = 16'hCBC8;
defparam \FD|RAM|ram_block~2103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2106 (
// Equation(s):
// \FD|RAM|ram_block~2106_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2103_combout  & (\FD|RAM|ram_block~2105_combout )) # (!\FD|RAM|ram_block~2103_combout  & ((\FD|RAM|ram_block~2098_combout ))))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2103_combout ))))

	.dataa(\FD|RAM|ram_block~2105_combout ),
	.datab(\FD|RAM|ram_block~2098_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~2103_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2106_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2106 .lut_mask = 16'hAFC0;
defparam \FD|RAM|ram_block~2106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N24
cycloneive_lcell_comb \FD|RAM|ram_block~231feeder (
// Equation(s):
// \FD|RAM|ram_block~231feeder_combout  = \FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~231feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~231feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~231feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N25
dffeas \FD|RAM|ram_block~231 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~231feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~231 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~231 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N27
dffeas \FD|RAM|ram_block~263 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~263 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~263 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N26
cycloneive_lcell_comb \FD|RAM|ram_block~3511 (
// Equation(s):
// \FD|RAM|ram_block~3511_combout  = !\FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3511_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3511 .lut_mask = 16'h0F0F;
defparam \FD|RAM|ram_block~3511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N27
dffeas \FD|RAM|ram_block~199 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~3511_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~199 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~199 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N17
dffeas \FD|RAM|ram_block~167 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~167 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~167 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2107 (
// Equation(s):
// \FD|RAM|ram_block~2107_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (!\FD|RAM|ram_block~199_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~167_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~199_q ),
	.datac(\FD|RAM|ram_block~167_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2107_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2107 .lut_mask = 16'hBB50;
defparam \FD|RAM|ram_block~2107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2108 (
// Equation(s):
// \FD|RAM|ram_block~2108_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2107_combout  & ((\FD|RAM|ram_block~263_q ))) # (!\FD|RAM|ram_block~2107_combout  & (\FD|RAM|ram_block~231_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2107_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~231_q ),
	.datac(\FD|RAM|ram_block~263_q ),
	.datad(\FD|RAM|ram_block~2107_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2108_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2108 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N0
cycloneive_lcell_comb \FD|RAM|ram_block~487feeder (
// Equation(s):
// \FD|RAM|ram_block~487feeder_combout  = \FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~487feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~487feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~487feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N1
dffeas \FD|RAM|ram_block~487 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~487feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~487 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~487 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N23
dffeas \FD|RAM|ram_block~519 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~519 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~519 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
cycloneive_lcell_comb \FD|RAM|ram_block~455feeder (
// Equation(s):
// \FD|RAM|ram_block~455feeder_combout  = \FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~455feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~455feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~455feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N1
dffeas \FD|RAM|ram_block~455 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~455feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~455 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~455 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N25
dffeas \FD|RAM|ram_block~423 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~423 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~423 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2114 (
// Equation(s):
// \FD|RAM|ram_block~2114_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~455_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~423_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~455_q ),
	.datac(\FD|RAM|ram_block~423_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2114_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2114 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2115 (
// Equation(s):
// \FD|RAM|ram_block~2115_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2114_combout  & ((\FD|RAM|ram_block~519_q ))) # (!\FD|RAM|ram_block~2114_combout  & (\FD|RAM|ram_block~487_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2114_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~487_q ),
	.datac(\FD|RAM|ram_block~519_q ),
	.datad(\FD|RAM|ram_block~2114_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2115_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2115 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N12
cycloneive_lcell_comb \FD|RAM|ram_block~3512 (
// Equation(s):
// \FD|RAM|ram_block~3512_combout  = !\FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3512_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3512 .lut_mask = 16'h00FF;
defparam \FD|RAM|ram_block~3512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N13
dffeas \FD|RAM|ram_block~71 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~3512_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~71 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
cycloneive_lcell_comb \FD|RAM|ram_block~3513 (
// Equation(s):
// \FD|RAM|ram_block~3513_combout  = !\FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~3513_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~3513 .lut_mask = 16'h00FF;
defparam \FD|RAM|ram_block~3513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N29
dffeas \FD|RAM|ram_block~135 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~3513_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~135 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~135 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N4
cycloneive_lcell_comb \FD|RAM|ram_block~103feeder (
// Equation(s):
// \FD|RAM|ram_block~103feeder_combout  = \FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~103feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~103feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~103feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N5
dffeas \FD|RAM|ram_block~103 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~103 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N7
dffeas \FD|RAM|ram_block~39 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~39 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2111 (
// Equation(s):
// \FD|RAM|ram_block~2111_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~103_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~39_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~103_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~39_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2111_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2111 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2112 (
// Equation(s):
// \FD|RAM|ram_block~2112_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2111_combout  & ((!\FD|RAM|ram_block~135_q ))) # (!\FD|RAM|ram_block~2111_combout  & (!\FD|RAM|ram_block~71_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2111_combout ))))

	.dataa(\FD|RAM|ram_block~71_q ),
	.datab(\FD|RAM|ram_block~135_q ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|RAM|ram_block~2111_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2112_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2112 .lut_mask = 16'h3F50;
defparam \FD|RAM|ram_block~2112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N12
cycloneive_lcell_comb \FD|RAM|ram_block~327feeder (
// Equation(s):
// \FD|RAM|ram_block~327feeder_combout  = \FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~327feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~327feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~327feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N13
dffeas \FD|RAM|ram_block~327 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~327feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~327 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~327 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N1
dffeas \FD|RAM|ram_block~391 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~391 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~391 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N14
cycloneive_lcell_comb \FD|RAM|ram_block~359feeder (
// Equation(s):
// \FD|RAM|ram_block~359feeder_combout  = \FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~359feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~359feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~359feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N15
dffeas \FD|RAM|ram_block~359 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~359feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~359 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~359 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N21
dffeas \FD|RAM|ram_block~295 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~295 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~295 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2109 (
// Equation(s):
// \FD|RAM|ram_block~2109_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~359_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~295_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~359_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~295_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2109_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2109 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2110 (
// Equation(s):
// \FD|RAM|ram_block~2110_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2109_combout  & ((\FD|RAM|ram_block~391_q ))) # (!\FD|RAM|ram_block~2109_combout  & (\FD|RAM|ram_block~327_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2109_combout ))))

	.dataa(\FD|RAM|ram_block~327_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~391_q ),
	.datad(\FD|RAM|ram_block~2109_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2110_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2110 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2113 (
// Equation(s):
// \FD|RAM|ram_block~2113_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout ) # ((\FD|RAM|ram_block~2110_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (!\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~2112_combout )))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2112_combout ),
	.datad(\FD|RAM|ram_block~2110_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2113_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2113 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~2113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2116 (
// Equation(s):
// \FD|RAM|ram_block~2116_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2113_combout  & ((\FD|RAM|ram_block~2115_combout ))) # (!\FD|RAM|ram_block~2113_combout  & (\FD|RAM|ram_block~2108_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2113_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~2108_combout ),
	.datac(\FD|RAM|ram_block~2115_combout ),
	.datad(\FD|RAM|ram_block~2113_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2116_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2116 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2117 (
// Equation(s):
// \FD|RAM|ram_block~2117_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2106_combout ) # ((\FD|ULA|MUX|Mux26~1_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & (((!\FD|ULA|MUX|Mux26~1_combout  & \FD|RAM|ram_block~2116_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~2106_combout ),
	.datac(\FD|ULA|MUX|Mux26~1_combout ),
	.datad(\FD|RAM|ram_block~2116_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2117_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2117 .lut_mask = 16'hADA8;
defparam \FD|RAM|ram_block~2117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1543feeder (
// Equation(s):
// \FD|RAM|ram_block~1543feeder_combout  = \FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1543feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1543feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1543feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N5
dffeas \FD|RAM|ram_block~1543 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1543feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1543 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1543 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N7
dffeas \FD|RAM|ram_block~1479 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1479 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1479 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1511feeder (
// Equation(s):
// \FD|RAM|ram_block~1511feeder_combout  = \FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1511feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1511feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1511feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N9
dffeas \FD|RAM|ram_block~1511 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1511feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1511 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1511 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N13
dffeas \FD|RAM|ram_block~1447 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1447 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1447 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2094 (
// Equation(s):
// \FD|RAM|ram_block~2094_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1511_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1447_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~1511_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1447_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2094_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2094 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2095 (
// Equation(s):
// \FD|RAM|ram_block~2095_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2094_combout  & (\FD|RAM|ram_block~1543_q )) # (!\FD|RAM|ram_block~2094_combout  & ((\FD|RAM|ram_block~1479_q ))))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2094_combout ))))

	.dataa(\FD|RAM|ram_block~1543_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~1479_q ),
	.datad(\FD|RAM|ram_block~2094_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2095_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2095 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1415feeder (
// Equation(s):
// \FD|RAM|ram_block~1415feeder_combout  = \FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1415feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1415feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1415feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N25
dffeas \FD|RAM|ram_block~1415 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1415feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1415 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1415 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N17
dffeas \FD|RAM|ram_block~1383 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1383 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1383 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1351feeder (
// Equation(s):
// \FD|RAM|ram_block~1351feeder_combout  = \FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1351feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1351feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1351feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N1
dffeas \FD|RAM|ram_block~1351 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1351feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1351 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1351 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N5
dffeas \FD|RAM|ram_block~1319 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1319 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1319 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2087 (
// Equation(s):
// \FD|RAM|ram_block~2087_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1351_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1319_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1351_q ),
	.datac(\FD|RAM|ram_block~1319_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2087_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2087 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2088 (
// Equation(s):
// \FD|RAM|ram_block~2088_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2087_combout  & (\FD|RAM|ram_block~1415_q )) # (!\FD|RAM|ram_block~2087_combout  & ((\FD|RAM|ram_block~1383_q ))))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2087_combout ))))

	.dataa(\FD|RAM|ram_block~1415_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1383_q ),
	.datad(\FD|RAM|ram_block~2087_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2088_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2088 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1127feeder (
// Equation(s):
// \FD|RAM|ram_block~1127feeder_combout  = \FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1127feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1127feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1127feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N25
dffeas \FD|RAM|ram_block~1127 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1127feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1127 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1127 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N23
dffeas \FD|RAM|ram_block~1159 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1159 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1159 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1095feeder (
// Equation(s):
// \FD|RAM|ram_block~1095feeder_combout  = \FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1095feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1095feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1095feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N1
dffeas \FD|RAM|ram_block~1095 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1095feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1095_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1095 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1095 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N17
dffeas \FD|RAM|ram_block~1063 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1063_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1063 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1063 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2091 (
// Equation(s):
// \FD|RAM|ram_block~2091_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1095_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1063_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1095_q ),
	.datac(\FD|RAM|ram_block~1063_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2091_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2091 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2092 (
// Equation(s):
// \FD|RAM|ram_block~2092_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2091_combout  & ((\FD|RAM|ram_block~1159_q ))) # (!\FD|RAM|ram_block~2091_combout  & (\FD|RAM|ram_block~1127_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2091_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1127_q ),
	.datac(\FD|RAM|ram_block~1159_q ),
	.datad(\FD|RAM|ram_block~2091_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2092_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2092 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1223feeder (
// Equation(s):
// \FD|RAM|ram_block~1223feeder_combout  = \FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1223feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1223feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1223feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N1
dffeas \FD|RAM|ram_block~1223 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1223feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1223 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1223 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N17
dffeas \FD|RAM|ram_block~1287 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1287 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1287 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1255feeder (
// Equation(s):
// \FD|RAM|ram_block~1255feeder_combout  = \FD|BANCO_REG|saidaB[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1255feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1255feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1255feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N21
dffeas \FD|RAM|ram_block~1255 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1255feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1255 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1255 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N29
dffeas \FD|RAM|ram_block~1191 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1191 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1191 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2089 (
// Equation(s):
// \FD|RAM|ram_block~2089_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1255_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1191_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1255_q ),
	.datac(\FD|RAM|ram_block~1191_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2089_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2089 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2090 (
// Equation(s):
// \FD|RAM|ram_block~2090_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2089_combout  & ((\FD|RAM|ram_block~1287_q ))) # (!\FD|RAM|ram_block~2089_combout  & (\FD|RAM|ram_block~1223_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2089_combout ))))

	.dataa(\FD|RAM|ram_block~1223_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~1287_q ),
	.datad(\FD|RAM|ram_block~2089_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2090_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2090 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2093 (
// Equation(s):
// \FD|RAM|ram_block~2093_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (\FD|ULA|MUX|Mux29~1_combout )) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2090_combout ))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (\FD|RAM|ram_block~2092_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2092_combout ),
	.datad(\FD|RAM|ram_block~2090_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2093_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2093 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~2093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2096 (
// Equation(s):
// \FD|RAM|ram_block~2096_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2093_combout  & (\FD|RAM|ram_block~2095_combout )) # (!\FD|RAM|ram_block~2093_combout  & ((\FD|RAM|ram_block~2088_combout ))))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2093_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~2095_combout ),
	.datac(\FD|RAM|ram_block~2088_combout ),
	.datad(\FD|RAM|ram_block~2093_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2096_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2096 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2128 (
// Equation(s):
// \FD|RAM|ram_block~2128_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2117_combout  & (\FD|RAM|ram_block~2127_combout )) # (!\FD|RAM|ram_block~2117_combout  & ((\FD|RAM|ram_block~2096_combout ))))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (((\FD|RAM|ram_block~2117_combout ))))

	.dataa(\FD|RAM|ram_block~2127_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~2117_combout ),
	.datad(\FD|RAM|ram_block~2096_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2128_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2128 .lut_mask = 16'hBCB0;
defparam \FD|RAM|ram_block~2128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[0]~2 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[0]~2_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (((\FD|comb~0_combout  & \FD|RAM|ram_block~2128_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (\FD|ULA|MUX|Mux31~1_combout ))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\UCFD|HAB_LE_MEM~0_combout ),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~2128_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[0]~2 .lut_mask = 16'hE222;
defparam \FD|MUX_ULA_MEM|q[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y34_N3
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[22] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[21]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N2
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[21]~12 (
// Equation(s):
// \FD|BANCO_REG|saidaA[21]~12_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0_bypass [22]))) # (!\FD|BANCO_REG|Mux31~1_combout  & 
// (\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a11 ))))

	.dataa(\FD|BANCO_REG|Mux31~1_combout ),
	.datab(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [22]),
	.datad(\FD|BANCO_REG|Equal0~0_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[21]~12_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[21]~12 .lut_mask = 16'hE400;
defparam \FD|BANCO_REG|saidaA[21]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N8
cycloneive_lcell_comb \FD|ULA|MUX|Mux10~0 (
// Equation(s):
// \FD|ULA|MUX|Mux10~0_combout  = \FD|MUX_RT_IMM|q[21]~26_combout  $ (\FD|UC_ULA|q[2]~1_combout  $ (((\FD|UC_ULA|q[1]~0_combout  & \FD|ULA|SOMA|CarryOut[20]~20_combout ))))

	.dataa(\FD|MUX_RT_IMM|q[21]~26_combout ),
	.datab(\FD|UC_ULA|q[1]~0_combout ),
	.datac(\FD|UC_ULA|q[2]~1_combout ),
	.datad(\FD|ULA|SOMA|CarryOut[20]~20_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux10~0 .lut_mask = 16'h965A;
defparam \FD|ULA|MUX|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N10
cycloneive_lcell_comb \FD|ULA|MUX|Mux10~1 (
// Equation(s):
// \FD|ULA|MUX|Mux10~1_combout  = (\FD|BANCO_REG|saidaA[21]~12_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|UC_ULA|q[0]~2_combout ) # (\FD|ULA|MUX|Mux10~0_combout ))))) # (!\FD|BANCO_REG|saidaA[21]~12_combout  & (\FD|ULA|MUX|Mux10~0_combout  & 
// (\FD|UC_ULA|q[0]~2_combout  $ (\FD|UC_ULA|q[1]~0_combout ))))

	.dataa(\FD|BANCO_REG|saidaA[21]~12_combout ),
	.datab(\FD|UC_ULA|q[0]~2_combout ),
	.datac(\FD|ULA|MUX|Mux10~0_combout ),
	.datad(\FD|UC_ULA|q[1]~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux10~1 .lut_mask = 16'h12E8;
defparam \FD|ULA|MUX|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N20
cycloneive_lcell_comb \FD|DECODER|LessThan0~3 (
// Equation(s):
// \FD|DECODER|LessThan0~3_combout  = (!\FD|ULA|MUX|Mux10~1_combout  & (!\FD|ULA|MUX|Mux8~1_combout  & (!\FD|ULA|MUX|Mux9~1_combout  & !\FD|ULA|MUX|Mux7~1_combout )))

	.dataa(\FD|ULA|MUX|Mux10~1_combout ),
	.datab(\FD|ULA|MUX|Mux8~1_combout ),
	.datac(\FD|ULA|MUX|Mux9~1_combout ),
	.datad(\FD|ULA|MUX|Mux7~1_combout ),
	.cin(gnd),
	.combout(\FD|DECODER|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \FD|DECODER|LessThan0~3 .lut_mask = 16'h0001;
defparam \FD|DECODER|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N26
cycloneive_lcell_comb \FD|DECODER|LessThan0~1 (
// Equation(s):
// \FD|DECODER|LessThan0~1_combout  = (!\FD|ULA|MUX|Mux13~1_combout  & !\FD|ULA|MUX|Mux14~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|ULA|MUX|Mux13~1_combout ),
	.datad(\FD|ULA|MUX|Mux14~1_combout ),
	.cin(gnd),
	.combout(\FD|DECODER|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|DECODER|LessThan0~1 .lut_mask = 16'h000F;
defparam \FD|DECODER|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N28
cycloneive_lcell_comb \FD|DECODER|LessThan0~0 (
// Equation(s):
// \FD|DECODER|LessThan0~0_combout  = (!\FD|ULA|MUX|Mux15~1_combout  & (!\FD|ULA|MUX|Mux21~1_combout  & (!\FD|ULA|MUX|Mux16~1_combout  & !\FD|ULA|MUX|Mux17~1_combout )))

	.dataa(\FD|ULA|MUX|Mux15~1_combout ),
	.datab(\FD|ULA|MUX|Mux21~1_combout ),
	.datac(\FD|ULA|MUX|Mux16~1_combout ),
	.datad(\FD|ULA|MUX|Mux17~1_combout ),
	.cin(gnd),
	.combout(\FD|DECODER|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|DECODER|LessThan0~0 .lut_mask = 16'h0001;
defparam \FD|DECODER|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N24
cycloneive_lcell_comb \FD|DECODER|LessThan0~2 (
// Equation(s):
// \FD|DECODER|LessThan0~2_combout  = (\FD|DECODER|LessThan0~1_combout  & (\FD|DECODER|LessThan0~0_combout  & (!\FD|ULA|MUX|Mux11~1_combout  & !\FD|ULA|MUX|Mux12~1_combout )))

	.dataa(\FD|DECODER|LessThan0~1_combout ),
	.datab(\FD|DECODER|LessThan0~0_combout ),
	.datac(\FD|ULA|MUX|Mux11~1_combout ),
	.datad(\FD|ULA|MUX|Mux12~1_combout ),
	.cin(gnd),
	.combout(\FD|DECODER|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|DECODER|LessThan0~2 .lut_mask = 16'h0008;
defparam \FD|DECODER|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N4
cycloneive_lcell_comb \FD|DECODER|LessThan0~4 (
// Equation(s):
// \FD|DECODER|LessThan0~4_combout  = (!\FD|ULA|MUX|Mux6~1_combout  & (!\FD|ULA|MUX|Mux4~1_combout  & (!\FD|ULA|MUX|Mux5~1_combout  & !\FD|ULA|MUX|Mux3~1_combout )))

	.dataa(\FD|ULA|MUX|Mux6~1_combout ),
	.datab(\FD|ULA|MUX|Mux4~1_combout ),
	.datac(\FD|ULA|MUX|Mux5~1_combout ),
	.datad(\FD|ULA|MUX|Mux3~1_combout ),
	.cin(gnd),
	.combout(\FD|DECODER|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \FD|DECODER|LessThan0~4 .lut_mask = 16'h0001;
defparam \FD|DECODER|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N26
cycloneive_lcell_comb \FD|DECODER|LessThan0~5 (
// Equation(s):
// \FD|DECODER|LessThan0~5_combout  = (!\FD|ULA|MUX|Mux20~1_combout  & !\FD|ULA|MUX|Mux19~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|ULA|MUX|Mux20~1_combout ),
	.datad(\FD|ULA|MUX|Mux19~1_combout ),
	.cin(gnd),
	.combout(\FD|DECODER|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \FD|DECODER|LessThan0~5 .lut_mask = 16'h000F;
defparam \FD|DECODER|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N20
cycloneive_lcell_comb \FD|DECODER|LessThan0~6 (
// Equation(s):
// \FD|DECODER|LessThan0~6_combout  = (\FD|DECODER|LessThan0~5_combout  & (!\FD|ULA|MUX|Mux2~1_combout  & (!\FD|ULA|MUX|Mux1~1_combout  & !\FD|ULA|MUX|Mux18~1_combout )))

	.dataa(\FD|DECODER|LessThan0~5_combout ),
	.datab(\FD|ULA|MUX|Mux2~1_combout ),
	.datac(\FD|ULA|MUX|Mux1~1_combout ),
	.datad(\FD|ULA|MUX|Mux18~1_combout ),
	.cin(gnd),
	.combout(\FD|DECODER|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \FD|DECODER|LessThan0~6 .lut_mask = 16'h0002;
defparam \FD|DECODER|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N8
cycloneive_lcell_comb \FD|DECODER|LessThan0~7 (
// Equation(s):
// \FD|DECODER|LessThan0~7_combout  = (\FD|DECODER|LessThan0~3_combout  & (\FD|DECODER|LessThan0~2_combout  & (\FD|DECODER|LessThan0~4_combout  & \FD|DECODER|LessThan0~6_combout )))

	.dataa(\FD|DECODER|LessThan0~3_combout ),
	.datab(\FD|DECODER|LessThan0~2_combout ),
	.datac(\FD|DECODER|LessThan0~4_combout ),
	.datad(\FD|DECODER|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\FD|DECODER|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \FD|DECODER|LessThan0~7 .lut_mask = 16'h8000;
defparam \FD|DECODER|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N12
cycloneive_lcell_comb \FD|comb~0 (
// Equation(s):
// \FD|comb~0_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (\FD|DECODER|LessThan0~7_combout  & ((!\FD|DECODER|LessThan0~10_combout ) # (!\FD|ULA|MUX|Mux22~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux22~1_combout ),
	.datab(\UCFD|HAB_LE_MEM~0_combout ),
	.datac(\FD|DECODER|LessThan0~7_combout ),
	.datad(\FD|DECODER|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\FD|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comb~0 .lut_mask = 16'h40C0;
defparam \FD|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N18
cycloneive_lcell_comb \FD|RAM|ram_block~912feeder (
// Equation(s):
// \FD|RAM|ram_block~912feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~912feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~912feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~912feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N19
dffeas \FD|RAM|ram_block~912 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~912feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~912 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~912 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N29
dffeas \FD|RAM|ram_block~656 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~656 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~656 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2472 (
// Equation(s):
// \FD|RAM|ram_block~2472_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~912_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~656_q )))))

	.dataa(\FD|RAM|ram_block~912_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~656_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2472_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2472 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1040feeder (
// Equation(s):
// \FD|RAM|ram_block~1040feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1040feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1040feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1040feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N25
dffeas \FD|RAM|ram_block~1040 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1040feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1040_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1040 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1040 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N25
dffeas \FD|RAM|ram_block~784 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~784 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~784 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2473 (
// Equation(s):
// \FD|RAM|ram_block~2473_combout  = (\FD|RAM|ram_block~2472_combout  & ((\FD|RAM|ram_block~1040_q ) # ((!\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|RAM|ram_block~2472_combout  & (((\FD|RAM|ram_block~784_q  & \FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|RAM|ram_block~2472_combout ),
	.datab(\FD|RAM|ram_block~1040_q ),
	.datac(\FD|RAM|ram_block~784_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2473_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2473 .lut_mask = 16'hD8AA;
defparam \FD|RAM|ram_block~2473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N18
cycloneive_lcell_comb \FD|RAM|ram_block~976feeder (
// Equation(s):
// \FD|RAM|ram_block~976feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~976feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~976feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~976feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N19
dffeas \FD|RAM|ram_block~976 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~976feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~976 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~976 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N9
dffeas \FD|RAM|ram_block~720 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~720 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~720 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N4
cycloneive_lcell_comb \FD|RAM|ram_block~848feeder (
// Equation(s):
// \FD|RAM|ram_block~848feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~848feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~848feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~848feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N5
dffeas \FD|RAM|ram_block~848 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~848feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~848 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~848 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N7
dffeas \FD|RAM|ram_block~592 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~592 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~592 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2465 (
// Equation(s):
// \FD|RAM|ram_block~2465_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~848_q ) # ((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (((\FD|RAM|ram_block~592_q  & !\FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~848_q ),
	.datac(\FD|RAM|ram_block~592_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2465_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2465 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2466 (
// Equation(s):
// \FD|RAM|ram_block~2466_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2465_combout  & (\FD|RAM|ram_block~976_q )) # (!\FD|RAM|ram_block~2465_combout  & ((\FD|RAM|ram_block~720_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2465_combout ))))

	.dataa(\FD|RAM|ram_block~976_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~720_q ),
	.datad(\FD|RAM|ram_block~2465_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2466_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2466 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N28
cycloneive_lcell_comb \FD|RAM|ram_block~752feeder (
// Equation(s):
// \FD|RAM|ram_block~752feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~752feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~752feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~752feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N29
dffeas \FD|RAM|ram_block~752 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~752feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~752 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~752 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N7
dffeas \FD|RAM|ram_block~624 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~624 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~624 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2467 (
// Equation(s):
// \FD|RAM|ram_block~2467_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~752_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~624_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~752_q ),
	.datac(\FD|RAM|ram_block~624_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2467_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2467 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N4
cycloneive_lcell_comb \FD|RAM|ram_block~880feeder (
// Equation(s):
// \FD|RAM|ram_block~880feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~880feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~880feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~880feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y29_N5
dffeas \FD|RAM|ram_block~880 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~880feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~880 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~880 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N23
dffeas \FD|RAM|ram_block~1008 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1008 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1008 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2468 (
// Equation(s):
// \FD|RAM|ram_block~2468_combout  = (\FD|RAM|ram_block~2467_combout  & (((\FD|RAM|ram_block~1008_q ) # (!\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|RAM|ram_block~2467_combout  & (\FD|RAM|ram_block~880_q  & ((\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~2467_combout ),
	.datab(\FD|RAM|ram_block~880_q ),
	.datac(\FD|RAM|ram_block~1008_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2468_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2468 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~2468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N16
cycloneive_lcell_comb \FD|RAM|ram_block~816feeder (
// Equation(s):
// \FD|RAM|ram_block~816feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~816feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~816feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~816feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N17
dffeas \FD|RAM|ram_block~816 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~816feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~816 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~816 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N11
dffeas \FD|RAM|ram_block~944 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~944 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~944 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N8
cycloneive_lcell_comb \FD|RAM|ram_block~688feeder (
// Equation(s):
// \FD|RAM|ram_block~688feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~688feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~688feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~688feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N9
dffeas \FD|RAM|ram_block~688 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~688feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~688 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~688 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N9
dffeas \FD|RAM|ram_block~560 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~560 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~560 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2469 (
// Equation(s):
// \FD|RAM|ram_block~2469_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~688_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~560_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~688_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~560_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2469_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2469 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2470 (
// Equation(s):
// \FD|RAM|ram_block~2470_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2469_combout  & ((\FD|RAM|ram_block~944_q ))) # (!\FD|RAM|ram_block~2469_combout  & (\FD|RAM|ram_block~816_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2469_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~816_q ),
	.datac(\FD|RAM|ram_block~944_q ),
	.datad(\FD|RAM|ram_block~2469_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2470_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2470 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2471 (
// Equation(s):
// \FD|RAM|ram_block~2471_combout  = (\FD|ULA|MUX|Mux31~1_combout  & (((\FD|ULA|MUX|Mux30~1_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & ((\FD|ULA|MUX|Mux30~1_combout  & (\FD|RAM|ram_block~2468_combout )) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// ((\FD|RAM|ram_block~2470_combout )))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~2468_combout ),
	.datac(\FD|RAM|ram_block~2470_combout ),
	.datad(\FD|ULA|MUX|Mux30~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2471_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2471 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2474 (
// Equation(s):
// \FD|RAM|ram_block~2474_combout  = (\FD|RAM|ram_block~2471_combout  & ((\FD|RAM|ram_block~2473_combout ) # ((!\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|RAM|ram_block~2471_combout  & (((\FD|RAM|ram_block~2466_combout  & \FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~2473_combout ),
	.datab(\FD|RAM|ram_block~2466_combout ),
	.datac(\FD|RAM|ram_block~2471_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2474_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2474 .lut_mask = 16'hACF0;
defparam \FD|RAM|ram_block~2474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1936feeder (
// Equation(s):
// \FD|RAM|ram_block~1936feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1936feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1936feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1936feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N1
dffeas \FD|RAM|ram_block~1936 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1936feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1936 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1936 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N7
dffeas \FD|RAM|ram_block~2064 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2064_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2064 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2064 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1808feeder (
// Equation(s):
// \FD|RAM|ram_block~1808feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1808feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1808feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1808feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N13
dffeas \FD|RAM|ram_block~1808 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1808feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1808 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1808 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N19
dffeas \FD|RAM|ram_block~1680 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1680 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1680 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2503 (
// Equation(s):
// \FD|RAM|ram_block~2503_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1808_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1680_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|RAM|ram_block~1808_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1680_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2503_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2503 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2504 (
// Equation(s):
// \FD|RAM|ram_block~2504_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2503_combout  & ((\FD|RAM|ram_block~2064_q ))) # (!\FD|RAM|ram_block~2503_combout  & (\FD|RAM|ram_block~1936_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2503_combout ))))

	.dataa(\FD|RAM|ram_block~1936_q ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2064_q ),
	.datad(\FD|RAM|ram_block~2503_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2504_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2504 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1872feeder (
// Equation(s):
// \FD|RAM|ram_block~1872feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1872feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1872feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1872feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N5
dffeas \FD|RAM|ram_block~1872 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1872feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1872 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1872 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N15
dffeas \FD|RAM|ram_block~2000 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2000 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N30
cycloneive_lcell_comb \FD|RAM|ram_block~1744feeder (
// Equation(s):
// \FD|RAM|ram_block~1744feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1744feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1744feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1744feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N31
dffeas \FD|RAM|ram_block~1744 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1744feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1744 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1744 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N11
dffeas \FD|RAM|ram_block~1616 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1616 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1616 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2498 (
// Equation(s):
// \FD|RAM|ram_block~2498_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1744_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1616_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1744_q ),
	.datac(\FD|RAM|ram_block~1616_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2498_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2498 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2499 (
// Equation(s):
// \FD|RAM|ram_block~2499_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2498_combout  & ((\FD|RAM|ram_block~2000_q ))) # (!\FD|RAM|ram_block~2498_combout  & (\FD|RAM|ram_block~1872_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2498_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~1872_q ),
	.datac(\FD|RAM|ram_block~2000_q ),
	.datad(\FD|RAM|ram_block~2498_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2499_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2499 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N31
dffeas \FD|RAM|ram_block~1584 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1584 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1584 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1840feeder (
// Equation(s):
// \FD|RAM|ram_block~1840feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1840feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1840feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1840feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N13
dffeas \FD|RAM|ram_block~1840 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1840feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1840 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1840 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2500 (
// Equation(s):
// \FD|RAM|ram_block~2500_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (\FD|ULA|MUX|Mux28~1_combout )) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~1840_q ))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (\FD|RAM|ram_block~1584_q ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~1584_q ),
	.datad(\FD|RAM|ram_block~1840_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2500_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2500 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~2500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1712feeder (
// Equation(s):
// \FD|RAM|ram_block~1712feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1712feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1712feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1712feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N9
dffeas \FD|RAM|ram_block~1712 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1712feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1712 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1712 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N23
dffeas \FD|RAM|ram_block~1968 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1968 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1968 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2501 (
// Equation(s):
// \FD|RAM|ram_block~2501_combout  = (\FD|RAM|ram_block~2500_combout  & (((\FD|RAM|ram_block~1968_q ) # (!\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|RAM|ram_block~2500_combout  & (\FD|RAM|ram_block~1712_q  & ((\FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|RAM|ram_block~2500_combout ),
	.datab(\FD|RAM|ram_block~1712_q ),
	.datac(\FD|RAM|ram_block~1968_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2501_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2501 .lut_mask = 16'hE4AA;
defparam \FD|RAM|ram_block~2501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2502 (
// Equation(s):
// \FD|RAM|ram_block~2502_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2499_combout ) # ((\FD|ULA|MUX|Mux30~1_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & (((\FD|RAM|ram_block~2501_combout  & !\FD|ULA|MUX|Mux30~1_combout ))))

	.dataa(\FD|RAM|ram_block~2499_combout ),
	.datab(\FD|RAM|ram_block~2501_combout ),
	.datac(\FD|ULA|MUX|Mux31~1_combout ),
	.datad(\FD|ULA|MUX|Mux30~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2502_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2502 .lut_mask = 16'hF0AC;
defparam \FD|RAM|ram_block~2502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2032feeder (
// Equation(s):
// \FD|RAM|ram_block~2032feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2032feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2032feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2032feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N23
dffeas \FD|RAM|ram_block~2032 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2032feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2032_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2032 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2032 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y35_N17
dffeas \FD|RAM|ram_block~1776 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1776 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1776 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N14
cycloneive_lcell_comb \FD|RAM|ram_block~1904feeder (
// Equation(s):
// \FD|RAM|ram_block~1904feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1904feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1904feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1904feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N15
dffeas \FD|RAM|ram_block~1904 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1904feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1904 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1904 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y34_N1
dffeas \FD|RAM|ram_block~1648 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1648 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1648 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2496 (
// Equation(s):
// \FD|RAM|ram_block~2496_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1904_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1648_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1904_q ),
	.datac(\FD|RAM|ram_block~1648_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2496_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2496 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2497 (
// Equation(s):
// \FD|RAM|ram_block~2497_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2496_combout  & (\FD|RAM|ram_block~2032_q )) # (!\FD|RAM|ram_block~2496_combout  & ((\FD|RAM|ram_block~1776_q ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2496_combout ))))

	.dataa(\FD|RAM|ram_block~2032_q ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1776_q ),
	.datad(\FD|RAM|ram_block~2496_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2497_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2497 .lut_mask = 16'hBBC0;
defparam \FD|RAM|ram_block~2497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2505 (
// Equation(s):
// \FD|RAM|ram_block~2505_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2502_combout  & (\FD|RAM|ram_block~2504_combout )) # (!\FD|RAM|ram_block~2502_combout  & ((\FD|RAM|ram_block~2497_combout ))))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2502_combout ))))

	.dataa(\FD|RAM|ram_block~2504_combout ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~2502_combout ),
	.datad(\FD|RAM|ram_block~2497_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2505_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2505 .lut_mask = 16'hBCB0;
defparam \FD|RAM|ram_block~2505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1488feeder (
// Equation(s):
// \FD|RAM|ram_block~1488feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1488feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1488feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1488feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N25
dffeas \FD|RAM|ram_block~1488 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1488feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1488 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1488 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N23
dffeas \FD|RAM|ram_block~1552 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1552 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1552 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1520feeder (
// Equation(s):
// \FD|RAM|ram_block~1520feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1520feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1520feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1520feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N19
dffeas \FD|RAM|ram_block~1520 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1520feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1520 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1520 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N13
dffeas \FD|RAM|ram_block~1456 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1456 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1456 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2482 (
// Equation(s):
// \FD|RAM|ram_block~2482_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1520_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1456_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1520_q ),
	.datac(\FD|RAM|ram_block~1456_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2482_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2482 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2483 (
// Equation(s):
// \FD|RAM|ram_block~2483_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2482_combout  & ((\FD|RAM|ram_block~1552_q ))) # (!\FD|RAM|ram_block~2482_combout  & (\FD|RAM|ram_block~1488_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2482_combout ))))

	.dataa(\FD|RAM|ram_block~1488_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~1552_q ),
	.datad(\FD|RAM|ram_block~2482_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2483_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2483 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N22
cycloneive_lcell_comb \FD|RAM|ram_block~1392feeder (
// Equation(s):
// \FD|RAM|ram_block~1392feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1392feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1392feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1392feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N23
dffeas \FD|RAM|ram_block~1392 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1392feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1392 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1392 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1424feeder (
// Equation(s):
// \FD|RAM|ram_block~1424feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1424feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1424feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1424feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N5
dffeas \FD|RAM|ram_block~1424 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1424feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1424 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1424 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1360feeder (
// Equation(s):
// \FD|RAM|ram_block~1360feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1360feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1360feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1360feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N17
dffeas \FD|RAM|ram_block~1360 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1360feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1360 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1360 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N19
dffeas \FD|RAM|ram_block~1328 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1328 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1328 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2475 (
// Equation(s):
// \FD|RAM|ram_block~2475_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1360_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1328_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1360_q ),
	.datac(\FD|RAM|ram_block~1328_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2475_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2475 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2476 (
// Equation(s):
// \FD|RAM|ram_block~2476_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2475_combout  & ((\FD|RAM|ram_block~1424_q ))) # (!\FD|RAM|ram_block~2475_combout  & (\FD|RAM|ram_block~1392_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2475_combout ))))

	.dataa(\FD|RAM|ram_block~1392_q ),
	.datab(\FD|RAM|ram_block~1424_q ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|RAM|ram_block~2475_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2476_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2476 .lut_mask = 16'hCFA0;
defparam \FD|RAM|ram_block~2476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1232feeder (
// Equation(s):
// \FD|RAM|ram_block~1232feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1232feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1232feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1232feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N1
dffeas \FD|RAM|ram_block~1232 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1232feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1232 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1232 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N23
dffeas \FD|RAM|ram_block~1296 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1296 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1296 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1264feeder (
// Equation(s):
// \FD|RAM|ram_block~1264feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1264feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1264feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1264feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N5
dffeas \FD|RAM|ram_block~1264 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1264feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1264 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1264 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N13
dffeas \FD|RAM|ram_block~1200 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1200 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1200 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2477 (
// Equation(s):
// \FD|RAM|ram_block~2477_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1264_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1200_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1264_q ),
	.datac(\FD|RAM|ram_block~1200_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2477_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2477 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2478 (
// Equation(s):
// \FD|RAM|ram_block~2478_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2477_combout  & ((\FD|RAM|ram_block~1296_q ))) # (!\FD|RAM|ram_block~2477_combout  & (\FD|RAM|ram_block~1232_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2477_combout ))))

	.dataa(\FD|RAM|ram_block~1232_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~1296_q ),
	.datad(\FD|RAM|ram_block~2477_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2478_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2478 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1136feeder (
// Equation(s):
// \FD|RAM|ram_block~1136feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1136feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1136feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1136feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N9
dffeas \FD|RAM|ram_block~1136 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1136feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1136 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1136 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N15
dffeas \FD|RAM|ram_block~1168 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1168 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1168 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N8
cycloneive_lcell_comb \FD|RAM|ram_block~1104feeder (
// Equation(s):
// \FD|RAM|ram_block~1104feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1104feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1104feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1104feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N9
dffeas \FD|RAM|ram_block~1104 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1104 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1104 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N17
dffeas \FD|RAM|ram_block~1072 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1072_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1072 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1072 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2479 (
// Equation(s):
// \FD|RAM|ram_block~2479_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1104_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1072_q )))))

	.dataa(\FD|RAM|ram_block~1104_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1072_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2479_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2479 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2480 (
// Equation(s):
// \FD|RAM|ram_block~2480_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2479_combout  & ((\FD|RAM|ram_block~1168_q ))) # (!\FD|RAM|ram_block~2479_combout  & (\FD|RAM|ram_block~1136_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2479_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1136_q ),
	.datac(\FD|RAM|ram_block~1168_q ),
	.datad(\FD|RAM|ram_block~2479_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2480_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2480 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2481 (
// Equation(s):
// \FD|RAM|ram_block~2481_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (\FD|ULA|MUX|Mux29~1_combout )) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~2478_combout )) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// ((\FD|RAM|ram_block~2480_combout )))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2478_combout ),
	.datad(\FD|RAM|ram_block~2480_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2481_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2481 .lut_mask = 16'hD9C8;
defparam \FD|RAM|ram_block~2481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2484 (
// Equation(s):
// \FD|RAM|ram_block~2484_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2481_combout  & (\FD|RAM|ram_block~2483_combout )) # (!\FD|RAM|ram_block~2481_combout  & ((\FD|RAM|ram_block~2476_combout ))))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2481_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~2483_combout ),
	.datac(\FD|RAM|ram_block~2476_combout ),
	.datad(\FD|RAM|ram_block~2481_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2484_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2484 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N30
cycloneive_lcell_comb \FD|RAM|ram_block~240feeder (
// Equation(s):
// \FD|RAM|ram_block~240feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~240feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~240feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~240feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N31
dffeas \FD|RAM|ram_block~240 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~240feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~240 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~240 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N31
dffeas \FD|RAM|ram_block~272 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~272 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~272 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N28
cycloneive_lcell_comb \FD|RAM|ram_block~208feeder (
// Equation(s):
// \FD|RAM|ram_block~208feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~208feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~208feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~208feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N29
dffeas \FD|RAM|ram_block~208 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~208feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~208 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~208 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N1
dffeas \FD|RAM|ram_block~176 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~176 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~176 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2485 (
// Equation(s):
// \FD|RAM|ram_block~2485_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~208_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~176_q )))))

	.dataa(\FD|RAM|ram_block~208_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~176_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2485_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2485 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2486 (
// Equation(s):
// \FD|RAM|ram_block~2486_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2485_combout  & ((\FD|RAM|ram_block~272_q ))) # (!\FD|RAM|ram_block~2485_combout  & (\FD|RAM|ram_block~240_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2485_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~240_q ),
	.datac(\FD|RAM|ram_block~272_q ),
	.datad(\FD|RAM|ram_block~2485_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2486_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2486 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N4
cycloneive_lcell_comb \FD|RAM|ram_block~496feeder (
// Equation(s):
// \FD|RAM|ram_block~496feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~496feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~496feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~496feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N5
dffeas \FD|RAM|ram_block~496 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~496feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~496 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~496 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N3
dffeas \FD|RAM|ram_block~528 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~528 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~528 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
cycloneive_lcell_comb \FD|RAM|ram_block~464feeder (
// Equation(s):
// \FD|RAM|ram_block~464feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~464feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~464feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~464feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N11
dffeas \FD|RAM|ram_block~464 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~464feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~464 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~464 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N17
dffeas \FD|RAM|ram_block~432 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~432 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~432 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2492 (
// Equation(s):
// \FD|RAM|ram_block~2492_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~464_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~432_q )))))

	.dataa(\FD|RAM|ram_block~464_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~432_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2492_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2492 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2493 (
// Equation(s):
// \FD|RAM|ram_block~2493_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2492_combout  & ((\FD|RAM|ram_block~528_q ))) # (!\FD|RAM|ram_block~2492_combout  & (\FD|RAM|ram_block~496_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2492_combout ))))

	.dataa(\FD|RAM|ram_block~496_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~528_q ),
	.datad(\FD|RAM|ram_block~2492_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2493_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2493 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneive_lcell_comb \FD|RAM|ram_block~80feeder (
// Equation(s):
// \FD|RAM|ram_block~80feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~80feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~80feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~80feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N9
dffeas \FD|RAM|ram_block~80 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~80feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~80 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N23
dffeas \FD|RAM|ram_block~144 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~144 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~144 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N4
cycloneive_lcell_comb \FD|RAM|ram_block~112feeder (
// Equation(s):
// \FD|RAM|ram_block~112feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~112feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~112feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~112feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N5
dffeas \FD|RAM|ram_block~112 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~112 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N3
dffeas \FD|RAM|ram_block~48 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~48 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2489 (
// Equation(s):
// \FD|RAM|ram_block~2489_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~112_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~48_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~112_q ),
	.datac(\FD|RAM|ram_block~48_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2489_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2489 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2490 (
// Equation(s):
// \FD|RAM|ram_block~2490_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2489_combout  & ((\FD|RAM|ram_block~144_q ))) # (!\FD|RAM|ram_block~2489_combout  & (\FD|RAM|ram_block~80_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2489_combout ))))

	.dataa(\FD|RAM|ram_block~80_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~144_q ),
	.datad(\FD|RAM|ram_block~2489_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2490_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2490 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N22
cycloneive_lcell_comb \FD|RAM|ram_block~336feeder (
// Equation(s):
// \FD|RAM|ram_block~336feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~336feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~336feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~336feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N23
dffeas \FD|RAM|ram_block~336 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~336feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~336 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~336 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N13
dffeas \FD|RAM|ram_block~400 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~400 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~400 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N2
cycloneive_lcell_comb \FD|RAM|ram_block~368feeder (
// Equation(s):
// \FD|RAM|ram_block~368feeder_combout  = \FD|BANCO_REG|saidaB[9]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~368feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~368feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~368feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N3
dffeas \FD|RAM|ram_block~368 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~368feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~368 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~368 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N7
dffeas \FD|RAM|ram_block~304 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~304 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~304 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2487 (
// Equation(s):
// \FD|RAM|ram_block~2487_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~368_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~304_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~368_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~304_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2487_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2487 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2488 (
// Equation(s):
// \FD|RAM|ram_block~2488_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2487_combout  & ((\FD|RAM|ram_block~400_q ))) # (!\FD|RAM|ram_block~2487_combout  & (\FD|RAM|ram_block~336_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2487_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~336_q ),
	.datac(\FD|RAM|ram_block~400_q ),
	.datad(\FD|RAM|ram_block~2487_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2488_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2488 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2491 (
// Equation(s):
// \FD|RAM|ram_block~2491_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout ) # ((\FD|RAM|ram_block~2488_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & (!\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~2490_combout )))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2490_combout ),
	.datad(\FD|RAM|ram_block~2488_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2491_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2491 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~2491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2494 (
// Equation(s):
// \FD|RAM|ram_block~2494_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2491_combout  & ((\FD|RAM|ram_block~2493_combout ))) # (!\FD|RAM|ram_block~2491_combout  & (\FD|RAM|ram_block~2486_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2491_combout ))))

	.dataa(\FD|RAM|ram_block~2486_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~2493_combout ),
	.datad(\FD|RAM|ram_block~2491_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2494_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2494 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2495 (
// Equation(s):
// \FD|RAM|ram_block~2495_combout  = (\FD|ULA|MUX|Mux26~1_combout  & ((\FD|ULA|MUX|Mux27~1_combout ) # ((\FD|RAM|ram_block~2484_combout )))) # (!\FD|ULA|MUX|Mux26~1_combout  & (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2494_combout ))))

	.dataa(\FD|ULA|MUX|Mux26~1_combout ),
	.datab(\FD|ULA|MUX|Mux27~1_combout ),
	.datac(\FD|RAM|ram_block~2484_combout ),
	.datad(\FD|RAM|ram_block~2494_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2495_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2495 .lut_mask = 16'hB9A8;
defparam \FD|RAM|ram_block~2495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2506 (
// Equation(s):
// \FD|RAM|ram_block~2506_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2495_combout  & ((\FD|RAM|ram_block~2505_combout ))) # (!\FD|RAM|ram_block~2495_combout  & (\FD|RAM|ram_block~2474_combout )))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2495_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~2474_combout ),
	.datac(\FD|RAM|ram_block~2505_combout ),
	.datad(\FD|RAM|ram_block~2495_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2506_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2506 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N18
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[9]~26 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[9]~26_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (\FD|comb~0_combout  & ((\FD|RAM|ram_block~2506_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (((\FD|ULA|MUX|Mux22~1_combout ))))

	.dataa(\FD|comb~0_combout ),
	.datab(\UCFD|HAB_LE_MEM~0_combout ),
	.datac(\FD|ULA|MUX|Mux22~1_combout ),
	.datad(\FD|RAM|ram_block~2506_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[9]~26_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[9]~26 .lut_mask = 16'hB830;
defparam \FD|MUX_ULA_MEM|q[9]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N31
dffeas \FD|BANCO_REG|registrador_rtl_0_bypass[34] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[9]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N30
cycloneive_lcell_comb \FD|BANCO_REG|saidaA[9]~24 (
// Equation(s):
// \FD|BANCO_REG|saidaA[9]~24_combout  = (\FD|BANCO_REG|Equal0~0_combout  & ((\FD|BANCO_REG|Mux31~1_combout  & (\FD|BANCO_REG|registrador_rtl_0_bypass [34])) # (!\FD|BANCO_REG|Mux31~1_combout  & ((\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a23 
// )))))

	.dataa(\FD|BANCO_REG|Equal0~0_combout ),
	.datab(\FD|BANCO_REG|Mux31~1_combout ),
	.datac(\FD|BANCO_REG|registrador_rtl_0_bypass [34]),
	.datad(\FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|saidaA[9]~24_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|saidaA[9]~24 .lut_mask = 16'hA280;
defparam \FD|BANCO_REG|saidaA[9]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N24
cycloneive_lcell_comb \FD|ULA|MUX|Mux22~0 (
// Equation(s):
// \FD|ULA|MUX|Mux22~0_combout  = \FD|UC_ULA|q[2]~1_combout  $ (\FD|MUX_RT_IMM|q[9]~43_combout  $ (((\FD|ULA|SOMA|CarryOut[8]~8_combout  & \FD|UC_ULA|q[1]~0_combout ))))

	.dataa(\FD|ULA|SOMA|CarryOut[8]~8_combout ),
	.datab(\FD|UC_ULA|q[2]~1_combout ),
	.datac(\FD|MUX_RT_IMM|q[9]~43_combout ),
	.datad(\FD|UC_ULA|q[1]~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux22~0 .lut_mask = 16'h963C;
defparam \FD|ULA|MUX|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N6
cycloneive_lcell_comb \FD|ULA|MUX|Mux22~1 (
// Equation(s):
// \FD|ULA|MUX|Mux22~1_combout  = (\FD|BANCO_REG|saidaA[9]~24_combout  & (\FD|UC_ULA|q[1]~0_combout  $ (((\FD|UC_ULA|q[0]~2_combout ) # (\FD|ULA|MUX|Mux22~0_combout ))))) # (!\FD|BANCO_REG|saidaA[9]~24_combout  & (\FD|ULA|MUX|Mux22~0_combout  & 
// (\FD|UC_ULA|q[0]~2_combout  $ (\FD|UC_ULA|q[1]~0_combout ))))

	.dataa(\FD|UC_ULA|q[0]~2_combout ),
	.datab(\FD|UC_ULA|q[1]~0_combout ),
	.datac(\FD|BANCO_REG|saidaA[9]~24_combout ),
	.datad(\FD|ULA|MUX|Mux22~0_combout ),
	.cin(gnd),
	.combout(\FD|ULA|MUX|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ULA|MUX|Mux22~1 .lut_mask = 16'h3660;
defparam \FD|ULA|MUX|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N16
cycloneive_lcell_comb \FD|comb~1 (
// Equation(s):
// \FD|comb~1_combout  = (!\FD|ULA|MUX|Mux29~1_combout  & \FD|MEM_INST|q [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|ULA|MUX|Mux29~1_combout ),
	.datad(\FD|MEM_INST|q [28]),
	.cin(gnd),
	.combout(\FD|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comb~1 .lut_mask = 16'h0F00;
defparam \FD|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N18
cycloneive_lcell_comb \FD|DECODER|Equal3~0 (
// Equation(s):
// \FD|DECODER|Equal3~0_combout  = (!\FD|ULA|MUX|Mux30~1_combout  & (\FD|DECODER|LessThan0~9_combout  & (\FD|DECODER|LessThan0~7_combout  & !\FD|ULA|MUX|Mux31~1_combout )))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|DECODER|LessThan0~9_combout ),
	.datac(\FD|DECODER|LessThan0~7_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|DECODER|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|DECODER|Equal3~0 .lut_mask = 16'h0040;
defparam \FD|DECODER|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N10
cycloneive_lcell_comb \FD|comb~2 (
// Equation(s):
// \FD|comb~2_combout  = (!\FD|ULA|MUX|Mux22~1_combout  & (\FD|comb~1_combout  & (!\FD|ULA|MUX|Mux0~1_combout  & \FD|DECODER|Equal3~0_combout )))

	.dataa(\FD|ULA|MUX|Mux22~1_combout ),
	.datab(\FD|comb~1_combout ),
	.datac(\FD|ULA|MUX|Mux0~1_combout ),
	.datad(\FD|DECODER|Equal3~0_combout ),
	.cin(gnd),
	.combout(\FD|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comb~2 .lut_mask = 16'h0400;
defparam \FD|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N4
cycloneive_lcell_comb \FD|PC|DOUT[3]~2 (
// Equation(s):
// \FD|PC|DOUT[3]~2_combout  = (\FD|comb~2_combout  & ((\FD|SOMA_PC_IMM|SOMAOUT[3]~0_combout ))) # (!\FD|comb~2_combout  & (\display4|rascSaida7seg[1]~7_combout ))

	.dataa(\display4|rascSaida7seg[1]~7_combout ),
	.datab(\FD|SOMA_PC_IMM|SOMAOUT[3]~0_combout ),
	.datac(gnd),
	.datad(\FD|comb~2_combout ),
	.cin(gnd),
	.combout(\FD|PC|DOUT[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[3]~2 .lut_mask = 16'hCCAA;
defparam \FD|PC|DOUT[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N0
cycloneive_lcell_comb \UCFD|MUX1 (
// Equation(s):
// \UCFD|MUX1~combout  = \FD|MEM_INST|q [27] $ (\FD|MEM_INST|q [26])

	.dataa(gnd),
	.datab(\FD|MEM_INST|q [27]),
	.datac(gnd),
	.datad(\FD|MEM_INST|q [26]),
	.cin(gnd),
	.combout(\UCFD|MUX1~combout ),
	.cout());
// synopsys translate_off
defparam \UCFD|MUX1 .lut_mask = 16'h33CC;
defparam \UCFD|MUX1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N5
dffeas \FD|PC|DOUT[3] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|PC|DOUT[3]~2_combout ),
	.asdata(\FD|MEM_INST|q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UCFD|MUX1~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[3] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N24
cycloneive_lcell_comb \FD|MEM_INST|content~17 (
// Equation(s):
// \FD|MEM_INST|content~17_combout  = (\FD|PC|DOUT [2] & ((\FD|PC|DOUT [4] & (\FD|PC|DOUT [5] & !\FD|PC|DOUT [3])) # (!\FD|PC|DOUT [4] & (!\FD|PC|DOUT [5] & \FD|PC|DOUT [3]))))

	.dataa(\FD|PC|DOUT [4]),
	.datab(\FD|PC|DOUT [5]),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|PC|DOUT [3]),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~17_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~17 .lut_mask = 16'h1080;
defparam \FD|MEM_INST|content~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N8
cycloneive_lcell_comb \FD|MEM_INST|content~18 (
// Equation(s):
// \FD|MEM_INST|content~18_combout  = (!\FD|PC|DOUT [7] & (!\FD|PC|DOUT [6] & \FD|MEM_INST|content~17_combout ))

	.dataa(\FD|PC|DOUT [7]),
	.datab(\FD|PC|DOUT [6]),
	.datac(gnd),
	.datad(\FD|MEM_INST|content~17_combout ),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~18_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~18 .lut_mask = 16'h1100;
defparam \FD|MEM_INST|content~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N23
dffeas \FD|MEM_INST|q[3] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MEM_INST|content~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|MEM_INST|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|MEM_INST|q[3] .is_wysiwyg = "true";
defparam \FD|MEM_INST|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N26
cycloneive_lcell_comb \FD|SOMA_PC_IMM|CarryOut[3]~0 (
// Equation(s):
// \FD|SOMA_PC_IMM|CarryOut[3]~0_combout  = (\FD|PC|DOUT [3] & (!\FD|PC|DOUT [2] & ((\FD|MEM_INST|q [1]) # (\FD|MEM_INST|q [0])))) # (!\FD|PC|DOUT [3] & (\FD|MEM_INST|q [1] & ((\FD|PC|DOUT [2]) # (\FD|MEM_INST|q [0]))))

	.dataa(\FD|PC|DOUT [3]),
	.datab(\FD|PC|DOUT [2]),
	.datac(\FD|MEM_INST|q [1]),
	.datad(\FD|MEM_INST|q [0]),
	.cin(gnd),
	.combout(\FD|SOMA_PC_IMM|CarryOut[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|SOMA_PC_IMM|CarryOut[3]~0 .lut_mask = 16'h7260;
defparam \FD|SOMA_PC_IMM|CarryOut[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N8
cycloneive_lcell_comb \display4|rascSaida7seg[1]~8 (
// Equation(s):
// \display4|rascSaida7seg[1]~8_combout  = (\FD|PC|DOUT [2] & \FD|PC|DOUT [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|PC|DOUT [3]),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[1]~8 .lut_mask = 16'hF000;
defparam \display4|rascSaida7seg[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N28
cycloneive_lcell_comb \FD|SOMA_PC_IMM|CarryOut[4]~1 (
// Equation(s):
// \FD|SOMA_PC_IMM|CarryOut[4]~1_combout  = (\FD|SOMA_PC_IMM|CarryOut[3]~0_combout  & ((\FD|MEM_INST|q [2]) # (\FD|PC|DOUT [4] $ (\display4|rascSaida7seg[1]~8_combout )))) # (!\FD|SOMA_PC_IMM|CarryOut[3]~0_combout  & (\FD|MEM_INST|q [2] & (\FD|PC|DOUT [4] $ 
// (\display4|rascSaida7seg[1]~8_combout ))))

	.dataa(\FD|SOMA_PC_IMM|CarryOut[3]~0_combout ),
	.datab(\FD|PC|DOUT [4]),
	.datac(\display4|rascSaida7seg[1]~8_combout ),
	.datad(\FD|MEM_INST|q [2]),
	.cin(gnd),
	.combout(\FD|SOMA_PC_IMM|CarryOut[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|SOMA_PC_IMM|CarryOut[4]~1 .lut_mask = 16'hBE28;
defparam \FD|SOMA_PC_IMM|CarryOut[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N14
cycloneive_lcell_comb \FD|SOMA_PC_IMM|SOMAOUT[5] (
// Equation(s):
// \FD|SOMA_PC_IMM|SOMAOUT [5] = \FD|SOMA_PC|OUT_AND2 [4] $ (\FD|MEM_INST|q [3] $ (\FD|PC|DOUT [5] $ (\FD|SOMA_PC_IMM|CarryOut[4]~1_combout )))

	.dataa(\FD|SOMA_PC|OUT_AND2 [4]),
	.datab(\FD|MEM_INST|q [3]),
	.datac(\FD|PC|DOUT [5]),
	.datad(\FD|SOMA_PC_IMM|CarryOut[4]~1_combout ),
	.cin(gnd),
	.combout(\FD|SOMA_PC_IMM|SOMAOUT [5]),
	.cout());
// synopsys translate_off
defparam \FD|SOMA_PC_IMM|SOMAOUT[5] .lut_mask = 16'h6996;
defparam \FD|SOMA_PC_IMM|SOMAOUT[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N20
cycloneive_lcell_comb \FD|SOMA_PC|SOMAOUT[5] (
// Equation(s):
// \FD|SOMA_PC|SOMAOUT [5] = \FD|PC|DOUT [5] $ (((\FD|PC|DOUT [2] & (\FD|PC|DOUT [3] & \FD|PC|DOUT [4]))))

	.dataa(\FD|PC|DOUT [2]),
	.datab(\FD|PC|DOUT [5]),
	.datac(\FD|PC|DOUT [3]),
	.datad(\FD|PC|DOUT [4]),
	.cin(gnd),
	.combout(\FD|SOMA_PC|SOMAOUT [5]),
	.cout());
// synopsys translate_off
defparam \FD|SOMA_PC|SOMAOUT[5] .lut_mask = 16'h6CCC;
defparam \FD|SOMA_PC|SOMAOUT[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N2
cycloneive_lcell_comb \FD|PC|DOUT[5]~0 (
// Equation(s):
// \FD|PC|DOUT[5]~0_combout  = (\FD|comb~2_combout  & (\FD|SOMA_PC_IMM|SOMAOUT [5])) # (!\FD|comb~2_combout  & ((\FD|SOMA_PC|SOMAOUT [5])))

	.dataa(\FD|SOMA_PC_IMM|SOMAOUT [5]),
	.datab(\FD|SOMA_PC|SOMAOUT [5]),
	.datac(gnd),
	.datad(\FD|comb~2_combout ),
	.cin(gnd),
	.combout(\FD|PC|DOUT[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[5]~0 .lut_mask = 16'hAACC;
defparam \FD|PC|DOUT[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N3
dffeas \FD|PC|DOUT[5] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|PC|DOUT[5]~0_combout ),
	.asdata(\FD|MEM_INST|q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UCFD|MUX1~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[5] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N0
cycloneive_lcell_comb \FD|SOMA_PC|SOMAOUT[6] (
// Equation(s):
// \FD|SOMA_PC|SOMAOUT [6] = \FD|PC|DOUT [6] $ (((\FD|SOMA_PC|OUT_AND2 [4] & \FD|PC|DOUT [5])))

	.dataa(gnd),
	.datab(\FD|SOMA_PC|OUT_AND2 [4]),
	.datac(\FD|PC|DOUT [6]),
	.datad(\FD|PC|DOUT [5]),
	.cin(gnd),
	.combout(\FD|SOMA_PC|SOMAOUT [6]),
	.cout());
// synopsys translate_off
defparam \FD|SOMA_PC|SOMAOUT[6] .lut_mask = 16'h3CF0;
defparam \FD|SOMA_PC|SOMAOUT[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N16
cycloneive_lcell_comb \FD|MUX_JUMP|q[6]~1 (
// Equation(s):
// \FD|MUX_JUMP|q[6]~1_combout  = (!\UCFD|MUX1~combout  & (\FD|SOMA_PC|SOMAOUT [6] $ (((\FD|SOMA_PC_IMM|CarryOut[5]~2_combout  & \FD|comb~2_combout )))))

	.dataa(\FD|SOMA_PC_IMM|CarryOut[5]~2_combout ),
	.datab(\FD|SOMA_PC|SOMAOUT [6]),
	.datac(\UCFD|MUX1~combout ),
	.datad(\FD|comb~2_combout ),
	.cin(gnd),
	.combout(\FD|MUX_JUMP|q[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_JUMP|q[6]~1 .lut_mask = 16'h060C;
defparam \FD|MUX_JUMP|q[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N17
dffeas \FD|PC|DOUT[6] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_JUMP|q[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[6] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N30
cycloneive_lcell_comb \FD|MEM_INST|content~11 (
// Equation(s):
// \FD|MEM_INST|content~11_combout  = (\FD|PC|DOUT [5] & (\FD|PC|DOUT [4] & (!\FD|PC|DOUT [2] & !\FD|PC|DOUT [3]))) # (!\FD|PC|DOUT [5] & (((\FD|PC|DOUT [2]))))

	.dataa(\FD|PC|DOUT [4]),
	.datab(\FD|PC|DOUT [5]),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|PC|DOUT [3]),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~11_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~11 .lut_mask = 16'h3038;
defparam \FD|MEM_INST|content~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N16
cycloneive_lcell_comb \FD|MEM_INST|content~12 (
// Equation(s):
// \FD|MEM_INST|content~12_combout  = (!\FD|PC|DOUT [7] & ((\FD|MEM_INST|content~10_combout ) # ((!\FD|PC|DOUT [6] & \FD|MEM_INST|content~11_combout ))))

	.dataa(\FD|PC|DOUT [7]),
	.datab(\FD|PC|DOUT [6]),
	.datac(\FD|MEM_INST|content~11_combout ),
	.datad(\FD|MEM_INST|content~10_combout ),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~12_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~12 .lut_mask = 16'h5510;
defparam \FD|MEM_INST|content~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N13
dffeas \FD|MEM_INST|q[0] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MEM_INST|content~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|MEM_INST|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|MEM_INST|q[0] .is_wysiwyg = "true";
defparam \FD|MEM_INST|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N8
cycloneive_lcell_comb \FD|MUX_JUMP|q[2]~0 (
// Equation(s):
// \FD|MUX_JUMP|q[2]~0_combout  = (\UCFD|MUX1~combout  & (\FD|MEM_INST|q [0])) # (!\UCFD|MUX1~combout  & (\FD|PC|DOUT [2] $ (((!\FD|comb~2_combout ) # (!\FD|MEM_INST|q [0])))))

	.dataa(\FD|MEM_INST|q [0]),
	.datab(\UCFD|MUX1~combout ),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|comb~2_combout ),
	.cin(gnd),
	.combout(\FD|MUX_JUMP|q[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_JUMP|q[2]~0 .lut_mask = 16'hA98B;
defparam \FD|MUX_JUMP|q[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N9
dffeas \FD|PC|DOUT[2] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_JUMP|q[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[2] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N6
cycloneive_lcell_comb \FD|SOMA_PC|SOMAOUT[4] (
// Equation(s):
// \FD|SOMA_PC|SOMAOUT [4] = \FD|PC|DOUT [4] $ (((\FD|PC|DOUT [2] & \FD|PC|DOUT [3])))

	.dataa(gnd),
	.datab(\FD|PC|DOUT [2]),
	.datac(\FD|PC|DOUT [3]),
	.datad(\FD|PC|DOUT [4]),
	.cin(gnd),
	.combout(\FD|SOMA_PC|SOMAOUT [4]),
	.cout());
// synopsys translate_off
defparam \FD|SOMA_PC|SOMAOUT[4] .lut_mask = 16'h3FC0;
defparam \FD|SOMA_PC|SOMAOUT[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N24
cycloneive_lcell_comb \FD|SOMA_PC_IMM|SOMAOUT[4] (
// Equation(s):
// \FD|SOMA_PC_IMM|SOMAOUT [4] = \FD|SOMA_PC_IMM|CarryOut[3]~0_combout  $ (\FD|PC|DOUT [4] $ (\display4|rascSaida7seg[1]~8_combout  $ (\FD|MEM_INST|q [2])))

	.dataa(\FD|SOMA_PC_IMM|CarryOut[3]~0_combout ),
	.datab(\FD|PC|DOUT [4]),
	.datac(\display4|rascSaida7seg[1]~8_combout ),
	.datad(\FD|MEM_INST|q [2]),
	.cin(gnd),
	.combout(\FD|SOMA_PC_IMM|SOMAOUT [4]),
	.cout());
// synopsys translate_off
defparam \FD|SOMA_PC_IMM|SOMAOUT[4] .lut_mask = 16'h6996;
defparam \FD|SOMA_PC_IMM|SOMAOUT[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N24
cycloneive_lcell_comb \FD|PC|DOUT[4]~1 (
// Equation(s):
// \FD|PC|DOUT[4]~1_combout  = (\FD|comb~2_combout  & ((\FD|SOMA_PC_IMM|SOMAOUT [4]))) # (!\FD|comb~2_combout  & (\FD|SOMA_PC|SOMAOUT [4]))

	.dataa(\FD|SOMA_PC|SOMAOUT [4]),
	.datab(\FD|SOMA_PC_IMM|SOMAOUT [4]),
	.datac(gnd),
	.datad(\FD|comb~2_combout ),
	.cin(gnd),
	.combout(\FD|PC|DOUT[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[4]~1 .lut_mask = 16'hCCAA;
defparam \FD|PC|DOUT[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N25
dffeas \FD|PC|DOUT[4] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|PC|DOUT[4]~1_combout ),
	.asdata(\FD|MEM_INST|q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UCFD|MUX1~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[4] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N18
cycloneive_lcell_comb \FD|SOMA_PC|OUT_AND2[4] (
// Equation(s):
// \FD|SOMA_PC|OUT_AND2 [4] = (\FD|PC|DOUT [4] & (\FD|PC|DOUT [2] & \FD|PC|DOUT [3]))

	.dataa(gnd),
	.datab(\FD|PC|DOUT [4]),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|PC|DOUT [3]),
	.cin(gnd),
	.combout(\FD|SOMA_PC|OUT_AND2 [4]),
	.cout());
// synopsys translate_off
defparam \FD|SOMA_PC|OUT_AND2[4] .lut_mask = 16'hC000;
defparam \FD|SOMA_PC|OUT_AND2[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N2
cycloneive_lcell_comb \FD|SOMA_PC_IMM|CarryOut[5]~2 (
// Equation(s):
// \FD|SOMA_PC_IMM|CarryOut[5]~2_combout  = (\FD|MEM_INST|q [3] & ((\FD|SOMA_PC_IMM|CarryOut[4]~1_combout ) # (\FD|SOMA_PC|OUT_AND2 [4] $ (\FD|PC|DOUT [5])))) # (!\FD|MEM_INST|q [3] & (\FD|SOMA_PC_IMM|CarryOut[4]~1_combout  & (\FD|SOMA_PC|OUT_AND2 [4] $ 
// (\FD|PC|DOUT [5]))))

	.dataa(\FD|SOMA_PC|OUT_AND2 [4]),
	.datab(\FD|MEM_INST|q [3]),
	.datac(\FD|PC|DOUT [5]),
	.datad(\FD|SOMA_PC_IMM|CarryOut[4]~1_combout ),
	.cin(gnd),
	.combout(\FD|SOMA_PC_IMM|CarryOut[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|SOMA_PC_IMM|CarryOut[5]~2 .lut_mask = 16'hDE48;
defparam \FD|SOMA_PC_IMM|CarryOut[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N12
cycloneive_lcell_comb \FD|SOMA_PC_IMM|CarryOut[6]~3 (
// Equation(s):
// \FD|SOMA_PC_IMM|CarryOut[6]~3_combout  = (\FD|SOMA_PC_IMM|CarryOut[5]~2_combout  & (\FD|PC|DOUT [6] $ (((\FD|SOMA_PC|OUT_AND2 [4] & \FD|PC|DOUT [5])))))

	.dataa(\FD|SOMA_PC_IMM|CarryOut[5]~2_combout ),
	.datab(\FD|SOMA_PC|OUT_AND2 [4]),
	.datac(\FD|PC|DOUT [6]),
	.datad(\FD|PC|DOUT [5]),
	.cin(gnd),
	.combout(\FD|SOMA_PC_IMM|CarryOut[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FD|SOMA_PC_IMM|CarryOut[6]~3 .lut_mask = 16'h28A0;
defparam \FD|SOMA_PC_IMM|CarryOut[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N18
cycloneive_lcell_comb \FD|SOMA_PC|SOMAOUT[7] (
// Equation(s):
// \FD|SOMA_PC|SOMAOUT [7] = \FD|PC|DOUT [7] $ (((\FD|SOMA_PC|OUT_AND2 [4] & (\FD|PC|DOUT [6] & \FD|PC|DOUT [5]))))

	.dataa(\FD|PC|DOUT [7]),
	.datab(\FD|SOMA_PC|OUT_AND2 [4]),
	.datac(\FD|PC|DOUT [6]),
	.datad(\FD|PC|DOUT [5]),
	.cin(gnd),
	.combout(\FD|SOMA_PC|SOMAOUT [7]),
	.cout());
// synopsys translate_off
defparam \FD|SOMA_PC|SOMAOUT[7] .lut_mask = 16'h6AAA;
defparam \FD|SOMA_PC|SOMAOUT[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N26
cycloneive_lcell_comb \FD|SOMA_PC_IMM|SOMAOUT[7] (
// Equation(s):
// \FD|SOMA_PC_IMM|SOMAOUT [7] = \FD|SOMA_PC_IMM|CarryOut[6]~3_combout  $ (\FD|SOMA_PC|SOMAOUT [7] $ (\FD|MEM_INST|q [5]))

	.dataa(\FD|SOMA_PC_IMM|CarryOut[6]~3_combout ),
	.datab(\FD|SOMA_PC|SOMAOUT [7]),
	.datac(\FD|MEM_INST|q [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|SOMA_PC_IMM|SOMAOUT [7]),
	.cout());
// synopsys translate_off
defparam \FD|SOMA_PC_IMM|SOMAOUT[7] .lut_mask = 16'h9696;
defparam \FD|SOMA_PC_IMM|SOMAOUT[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N30
cycloneive_lcell_comb \FD|PC|DOUT[7]~3 (
// Equation(s):
// \FD|PC|DOUT[7]~3_combout  = (\FD|comb~2_combout  & (\FD|SOMA_PC_IMM|SOMAOUT [7])) # (!\FD|comb~2_combout  & ((\FD|SOMA_PC|SOMAOUT [7])))

	.dataa(\FD|SOMA_PC_IMM|SOMAOUT [7]),
	.datab(\FD|SOMA_PC|SOMAOUT [7]),
	.datac(gnd),
	.datad(\FD|comb~2_combout ),
	.cin(gnd),
	.combout(\FD|PC|DOUT[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[7]~3 .lut_mask = 16'hAACC;
defparam \FD|PC|DOUT[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N31
dffeas \FD|PC|DOUT[7] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|PC|DOUT[7]~3_combout ),
	.asdata(\FD|MEM_INST|q [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UCFD|MUX1~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[7] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N26
cycloneive_lcell_comb \FD|MEM_INST|content~8 (
// Equation(s):
// \FD|MEM_INST|content~8_combout  = (\FD|PC|DOUT [4] & (!\FD|PC|DOUT [5] & ((\FD|PC|DOUT [2]) # (\FD|PC|DOUT [3])))) # (!\FD|PC|DOUT [4] & (\FD|PC|DOUT [5] & (!\FD|PC|DOUT [2] & !\FD|PC|DOUT [3])))

	.dataa(\FD|PC|DOUT [4]),
	.datab(\FD|PC|DOUT [5]),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|PC|DOUT [3]),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~8_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~8 .lut_mask = 16'h2224;
defparam \FD|MEM_INST|content~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N26
cycloneive_lcell_comb \FD|MEM_INST|content~9 (
// Equation(s):
// \FD|MEM_INST|content~9_combout  = (!\FD|PC|DOUT [7] & (!\FD|PC|DOUT [6] & \FD|MEM_INST|content~8_combout ))

	.dataa(\FD|PC|DOUT [7]),
	.datab(\FD|PC|DOUT [6]),
	.datac(gnd),
	.datad(\FD|MEM_INST|content~8_combout ),
	.cin(gnd),
	.combout(\FD|MEM_INST|content~9_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MEM_INST|content~9 .lut_mask = 16'h1100;
defparam \FD|MEM_INST|content~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N13
dffeas \FD|MEM_INST|q[29] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MEM_INST|content~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|MEM_INST|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|MEM_INST|q[29] .is_wysiwyg = "true";
defparam \FD|MEM_INST|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N24
cycloneive_lcell_comb \UCFD|HAB_LE_MEM~0 (
// Equation(s):
// \UCFD|HAB_LE_MEM~0_combout  = (!\FD|MEM_INST|q [29] & (\FD|MEM_INST|q [27] & \FD|MEM_INST|q [26]))

	.dataa(\FD|MEM_INST|q [29]),
	.datab(\FD|MEM_INST|q [27]),
	.datac(gnd),
	.datad(\FD|MEM_INST|q [26]),
	.cin(gnd),
	.combout(\UCFD|HAB_LE_MEM~0_combout ),
	.cout());
// synopsys translate_off
defparam \UCFD|HAB_LE_MEM~0 .lut_mask = 16'h4400;
defparam \UCFD|HAB_LE_MEM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1930feeder (
// Equation(s):
// \FD|RAM|ram_block~1930feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1930feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1930feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1930feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N5
dffeas \FD|RAM|ram_block~1930 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1930feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1930 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1930 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N25
dffeas \FD|RAM|ram_block~2058 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2058_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2058 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2058 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \FD|RAM|ram_block~1802feeder (
// Equation(s):
// \FD|RAM|ram_block~1802feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1802feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1802feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1802feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N31
dffeas \FD|RAM|ram_block~1802 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1802feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1802 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1802 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N15
dffeas \FD|RAM|ram_block~1674 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3509_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1674 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1674 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2251 (
// Equation(s):
// \FD|RAM|ram_block~2251_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1802_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1674_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1802_q ),
	.datac(\FD|RAM|ram_block~1674_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2251_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2251 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2252 (
// Equation(s):
// \FD|RAM|ram_block~2252_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2251_combout  & ((\FD|RAM|ram_block~2058_q ))) # (!\FD|RAM|ram_block~2251_combout  & (\FD|RAM|ram_block~1930_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2251_combout ))))

	.dataa(\FD|RAM|ram_block~1930_q ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2058_q ),
	.datad(\FD|RAM|ram_block~2251_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2252_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2252 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N23
dffeas \FD|RAM|ram_block~1642 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1642 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1642 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1898feeder (
// Equation(s):
// \FD|RAM|ram_block~1898feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1898feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1898feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1898feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N13
dffeas \FD|RAM|ram_block~1898 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1898feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1898 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1898 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2244 (
// Equation(s):
// \FD|RAM|ram_block~2244_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (\FD|ULA|MUX|Mux28~1_combout )) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~1898_q ))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (\FD|RAM|ram_block~1642_q ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~1642_q ),
	.datad(\FD|RAM|ram_block~1898_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2244_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2244 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~2244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N5
dffeas \FD|RAM|ram_block~1770 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1770 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1770 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2026feeder (
// Equation(s):
// \FD|RAM|ram_block~2026feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2026feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2026feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~2026feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N3
dffeas \FD|RAM|ram_block~2026 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~2026feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~2026_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~2026 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~2026 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2245 (
// Equation(s):
// \FD|RAM|ram_block~2245_combout  = (\FD|RAM|ram_block~2244_combout  & (((\FD|RAM|ram_block~2026_q )) # (!\FD|ULA|MUX|Mux29~1_combout ))) # (!\FD|RAM|ram_block~2244_combout  & (\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~1770_q )))

	.dataa(\FD|RAM|ram_block~2244_combout ),
	.datab(\FD|ULA|MUX|Mux29~1_combout ),
	.datac(\FD|RAM|ram_block~1770_q ),
	.datad(\FD|RAM|ram_block~2026_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2245_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2245 .lut_mask = 16'hEA62;
defparam \FD|RAM|ram_block~2245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N2
cycloneive_lcell_comb \FD|RAM|ram_block~1866feeder (
// Equation(s):
// \FD|RAM|ram_block~1866feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1866feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1866feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1866feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N3
dffeas \FD|RAM|ram_block~1866 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1866feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3499_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1866 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1866 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N9
dffeas \FD|RAM|ram_block~1994 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1994 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1994 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1738feeder (
// Equation(s):
// \FD|RAM|ram_block~1738feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1738feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1738feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1738feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N1
dffeas \FD|RAM|ram_block~1738 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1738feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1738 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1738 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N5
dffeas \FD|RAM|ram_block~1610 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1610 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1610 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2246 (
// Equation(s):
// \FD|RAM|ram_block~2246_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~1738_q ) # ((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (((\FD|RAM|ram_block~1610_q  & !\FD|ULA|MUX|Mux28~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1738_q ),
	.datac(\FD|RAM|ram_block~1610_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2246_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2246 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N8
cycloneive_lcell_comb \FD|RAM|ram_block~2247 (
// Equation(s):
// \FD|RAM|ram_block~2247_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2246_combout  & ((\FD|RAM|ram_block~1994_q ))) # (!\FD|RAM|ram_block~2246_combout  & (\FD|RAM|ram_block~1866_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2246_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~1866_q ),
	.datac(\FD|RAM|ram_block~1994_q ),
	.datad(\FD|RAM|ram_block~2246_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2247_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2247 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N16
cycloneive_lcell_comb \FD|RAM|ram_block~1706feeder (
// Equation(s):
// \FD|RAM|ram_block~1706feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1706feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1706feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1706feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N17
dffeas \FD|RAM|ram_block~1706 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1706feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1706 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1706 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N7
dffeas \FD|RAM|ram_block~1962 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1962 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1962 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1834feeder (
// Equation(s):
// \FD|RAM|ram_block~1834feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1834feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1834feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1834feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N1
dffeas \FD|RAM|ram_block~1834 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1834feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3504_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1834 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1834 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N23
dffeas \FD|RAM|ram_block~1578 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1578 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1578 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2248 (
// Equation(s):
// \FD|RAM|ram_block~2248_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~1834_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~1578_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1834_q ),
	.datac(\FD|RAM|ram_block~1578_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2248_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2248 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2249 (
// Equation(s):
// \FD|RAM|ram_block~2249_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2248_combout  & ((\FD|RAM|ram_block~1962_q ))) # (!\FD|RAM|ram_block~2248_combout  & (\FD|RAM|ram_block~1706_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2248_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~1706_q ),
	.datac(\FD|RAM|ram_block~1962_q ),
	.datad(\FD|RAM|ram_block~2248_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2249_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2249 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2250 (
// Equation(s):
// \FD|RAM|ram_block~2250_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~2247_combout )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~2249_combout )))))

	.dataa(\FD|RAM|ram_block~2247_combout ),
	.datab(\FD|RAM|ram_block~2249_combout ),
	.datac(\FD|ULA|MUX|Mux30~1_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2250_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2250 .lut_mask = 16'hFA0C;
defparam \FD|RAM|ram_block~2250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2253 (
// Equation(s):
// \FD|RAM|ram_block~2253_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2250_combout  & (\FD|RAM|ram_block~2252_combout )) # (!\FD|RAM|ram_block~2250_combout  & ((\FD|RAM|ram_block~2245_combout ))))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2250_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~2252_combout ),
	.datac(\FD|RAM|ram_block~2245_combout ),
	.datad(\FD|RAM|ram_block~2250_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2253_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2253 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N2
cycloneive_lcell_comb \FD|RAM|ram_block~842feeder (
// Equation(s):
// \FD|RAM|ram_block~842feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~842feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~842feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~842feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N3
dffeas \FD|RAM|ram_block~842 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~842feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~842 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~842 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N24
cycloneive_lcell_comb \FD|RAM|ram_block~586feeder (
// Equation(s):
// \FD|RAM|ram_block~586feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~586feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~586feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~586feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N25
dffeas \FD|RAM|ram_block~586 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~586feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~586 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~586 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N26
cycloneive_lcell_comb \FD|RAM|ram_block~2213 (
// Equation(s):
// \FD|RAM|ram_block~2213_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~842_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~586_q )))))

	.dataa(\FD|RAM|ram_block~842_q ),
	.datab(\FD|RAM|ram_block~586_q ),
	.datac(\FD|ULA|MUX|Mux29~1_combout ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2213_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2213 .lut_mask = 16'hFA0C;
defparam \FD|RAM|ram_block~2213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N29
dffeas \FD|RAM|ram_block~714 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~714 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~714 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N14
cycloneive_lcell_comb \FD|RAM|ram_block~970feeder (
// Equation(s):
// \FD|RAM|ram_block~970feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~970feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~970feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~970feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N15
dffeas \FD|RAM|ram_block~970 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~970feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~970 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~970 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2214 (
// Equation(s):
// \FD|RAM|ram_block~2214_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2213_combout  & ((\FD|RAM|ram_block~970_q ))) # (!\FD|RAM|ram_block~2213_combout  & (\FD|RAM|ram_block~714_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (\FD|RAM|ram_block~2213_combout ))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~2213_combout ),
	.datac(\FD|RAM|ram_block~714_q ),
	.datad(\FD|RAM|ram_block~970_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2214_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2214 .lut_mask = 16'hEC64;
defparam \FD|RAM|ram_block~2214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N12
cycloneive_lcell_comb \FD|RAM|ram_block~906feeder (
// Equation(s):
// \FD|RAM|ram_block~906feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~906feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~906feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~906feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N13
dffeas \FD|RAM|ram_block~906 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~906feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~906 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~906 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N3
dffeas \FD|RAM|ram_block~650 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~650 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~650 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2220 (
// Equation(s):
// \FD|RAM|ram_block~2220_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (((\FD|ULA|MUX|Mux28~1_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~906_q )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~650_q )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~906_q ),
	.datac(\FD|RAM|ram_block~650_q ),
	.datad(\FD|ULA|MUX|Mux28~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2220_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2220 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N18
cycloneive_lcell_comb \FD|RAM|ram_block~1034feeder (
// Equation(s):
// \FD|RAM|ram_block~1034feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1034feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1034feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1034feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N19
dffeas \FD|RAM|ram_block~1034 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1034feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1034_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1034 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1034 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N21
dffeas \FD|RAM|ram_block~778 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~778 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~778 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2221 (
// Equation(s):
// \FD|RAM|ram_block~2221_combout  = (\FD|RAM|ram_block~2220_combout  & ((\FD|RAM|ram_block~1034_q ) # ((!\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|RAM|ram_block~2220_combout  & (((\FD|RAM|ram_block~778_q  & \FD|ULA|MUX|Mux29~1_combout ))))

	.dataa(\FD|RAM|ram_block~2220_combout ),
	.datab(\FD|RAM|ram_block~1034_q ),
	.datac(\FD|RAM|ram_block~778_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2221_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2221 .lut_mask = 16'hD8AA;
defparam \FD|RAM|ram_block~2221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N20
cycloneive_lcell_comb \FD|RAM|ram_block~874feeder (
// Equation(s):
// \FD|RAM|ram_block~874feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~874feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~874feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~874feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N21
dffeas \FD|RAM|ram_block~874 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~874feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~874 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~874 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N25
dffeas \FD|RAM|ram_block~1002 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1002 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1002 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N8
cycloneive_lcell_comb \FD|RAM|ram_block~746feeder (
// Equation(s):
// \FD|RAM|ram_block~746feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~746feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~746feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~746feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N9
dffeas \FD|RAM|ram_block~746 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~746feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~746 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~746 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N29
dffeas \FD|RAM|ram_block~618 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3469_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~618 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~618 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2215 (
// Equation(s):
// \FD|RAM|ram_block~2215_combout  = (\FD|ULA|MUX|Mux28~1_combout  & (((\FD|ULA|MUX|Mux29~1_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|ULA|MUX|Mux29~1_combout  & (\FD|RAM|ram_block~746_q )) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// ((\FD|RAM|ram_block~618_q )))))

	.dataa(\FD|RAM|ram_block~746_q ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~618_q ),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2215_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2215 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N24
cycloneive_lcell_comb \FD|RAM|ram_block~2216 (
// Equation(s):
// \FD|RAM|ram_block~2216_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2215_combout  & ((\FD|RAM|ram_block~1002_q ))) # (!\FD|RAM|ram_block~2215_combout  & (\FD|RAM|ram_block~874_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2215_combout ))))

	.dataa(\FD|RAM|ram_block~874_q ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~1002_q ),
	.datad(\FD|RAM|ram_block~2215_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2216_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2216 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N28
cycloneive_lcell_comb \FD|RAM|ram_block~810feeder (
// Equation(s):
// \FD|RAM|ram_block~810feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~810feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~810feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~810feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N29
dffeas \FD|RAM|ram_block~810 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~810feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~810 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~810 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N17
dffeas \FD|RAM|ram_block~938 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3474_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~938 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~938 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N23
dffeas \FD|RAM|ram_block~554 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~554 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~554 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N16
cycloneive_lcell_comb \FD|RAM|ram_block~682feeder (
// Equation(s):
// \FD|RAM|ram_block~682feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~682feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~682feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~682feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N17
dffeas \FD|RAM|ram_block~682 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~682feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~682 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~682 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2217 (
// Equation(s):
// \FD|RAM|ram_block~2217_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout ) # ((\FD|RAM|ram_block~682_q )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (!\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~554_q )))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~554_q ),
	.datad(\FD|RAM|ram_block~682_q ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2217_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2217 .lut_mask = 16'hBA98;
defparam \FD|RAM|ram_block~2217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2218 (
// Equation(s):
// \FD|RAM|ram_block~2218_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2217_combout  & ((\FD|RAM|ram_block~938_q ))) # (!\FD|RAM|ram_block~2217_combout  & (\FD|RAM|ram_block~810_q )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2217_combout ))))

	.dataa(\FD|ULA|MUX|Mux28~1_combout ),
	.datab(\FD|RAM|ram_block~810_q ),
	.datac(\FD|RAM|ram_block~938_q ),
	.datad(\FD|RAM|ram_block~2217_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2218_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2218 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2219 (
// Equation(s):
// \FD|RAM|ram_block~2219_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2216_combout ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~2218_combout  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~2216_combout ),
	.datac(\FD|RAM|ram_block~2218_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2219_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2219 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N22
cycloneive_lcell_comb \FD|RAM|ram_block~2222 (
// Equation(s):
// \FD|RAM|ram_block~2222_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2219_combout  & ((\FD|RAM|ram_block~2221_combout ))) # (!\FD|RAM|ram_block~2219_combout  & (\FD|RAM|ram_block~2214_combout )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2219_combout ))))

	.dataa(\FD|RAM|ram_block~2214_combout ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~2221_combout ),
	.datad(\FD|RAM|ram_block~2219_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2222_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2222 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
cycloneive_lcell_comb \FD|RAM|ram_block~490feeder (
// Equation(s):
// \FD|RAM|ram_block~490feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~490feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~490feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~490feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N13
dffeas \FD|RAM|ram_block~490 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~490feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~490 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~490 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N15
dffeas \FD|RAM|ram_block~522 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3494_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~522 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~522 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N26
cycloneive_lcell_comb \FD|RAM|ram_block~458feeder (
// Equation(s):
// \FD|RAM|ram_block~458feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~458feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~458feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~458feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N27
dffeas \FD|RAM|ram_block~458 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~458feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~458 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~458 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N1
dffeas \FD|RAM|ram_block~426 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~426 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~426 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N0
cycloneive_lcell_comb \FD|RAM|ram_block~2240 (
// Equation(s):
// \FD|RAM|ram_block~2240_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~458_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~426_q )))))

	.dataa(\FD|RAM|ram_block~458_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~426_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2240_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2240 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2241 (
// Equation(s):
// \FD|RAM|ram_block~2241_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2240_combout  & ((\FD|RAM|ram_block~522_q ))) # (!\FD|RAM|ram_block~2240_combout  & (\FD|RAM|ram_block~490_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2240_combout ))))

	.dataa(\FD|RAM|ram_block~490_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~522_q ),
	.datad(\FD|RAM|ram_block~2240_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2241_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2241 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N12
cycloneive_lcell_comb \FD|RAM|ram_block~234feeder (
// Equation(s):
// \FD|RAM|ram_block~234feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~234feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~234feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~234feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N13
dffeas \FD|RAM|ram_block~234 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~234feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3479_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~234 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~234 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N6
cycloneive_lcell_comb \FD|RAM|ram_block~202feeder (
// Equation(s):
// \FD|RAM|ram_block~202feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~202feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~202feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~202feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N7
dffeas \FD|RAM|ram_block~202 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~202feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~202 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~202 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N5
dffeas \FD|RAM|ram_block~170 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~170 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~170 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2233 (
// Equation(s):
// \FD|RAM|ram_block~2233_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~202_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~170_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~202_q ),
	.datac(\FD|RAM|ram_block~170_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2233_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2233 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N31
dffeas \FD|RAM|ram_block~266 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~266 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~266 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2234 (
// Equation(s):
// \FD|RAM|ram_block~2234_combout  = (\FD|RAM|ram_block~2233_combout  & (((\FD|RAM|ram_block~266_q ) # (!\FD|ULA|MUX|Mux30~1_combout )))) # (!\FD|RAM|ram_block~2233_combout  & (\FD|RAM|ram_block~234_q  & ((\FD|ULA|MUX|Mux30~1_combout ))))

	.dataa(\FD|RAM|ram_block~234_q ),
	.datab(\FD|RAM|ram_block~2233_combout ),
	.datac(\FD|RAM|ram_block~266_q ),
	.datad(\FD|ULA|MUX|Mux30~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2234_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2234 .lut_mask = 16'hE2CC;
defparam \FD|RAM|ram_block~2234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N24
cycloneive_lcell_comb \FD|RAM|ram_block~330feeder (
// Equation(s):
// \FD|RAM|ram_block~330feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~330feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~330feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~330feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N25
dffeas \FD|RAM|ram_block~330 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~330feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~330 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~330 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N21
dffeas \FD|RAM|ram_block~394 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~394 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~394 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N18
cycloneive_lcell_comb \FD|RAM|ram_block~362feeder (
// Equation(s):
// \FD|RAM|ram_block~362feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~362feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~362feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~362feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N19
dffeas \FD|RAM|ram_block~362 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~362feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3484_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~362 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~362 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N19
dffeas \FD|RAM|ram_block~298 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~298 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~298 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2235 (
// Equation(s):
// \FD|RAM|ram_block~2235_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~362_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~298_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~362_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~298_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2235_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2235 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2236 (
// Equation(s):
// \FD|RAM|ram_block~2236_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2235_combout  & ((\FD|RAM|ram_block~394_q ))) # (!\FD|RAM|ram_block~2235_combout  & (\FD|RAM|ram_block~330_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2235_combout ))))

	.dataa(\FD|RAM|ram_block~330_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~394_q ),
	.datad(\FD|RAM|ram_block~2235_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2236_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2236 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N16
cycloneive_lcell_comb \FD|RAM|ram_block~74feeder (
// Equation(s):
// \FD|RAM|ram_block~74feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~74feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~74feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~74feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N17
dffeas \FD|RAM|ram_block~74 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~74feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~74 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N19
dffeas \FD|RAM|ram_block~138 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~138 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~138 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
cycloneive_lcell_comb \FD|RAM|ram_block~106feeder (
// Equation(s):
// \FD|RAM|ram_block~106feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~106feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~106feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~106feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N1
dffeas \FD|RAM|ram_block~106 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~106feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~106 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N17
dffeas \FD|RAM|ram_block~42 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3489_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~42 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2237 (
// Equation(s):
// \FD|RAM|ram_block~2237_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~106_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~42_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~106_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~42_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2237_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2237 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneive_lcell_comb \FD|RAM|ram_block~2238 (
// Equation(s):
// \FD|RAM|ram_block~2238_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2237_combout  & ((\FD|RAM|ram_block~138_q ))) # (!\FD|RAM|ram_block~2237_combout  & (\FD|RAM|ram_block~74_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2237_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~74_q ),
	.datac(\FD|RAM|ram_block~138_q ),
	.datad(\FD|RAM|ram_block~2237_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2238_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2238 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N16
cycloneive_lcell_comb \FD|RAM|ram_block~2239 (
// Equation(s):
// \FD|RAM|ram_block~2239_combout  = (\FD|ULA|MUX|Mux29~1_combout  & (\FD|ULA|MUX|Mux28~1_combout )) # (!\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout  & (\FD|RAM|ram_block~2236_combout )) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// ((\FD|RAM|ram_block~2238_combout )))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2236_combout ),
	.datad(\FD|RAM|ram_block~2238_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2239_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2239 .lut_mask = 16'hD9C8;
defparam \FD|RAM|ram_block~2239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N30
cycloneive_lcell_comb \FD|RAM|ram_block~2242 (
// Equation(s):
// \FD|RAM|ram_block~2242_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|RAM|ram_block~2239_combout  & (\FD|RAM|ram_block~2241_combout )) # (!\FD|RAM|ram_block~2239_combout  & ((\FD|RAM|ram_block~2234_combout ))))) # (!\FD|ULA|MUX|Mux29~1_combout  & 
// (((\FD|RAM|ram_block~2239_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|RAM|ram_block~2241_combout ),
	.datac(\FD|RAM|ram_block~2234_combout ),
	.datad(\FD|RAM|ram_block~2239_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2242_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2242 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N0
cycloneive_lcell_comb \FD|RAM|ram_block~1386feeder (
// Equation(s):
// \FD|RAM|ram_block~1386feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1386feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1386feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1386feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N1
dffeas \FD|RAM|ram_block~1386 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1386feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3432_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1386 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1386 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N11
dffeas \FD|RAM|ram_block~1418 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1418 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1418 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N24
cycloneive_lcell_comb \FD|RAM|ram_block~1354feeder (
// Equation(s):
// \FD|RAM|ram_block~1354feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1354feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1354feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1354feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N25
dffeas \FD|RAM|ram_block~1354 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1354feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3434_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1354 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1354 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N29
dffeas \FD|RAM|ram_block~1322 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1322 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1322 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2223 (
// Equation(s):
// \FD|RAM|ram_block~2223_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1354_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1322_q )))))

	.dataa(\FD|RAM|ram_block~1354_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1322_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2223_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2223 .lut_mask = 16'hEE30;
defparam \FD|RAM|ram_block~2223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2224 (
// Equation(s):
// \FD|RAM|ram_block~2224_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2223_combout  & ((\FD|RAM|ram_block~1418_q ))) # (!\FD|RAM|ram_block~2223_combout  & (\FD|RAM|ram_block~1386_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2223_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1386_q ),
	.datac(\FD|RAM|ram_block~1418_q ),
	.datad(\FD|RAM|ram_block~2223_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2224_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2224 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneive_lcell_comb \FD|RAM|ram_block~1482feeder (
// Equation(s):
// \FD|RAM|ram_block~1482feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1482feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1482feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1482feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N21
dffeas \FD|RAM|ram_block~1482 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1482feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1482 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1482 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N5
dffeas \FD|RAM|ram_block~1546 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1546 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1546 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N14
cycloneive_lcell_comb \FD|RAM|ram_block~1514feeder (
// Equation(s):
// \FD|RAM|ram_block~1514feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1514feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1514feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1514feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N15
dffeas \FD|RAM|ram_block~1514 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1514feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1514 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1514 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N3
dffeas \FD|RAM|ram_block~1450 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1450 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1450 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
cycloneive_lcell_comb \FD|RAM|ram_block~2230 (
// Equation(s):
// \FD|RAM|ram_block~2230_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1514_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1450_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|RAM|ram_block~1514_q ),
	.datab(\FD|ULA|MUX|Mux30~1_combout ),
	.datac(\FD|RAM|ram_block~1450_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2230_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2230 .lut_mask = 16'hCCB8;
defparam \FD|RAM|ram_block~2230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2231 (
// Equation(s):
// \FD|RAM|ram_block~2231_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2230_combout  & ((\FD|RAM|ram_block~1546_q ))) # (!\FD|RAM|ram_block~2230_combout  & (\FD|RAM|ram_block~1482_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2230_combout ))))

	.dataa(\FD|ULA|MUX|Mux31~1_combout ),
	.datab(\FD|RAM|ram_block~1482_q ),
	.datac(\FD|RAM|ram_block~1546_q ),
	.datad(\FD|RAM|ram_block~2230_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2231_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2231 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N12
cycloneive_lcell_comb \FD|RAM|ram_block~1226feeder (
// Equation(s):
// \FD|RAM|ram_block~1226feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1226feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1226feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1226feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N13
dffeas \FD|RAM|ram_block~1226 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1226feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1226 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1226 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N7
dffeas \FD|RAM|ram_block~1290 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1290 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1290 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N10
cycloneive_lcell_comb \FD|RAM|ram_block~1258feeder (
// Equation(s):
// \FD|RAM|ram_block~1258feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1258feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1258feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1258feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N11
dffeas \FD|RAM|ram_block~1258 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1258feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1258 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1258 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N5
dffeas \FD|RAM|ram_block~1194 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1194 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1194 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N4
cycloneive_lcell_comb \FD|RAM|ram_block~2225 (
// Equation(s):
// \FD|RAM|ram_block~2225_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~1258_q ) # ((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & (((\FD|RAM|ram_block~1194_q  & !\FD|ULA|MUX|Mux31~1_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1258_q ),
	.datac(\FD|RAM|ram_block~1194_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2225_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2225 .lut_mask = 16'hAAD8;
defparam \FD|RAM|ram_block~2225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2226 (
// Equation(s):
// \FD|RAM|ram_block~2226_combout  = (\FD|ULA|MUX|Mux31~1_combout  & ((\FD|RAM|ram_block~2225_combout  & ((\FD|RAM|ram_block~1290_q ))) # (!\FD|RAM|ram_block~2225_combout  & (\FD|RAM|ram_block~1226_q )))) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// (((\FD|RAM|ram_block~2225_combout ))))

	.dataa(\FD|RAM|ram_block~1226_q ),
	.datab(\FD|ULA|MUX|Mux31~1_combout ),
	.datac(\FD|RAM|ram_block~1290_q ),
	.datad(\FD|RAM|ram_block~2225_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2226_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2226 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N4
cycloneive_lcell_comb \FD|RAM|ram_block~1130feeder (
// Equation(s):
// \FD|RAM|ram_block~1130feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1130feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1130feeder .lut_mask = 16'hFF00;
defparam \FD|RAM|ram_block~1130feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N5
dffeas \FD|RAM|ram_block~1130 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1130feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1130 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1130 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N15
dffeas \FD|RAM|ram_block~1162 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1162 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1162 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N10
cycloneive_lcell_comb \FD|RAM|ram_block~1098feeder (
// Equation(s):
// \FD|RAM|ram_block~1098feeder_combout  = \FD|BANCO_REG|saidaB[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~1098feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~1098feeder .lut_mask = 16'hF0F0;
defparam \FD|RAM|ram_block~1098feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N11
dffeas \FD|RAM|ram_block~1098 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|RAM|ram_block~1098feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|RAM|ram_block~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1098_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1098 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1098 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N13
dffeas \FD|RAM|ram_block~1066 (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|BANCO_REG|saidaB[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|RAM|ram_block~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|RAM|ram_block~1066_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|RAM|ram_block~1066 .is_wysiwyg = "true";
defparam \FD|RAM|ram_block~1066 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \FD|RAM|ram_block~2227 (
// Equation(s):
// \FD|RAM|ram_block~2227_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|ULA|MUX|Mux31~1_combout )))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|ULA|MUX|Mux31~1_combout  & (\FD|RAM|ram_block~1098_q )) # (!\FD|ULA|MUX|Mux31~1_combout  & 
// ((\FD|RAM|ram_block~1066_q )))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1098_q ),
	.datac(\FD|RAM|ram_block~1066_q ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2227_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2227 .lut_mask = 16'hEE50;
defparam \FD|RAM|ram_block~2227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
cycloneive_lcell_comb \FD|RAM|ram_block~2228 (
// Equation(s):
// \FD|RAM|ram_block~2228_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|RAM|ram_block~2227_combout  & ((\FD|RAM|ram_block~1162_q ))) # (!\FD|RAM|ram_block~2227_combout  & (\FD|RAM|ram_block~1130_q )))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|RAM|ram_block~2227_combout ))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|RAM|ram_block~1130_q ),
	.datac(\FD|RAM|ram_block~1162_q ),
	.datad(\FD|RAM|ram_block~2227_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2228_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2228 .lut_mask = 16'hF588;
defparam \FD|RAM|ram_block~2228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N28
cycloneive_lcell_comb \FD|RAM|ram_block~2229 (
// Equation(s):
// \FD|RAM|ram_block~2229_combout  = (\FD|ULA|MUX|Mux29~1_combout  & ((\FD|ULA|MUX|Mux28~1_combout ) # ((\FD|RAM|ram_block~2226_combout )))) # (!\FD|ULA|MUX|Mux29~1_combout  & (!\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2228_combout ))))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2226_combout ),
	.datad(\FD|RAM|ram_block~2228_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2229_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2229 .lut_mask = 16'hB9A8;
defparam \FD|RAM|ram_block~2229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N6
cycloneive_lcell_comb \FD|RAM|ram_block~2232 (
// Equation(s):
// \FD|RAM|ram_block~2232_combout  = (\FD|ULA|MUX|Mux28~1_combout  & ((\FD|RAM|ram_block~2229_combout  & ((\FD|RAM|ram_block~2231_combout ))) # (!\FD|RAM|ram_block~2229_combout  & (\FD|RAM|ram_block~2224_combout )))) # (!\FD|ULA|MUX|Mux28~1_combout  & 
// (((\FD|RAM|ram_block~2229_combout ))))

	.dataa(\FD|RAM|ram_block~2224_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|RAM|ram_block~2231_combout ),
	.datad(\FD|RAM|ram_block~2229_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2232_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2232 .lut_mask = 16'hF388;
defparam \FD|RAM|ram_block~2232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N20
cycloneive_lcell_comb \FD|RAM|ram_block~2243 (
// Equation(s):
// \FD|RAM|ram_block~2243_combout  = (\FD|ULA|MUX|Mux27~1_combout  & (\FD|ULA|MUX|Mux26~1_combout )) # (!\FD|ULA|MUX|Mux27~1_combout  & ((\FD|ULA|MUX|Mux26~1_combout  & ((\FD|RAM|ram_block~2232_combout ))) # (!\FD|ULA|MUX|Mux26~1_combout  & 
// (\FD|RAM|ram_block~2242_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|ULA|MUX|Mux26~1_combout ),
	.datac(\FD|RAM|ram_block~2242_combout ),
	.datad(\FD|RAM|ram_block~2232_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2243_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2243 .lut_mask = 16'hDC98;
defparam \FD|RAM|ram_block~2243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N10
cycloneive_lcell_comb \FD|RAM|ram_block~2254 (
// Equation(s):
// \FD|RAM|ram_block~2254_combout  = (\FD|ULA|MUX|Mux27~1_combout  & ((\FD|RAM|ram_block~2243_combout  & (\FD|RAM|ram_block~2253_combout )) # (!\FD|RAM|ram_block~2243_combout  & ((\FD|RAM|ram_block~2222_combout ))))) # (!\FD|ULA|MUX|Mux27~1_combout  & 
// (((\FD|RAM|ram_block~2243_combout ))))

	.dataa(\FD|ULA|MUX|Mux27~1_combout ),
	.datab(\FD|RAM|ram_block~2253_combout ),
	.datac(\FD|RAM|ram_block~2222_combout ),
	.datad(\FD|RAM|ram_block~2243_combout ),
	.cin(gnd),
	.combout(\FD|RAM|ram_block~2254_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|ram_block~2254 .lut_mask = 16'hDDA0;
defparam \FD|RAM|ram_block~2254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N14
cycloneive_lcell_comb \FD|MUX_ULA_MEM|q[3]~3 (
// Equation(s):
// \FD|MUX_ULA_MEM|q[3]~3_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (((\FD|comb~0_combout  & \FD|RAM|ram_block~2254_combout )))) # (!\UCFD|HAB_LE_MEM~0_combout  & (\FD|ULA|MUX|Mux28~1_combout ))

	.dataa(\UCFD|HAB_LE_MEM~0_combout ),
	.datab(\FD|ULA|MUX|Mux28~1_combout ),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~2254_combout ),
	.cin(gnd),
	.combout(\FD|MUX_ULA_MEM|q[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MUX_ULA_MEM|q[3]~3 .lut_mask = 16'hE444;
defparam \FD|MUX_ULA_MEM|q[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N6
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][3]~1 (
// Equation(s):
// \FD|BANCO_REG|registrador[1][3]~1_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (!\FD|MEM_INST|q [17] & \FD|MEM_INST|q [16]))

	.dataa(\UCFD|HAB_LE_MEM~0_combout ),
	.datab(gnd),
	.datac(\FD|MEM_INST|q [17]),
	.datad(\FD|MEM_INST|q [16]),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][3]~1 .lut_mask = 16'h0A00;
defparam \FD|BANCO_REG|registrador[1][3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N7
dffeas \FD|BANCO_REG|registrador[1][3] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][3] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N1
dffeas \FD|BANCO_REG|registrador[1][2] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[2]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][2] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N5
dffeas \FD|BANCO_REG|registrador[1][0] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[0]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][0] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N11
dffeas \FD|BANCO_REG|registrador[1][1] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][1] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N20
cycloneive_lcell_comb \display0|rascSaida7seg[0]~0 (
// Equation(s):
// \display0|rascSaida7seg[0]~0_combout  = (\FD|BANCO_REG|registrador[1][3]~q  & (\FD|BANCO_REG|registrador[1][0]~q  & (\FD|BANCO_REG|registrador[1][2]~q  $ (\FD|BANCO_REG|registrador[1][1]~q )))) # (!\FD|BANCO_REG|registrador[1][3]~q  & 
// (!\FD|BANCO_REG|registrador[1][1]~q  & (\FD|BANCO_REG|registrador[1][2]~q  $ (\FD|BANCO_REG|registrador[1][0]~q ))))

	.dataa(\FD|BANCO_REG|registrador[1][3]~q ),
	.datab(\FD|BANCO_REG|registrador[1][2]~q ),
	.datac(\FD|BANCO_REG|registrador[1][0]~q ),
	.datad(\FD|BANCO_REG|registrador[1][1]~q ),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[0]~0 .lut_mask = 16'h2094;
defparam \display0|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N30
cycloneive_lcell_comb \display0|rascSaida7seg[1]~1 (
// Equation(s):
// \display0|rascSaida7seg[1]~1_combout  = (\FD|BANCO_REG|registrador[1][3]~q  & ((\FD|BANCO_REG|registrador[1][0]~q  & ((\FD|BANCO_REG|registrador[1][1]~q ))) # (!\FD|BANCO_REG|registrador[1][0]~q  & (\FD|BANCO_REG|registrador[1][2]~q )))) # 
// (!\FD|BANCO_REG|registrador[1][3]~q  & (\FD|BANCO_REG|registrador[1][2]~q  & (\FD|BANCO_REG|registrador[1][0]~q  $ (\FD|BANCO_REG|registrador[1][1]~q ))))

	.dataa(\FD|BANCO_REG|registrador[1][3]~q ),
	.datab(\FD|BANCO_REG|registrador[1][2]~q ),
	.datac(\FD|BANCO_REG|registrador[1][0]~q ),
	.datad(\FD|BANCO_REG|registrador[1][1]~q ),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[1]~1 .lut_mask = 16'hAC48;
defparam \display0|rascSaida7seg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N24
cycloneive_lcell_comb \display0|rascSaida7seg[2]~2 (
// Equation(s):
// \display0|rascSaida7seg[2]~2_combout  = (\FD|BANCO_REG|registrador[1][3]~q  & (((\FD|BANCO_REG|registrador[1][0]~q  & !\FD|BANCO_REG|registrador[1][1]~q )) # (!\FD|BANCO_REG|registrador[1][2]~q ))) # (!\FD|BANCO_REG|registrador[1][3]~q  & 
// ((\FD|BANCO_REG|registrador[1][2]~q ) # ((\FD|BANCO_REG|registrador[1][0]~q ) # (!\FD|BANCO_REG|registrador[1][1]~q ))))

	.dataa(\FD|BANCO_REG|registrador[1][3]~q ),
	.datab(\FD|BANCO_REG|registrador[1][2]~q ),
	.datac(\FD|BANCO_REG|registrador[1][0]~q ),
	.datad(\FD|BANCO_REG|registrador[1][1]~q ),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[2]~2 .lut_mask = 16'h76F7;
defparam \display0|rascSaida7seg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N0
cycloneive_lcell_comb \display0|rascSaida7seg[3]~3 (
// Equation(s):
// \display0|rascSaida7seg[3]~3_combout  = (\FD|BANCO_REG|registrador[1][1]~q  & ((\FD|BANCO_REG|registrador[1][0]~q  & (\FD|BANCO_REG|registrador[1][2]~q )) # (!\FD|BANCO_REG|registrador[1][0]~q  & (!\FD|BANCO_REG|registrador[1][2]~q  & 
// \FD|BANCO_REG|registrador[1][3]~q )))) # (!\FD|BANCO_REG|registrador[1][1]~q  & (!\FD|BANCO_REG|registrador[1][3]~q  & (\FD|BANCO_REG|registrador[1][0]~q  $ (\FD|BANCO_REG|registrador[1][2]~q ))))

	.dataa(\FD|BANCO_REG|registrador[1][1]~q ),
	.datab(\FD|BANCO_REG|registrador[1][0]~q ),
	.datac(\FD|BANCO_REG|registrador[1][2]~q ),
	.datad(\FD|BANCO_REG|registrador[1][3]~q ),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[3]~3 .lut_mask = 16'h8294;
defparam \display0|rascSaida7seg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N10
cycloneive_lcell_comb \display0|rascSaida7seg[4]~4 (
// Equation(s):
// \display0|rascSaida7seg[4]~4_combout  = (\FD|BANCO_REG|registrador[1][1]~q  & (!\FD|BANCO_REG|registrador[1][3]~q  & (\FD|BANCO_REG|registrador[1][0]~q ))) # (!\FD|BANCO_REG|registrador[1][1]~q  & ((\FD|BANCO_REG|registrador[1][2]~q  & 
// (!\FD|BANCO_REG|registrador[1][3]~q )) # (!\FD|BANCO_REG|registrador[1][2]~q  & ((\FD|BANCO_REG|registrador[1][0]~q )))))

	.dataa(\FD|BANCO_REG|registrador[1][3]~q ),
	.datab(\FD|BANCO_REG|registrador[1][0]~q ),
	.datac(\FD|BANCO_REG|registrador[1][1]~q ),
	.datad(\FD|BANCO_REG|registrador[1][2]~q ),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[4]~4 .lut_mask = 16'h454C;
defparam \display0|rascSaida7seg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N4
cycloneive_lcell_comb \display0|rascSaida7seg[5]~5 (
// Equation(s):
// \display0|rascSaida7seg[5]~5_combout  = (\FD|BANCO_REG|registrador[1][1]~q  & (!\FD|BANCO_REG|registrador[1][3]~q  & ((\FD|BANCO_REG|registrador[1][0]~q ) # (!\FD|BANCO_REG|registrador[1][2]~q )))) # (!\FD|BANCO_REG|registrador[1][1]~q  & 
// (\FD|BANCO_REG|registrador[1][0]~q  & (\FD|BANCO_REG|registrador[1][2]~q  $ (!\FD|BANCO_REG|registrador[1][3]~q ))))

	.dataa(\FD|BANCO_REG|registrador[1][1]~q ),
	.datab(\FD|BANCO_REG|registrador[1][2]~q ),
	.datac(\FD|BANCO_REG|registrador[1][0]~q ),
	.datad(\FD|BANCO_REG|registrador[1][3]~q ),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[5]~5 .lut_mask = 16'h40B2;
defparam \display0|rascSaida7seg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N6
cycloneive_lcell_comb \display0|rascSaida7seg[6]~6 (
// Equation(s):
// \display0|rascSaida7seg[6]~6_combout  = (\FD|BANCO_REG|registrador[1][0]~q  & (!\FD|BANCO_REG|registrador[1][3]~q  & (\FD|BANCO_REG|registrador[1][1]~q  $ (!\FD|BANCO_REG|registrador[1][2]~q )))) # (!\FD|BANCO_REG|registrador[1][0]~q  & 
// (!\FD|BANCO_REG|registrador[1][1]~q  & (\FD|BANCO_REG|registrador[1][3]~q  $ (!\FD|BANCO_REG|registrador[1][2]~q ))))

	.dataa(\FD|BANCO_REG|registrador[1][1]~q ),
	.datab(\FD|BANCO_REG|registrador[1][0]~q ),
	.datac(\FD|BANCO_REG|registrador[1][3]~q ),
	.datad(\FD|BANCO_REG|registrador[1][2]~q ),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[6]~6 .lut_mask = 16'h1805;
defparam \display0|rascSaida7seg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N28
cycloneive_lcell_comb \FD|BANCO_REG|registrador[2][3]~2 (
// Equation(s):
// \FD|BANCO_REG|registrador[2][3]~2_combout  = (\UCFD|HAB_LE_MEM~0_combout  & (\FD|MEM_INST|q [17] & !\FD|MEM_INST|q [16]))

	.dataa(\UCFD|HAB_LE_MEM~0_combout ),
	.datab(gnd),
	.datac(\FD|MEM_INST|q [17]),
	.datad(\FD|MEM_INST|q [16]),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][3]~2 .lut_mask = 16'h00A0;
defparam \FD|BANCO_REG|registrador[2][3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N29
dffeas \FD|BANCO_REG|registrador[2][3] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][3] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N9
dffeas \FD|BANCO_REG|registrador[2][1] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][1] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N27
dffeas \FD|BANCO_REG|registrador[2][2] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[2]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][2] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N3
dffeas \FD|BANCO_REG|registrador[2][0] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[0]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][0] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N14
cycloneive_lcell_comb \display1|rascSaida7seg[0]~0 (
// Equation(s):
// \display1|rascSaida7seg[0]~0_combout  = (\FD|BANCO_REG|registrador[2][3]~q  & (\FD|BANCO_REG|registrador[2][0]~q  & (\FD|BANCO_REG|registrador[2][1]~q  $ (\FD|BANCO_REG|registrador[2][2]~q )))) # (!\FD|BANCO_REG|registrador[2][3]~q  & 
// (!\FD|BANCO_REG|registrador[2][1]~q  & (\FD|BANCO_REG|registrador[2][2]~q  $ (\FD|BANCO_REG|registrador[2][0]~q ))))

	.dataa(\FD|BANCO_REG|registrador[2][3]~q ),
	.datab(\FD|BANCO_REG|registrador[2][1]~q ),
	.datac(\FD|BANCO_REG|registrador[2][2]~q ),
	.datad(\FD|BANCO_REG|registrador[2][0]~q ),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[0]~0 .lut_mask = 16'h2910;
defparam \display1|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N12
cycloneive_lcell_comb \display1|rascSaida7seg[1]~1 (
// Equation(s):
// \display1|rascSaida7seg[1]~1_combout  = (\FD|BANCO_REG|registrador[2][3]~q  & ((\FD|BANCO_REG|registrador[2][0]~q  & (\FD|BANCO_REG|registrador[2][1]~q )) # (!\FD|BANCO_REG|registrador[2][0]~q  & ((\FD|BANCO_REG|registrador[2][2]~q ))))) # 
// (!\FD|BANCO_REG|registrador[2][3]~q  & (\FD|BANCO_REG|registrador[2][2]~q  & (\FD|BANCO_REG|registrador[2][1]~q  $ (\FD|BANCO_REG|registrador[2][0]~q ))))

	.dataa(\FD|BANCO_REG|registrador[2][3]~q ),
	.datab(\FD|BANCO_REG|registrador[2][1]~q ),
	.datac(\FD|BANCO_REG|registrador[2][2]~q ),
	.datad(\FD|BANCO_REG|registrador[2][0]~q ),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[1]~1 .lut_mask = 16'h98E0;
defparam \display1|rascSaida7seg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N18
cycloneive_lcell_comb \display1|rascSaida7seg[2]~2 (
// Equation(s):
// \display1|rascSaida7seg[2]~2_combout  = (\FD|BANCO_REG|registrador[2][3]~q  & (((!\FD|BANCO_REG|registrador[2][1]~q  & \FD|BANCO_REG|registrador[2][0]~q )) # (!\FD|BANCO_REG|registrador[2][2]~q ))) # (!\FD|BANCO_REG|registrador[2][3]~q  & 
// (((\FD|BANCO_REG|registrador[2][2]~q ) # (\FD|BANCO_REG|registrador[2][0]~q )) # (!\FD|BANCO_REG|registrador[2][1]~q )))

	.dataa(\FD|BANCO_REG|registrador[2][3]~q ),
	.datab(\FD|BANCO_REG|registrador[2][1]~q ),
	.datac(\FD|BANCO_REG|registrador[2][2]~q ),
	.datad(\FD|BANCO_REG|registrador[2][0]~q ),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[2]~2 .lut_mask = 16'h7F5B;
defparam \display1|rascSaida7seg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N26
cycloneive_lcell_comb \display1|rascSaida7seg[3]~3 (
// Equation(s):
// \display1|rascSaida7seg[3]~3_combout  = (\FD|BANCO_REG|registrador[2][1]~q  & ((\FD|BANCO_REG|registrador[2][2]~q  & ((\FD|BANCO_REG|registrador[2][0]~q ))) # (!\FD|BANCO_REG|registrador[2][2]~q  & (\FD|BANCO_REG|registrador[2][3]~q  & 
// !\FD|BANCO_REG|registrador[2][0]~q )))) # (!\FD|BANCO_REG|registrador[2][1]~q  & (!\FD|BANCO_REG|registrador[2][3]~q  & (\FD|BANCO_REG|registrador[2][2]~q  $ (\FD|BANCO_REG|registrador[2][0]~q ))))

	.dataa(\FD|BANCO_REG|registrador[2][3]~q ),
	.datab(\FD|BANCO_REG|registrador[2][1]~q ),
	.datac(\FD|BANCO_REG|registrador[2][2]~q ),
	.datad(\FD|BANCO_REG|registrador[2][0]~q ),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[3]~3 .lut_mask = 16'hC118;
defparam \display1|rascSaida7seg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N8
cycloneive_lcell_comb \display1|rascSaida7seg[4]~4 (
// Equation(s):
// \display1|rascSaida7seg[4]~4_combout  = (\FD|BANCO_REG|registrador[2][1]~q  & (((!\FD|BANCO_REG|registrador[2][3]~q  & \FD|BANCO_REG|registrador[2][0]~q )))) # (!\FD|BANCO_REG|registrador[2][1]~q  & ((\FD|BANCO_REG|registrador[2][2]~q  & 
// (!\FD|BANCO_REG|registrador[2][3]~q )) # (!\FD|BANCO_REG|registrador[2][2]~q  & ((\FD|BANCO_REG|registrador[2][0]~q )))))

	.dataa(\FD|BANCO_REG|registrador[2][2]~q ),
	.datab(\FD|BANCO_REG|registrador[2][3]~q ),
	.datac(\FD|BANCO_REG|registrador[2][1]~q ),
	.datad(\FD|BANCO_REG|registrador[2][0]~q ),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[4]~4 .lut_mask = 16'h3702;
defparam \display1|rascSaida7seg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N2
cycloneive_lcell_comb \display1|rascSaida7seg[5]~5 (
// Equation(s):
// \display1|rascSaida7seg[5]~5_combout  = (\FD|BANCO_REG|registrador[2][2]~q  & (\FD|BANCO_REG|registrador[2][0]~q  & (\FD|BANCO_REG|registrador[2][1]~q  $ (\FD|BANCO_REG|registrador[2][3]~q )))) # (!\FD|BANCO_REG|registrador[2][2]~q  & 
// (!\FD|BANCO_REG|registrador[2][3]~q  & ((\FD|BANCO_REG|registrador[2][1]~q ) # (\FD|BANCO_REG|registrador[2][0]~q ))))

	.dataa(\FD|BANCO_REG|registrador[2][2]~q ),
	.datab(\FD|BANCO_REG|registrador[2][1]~q ),
	.datac(\FD|BANCO_REG|registrador[2][0]~q ),
	.datad(\FD|BANCO_REG|registrador[2][3]~q ),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[5]~5 .lut_mask = 16'h20D4;
defparam \display1|rascSaida7seg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N28
cycloneive_lcell_comb \display1|rascSaida7seg[6]~6 (
// Equation(s):
// \display1|rascSaida7seg[6]~6_combout  = (\FD|BANCO_REG|registrador[2][0]~q  & (!\FD|BANCO_REG|registrador[2][3]~q  & (\FD|BANCO_REG|registrador[2][2]~q  $ (!\FD|BANCO_REG|registrador[2][1]~q )))) # (!\FD|BANCO_REG|registrador[2][0]~q  & 
// (!\FD|BANCO_REG|registrador[2][1]~q  & (\FD|BANCO_REG|registrador[2][2]~q  $ (!\FD|BANCO_REG|registrador[2][3]~q ))))

	.dataa(\FD|BANCO_REG|registrador[2][2]~q ),
	.datab(\FD|BANCO_REG|registrador[2][1]~q ),
	.datac(\FD|BANCO_REG|registrador[2][3]~q ),
	.datad(\FD|BANCO_REG|registrador[2][0]~q ),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[6]~6 .lut_mask = 16'h0921;
defparam \display1|rascSaida7seg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N30
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][3]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][3]~feeder_combout  = \FD|MUX_ULA_MEM|q[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[3]~3_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][3]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N2
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][3]~3 (
// Equation(s):
// \FD|BANCO_REG|registrador[3][3]~3_combout  = (!\FD|MEM_INST|q [27] & (\FD|MEM_INST|q [11] & (!\FD|MEM_INST|q [28] & !\FD|MEM_INST|q [13])))

	.dataa(\FD|MEM_INST|q [27]),
	.datab(\FD|MEM_INST|q [11]),
	.datac(\FD|MEM_INST|q [28]),
	.datad(\FD|MEM_INST|q [13]),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][3]~3 .lut_mask = 16'h0004;
defparam \FD|BANCO_REG|registrador[3][3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N0
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][3]~4 (
// Equation(s):
// \FD|BANCO_REG|registrador[3][3]~4_combout  = (\FD|BANCO_REG|registrador[3][3]~3_combout ) # ((\FD|MEM_INST|q [16] & (\FD|MEM_INST|q [17] & \UCFD|HAB_LE_MEM~0_combout )))

	.dataa(\FD|MEM_INST|q [16]),
	.datab(\FD|MEM_INST|q [17]),
	.datac(\UCFD|HAB_LE_MEM~0_combout ),
	.datad(\FD|BANCO_REG|registrador[3][3]~3_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][3]~4 .lut_mask = 16'hFF80;
defparam \FD|BANCO_REG|registrador[3][3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N31
dffeas \FD|BANCO_REG|registrador[3][3] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][3] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N20
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][2]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][2]~feeder_combout  = \FD|MUX_ULA_MEM|q[2]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[2]~0_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][2]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N21
dffeas \FD|BANCO_REG|registrador[3][2] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][2] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N5
dffeas \FD|BANCO_REG|registrador[3][0] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[0]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][0] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N16
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][1]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][1]~feeder_combout  = \FD|MUX_ULA_MEM|q[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[1]~1_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][1]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N17
dffeas \FD|BANCO_REG|registrador[3][1] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][1] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N18
cycloneive_lcell_comb \display2|rascSaida7seg[0]~0 (
// Equation(s):
// \display2|rascSaida7seg[0]~0_combout  = (\FD|BANCO_REG|registrador[3][3]~q  & (\FD|BANCO_REG|registrador[3][0]~q  & (\FD|BANCO_REG|registrador[3][2]~q  $ (\FD|BANCO_REG|registrador[3][1]~q )))) # (!\FD|BANCO_REG|registrador[3][3]~q  & 
// (!\FD|BANCO_REG|registrador[3][1]~q  & (\FD|BANCO_REG|registrador[3][2]~q  $ (\FD|BANCO_REG|registrador[3][0]~q ))))

	.dataa(\FD|BANCO_REG|registrador[3][3]~q ),
	.datab(\FD|BANCO_REG|registrador[3][2]~q ),
	.datac(\FD|BANCO_REG|registrador[3][0]~q ),
	.datad(\FD|BANCO_REG|registrador[3][1]~q ),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[0]~0 .lut_mask = 16'h2094;
defparam \display2|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N24
cycloneive_lcell_comb \display2|rascSaida7seg[1]~1 (
// Equation(s):
// \display2|rascSaida7seg[1]~1_combout  = (\FD|BANCO_REG|registrador[3][3]~q  & ((\FD|BANCO_REG|registrador[3][0]~q  & ((\FD|BANCO_REG|registrador[3][1]~q ))) # (!\FD|BANCO_REG|registrador[3][0]~q  & (\FD|BANCO_REG|registrador[3][2]~q )))) # 
// (!\FD|BANCO_REG|registrador[3][3]~q  & (\FD|BANCO_REG|registrador[3][2]~q  & (\FD|BANCO_REG|registrador[3][0]~q  $ (\FD|BANCO_REG|registrador[3][1]~q ))))

	.dataa(\FD|BANCO_REG|registrador[3][3]~q ),
	.datab(\FD|BANCO_REG|registrador[3][2]~q ),
	.datac(\FD|BANCO_REG|registrador[3][0]~q ),
	.datad(\FD|BANCO_REG|registrador[3][1]~q ),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[1]~1 .lut_mask = 16'hAC48;
defparam \display2|rascSaida7seg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N4
cycloneive_lcell_comb \display2|rascSaida7seg[2]~2 (
// Equation(s):
// \display2|rascSaida7seg[2]~2_combout  = (\FD|BANCO_REG|registrador[3][3]~q  & (((!\FD|BANCO_REG|registrador[3][1]~q  & \FD|BANCO_REG|registrador[3][0]~q )) # (!\FD|BANCO_REG|registrador[3][2]~q ))) # (!\FD|BANCO_REG|registrador[3][3]~q  & 
// (((\FD|BANCO_REG|registrador[3][2]~q ) # (\FD|BANCO_REG|registrador[3][0]~q )) # (!\FD|BANCO_REG|registrador[3][1]~q )))

	.dataa(\FD|BANCO_REG|registrador[3][3]~q ),
	.datab(\FD|BANCO_REG|registrador[3][1]~q ),
	.datac(\FD|BANCO_REG|registrador[3][2]~q ),
	.datad(\FD|BANCO_REG|registrador[3][0]~q ),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[2]~2 .lut_mask = 16'h7F5B;
defparam \display2|rascSaida7seg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N30
cycloneive_lcell_comb \display2|rascSaida7seg[3]~3 (
// Equation(s):
// \display2|rascSaida7seg[3]~3_combout  = (\FD|BANCO_REG|registrador[3][1]~q  & ((\FD|BANCO_REG|registrador[3][2]~q  & ((\FD|BANCO_REG|registrador[3][0]~q ))) # (!\FD|BANCO_REG|registrador[3][2]~q  & (\FD|BANCO_REG|registrador[3][3]~q  & 
// !\FD|BANCO_REG|registrador[3][0]~q )))) # (!\FD|BANCO_REG|registrador[3][1]~q  & (!\FD|BANCO_REG|registrador[3][3]~q  & (\FD|BANCO_REG|registrador[3][2]~q  $ (\FD|BANCO_REG|registrador[3][0]~q ))))

	.dataa(\FD|BANCO_REG|registrador[3][3]~q ),
	.datab(\FD|BANCO_REG|registrador[3][2]~q ),
	.datac(\FD|BANCO_REG|registrador[3][0]~q ),
	.datad(\FD|BANCO_REG|registrador[3][1]~q ),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[3]~3 .lut_mask = 16'hC214;
defparam \display2|rascSaida7seg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N0
cycloneive_lcell_comb \display2|rascSaida7seg[4]~4 (
// Equation(s):
// \display2|rascSaida7seg[4]~4_combout  = (\FD|BANCO_REG|registrador[3][1]~q  & (!\FD|BANCO_REG|registrador[3][3]~q  & ((\FD|BANCO_REG|registrador[3][0]~q )))) # (!\FD|BANCO_REG|registrador[3][1]~q  & ((\FD|BANCO_REG|registrador[3][2]~q  & 
// (!\FD|BANCO_REG|registrador[3][3]~q )) # (!\FD|BANCO_REG|registrador[3][2]~q  & ((\FD|BANCO_REG|registrador[3][0]~q )))))

	.dataa(\FD|BANCO_REG|registrador[3][3]~q ),
	.datab(\FD|BANCO_REG|registrador[3][2]~q ),
	.datac(\FD|BANCO_REG|registrador[3][0]~q ),
	.datad(\FD|BANCO_REG|registrador[3][1]~q ),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[4]~4 .lut_mask = 16'h5074;
defparam \display2|rascSaida7seg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N4
cycloneive_lcell_comb \display2|rascSaida7seg[5]~5 (
// Equation(s):
// \display2|rascSaida7seg[5]~5_combout  = (\FD|BANCO_REG|registrador[3][2]~q  & (\FD|BANCO_REG|registrador[3][0]~q  & (\FD|BANCO_REG|registrador[3][3]~q  $ (\FD|BANCO_REG|registrador[3][1]~q )))) # (!\FD|BANCO_REG|registrador[3][2]~q  & 
// (!\FD|BANCO_REG|registrador[3][3]~q  & ((\FD|BANCO_REG|registrador[3][0]~q ) # (\FD|BANCO_REG|registrador[3][1]~q ))))

	.dataa(\FD|BANCO_REG|registrador[3][3]~q ),
	.datab(\FD|BANCO_REG|registrador[3][2]~q ),
	.datac(\FD|BANCO_REG|registrador[3][0]~q ),
	.datad(\FD|BANCO_REG|registrador[3][1]~q ),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[5]~5 .lut_mask = 16'h5190;
defparam \display2|rascSaida7seg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N14
cycloneive_lcell_comb \display2|rascSaida7seg[6]~6 (
// Equation(s):
// \display2|rascSaida7seg[6]~6_combout  = (\FD|BANCO_REG|registrador[3][0]~q  & (!\FD|BANCO_REG|registrador[3][3]~q  & (\FD|BANCO_REG|registrador[3][2]~q  $ (!\FD|BANCO_REG|registrador[3][1]~q )))) # (!\FD|BANCO_REG|registrador[3][0]~q  & 
// (!\FD|BANCO_REG|registrador[3][1]~q  & (\FD|BANCO_REG|registrador[3][3]~q  $ (!\FD|BANCO_REG|registrador[3][2]~q ))))

	.dataa(\FD|BANCO_REG|registrador[3][3]~q ),
	.datab(\FD|BANCO_REG|registrador[3][2]~q ),
	.datac(\FD|BANCO_REG|registrador[3][0]~q ),
	.datad(\FD|BANCO_REG|registrador[3][1]~q ),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[6]~6 .lut_mask = 16'h4019;
defparam \display2|rascSaida7seg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N14
cycloneive_lcell_comb \FD|BANCO_REG|Decoder0~0 (
// Equation(s):
// \FD|BANCO_REG|Decoder0~0_combout  = (!\FD|MEM_INST|q [27] & (!\FD|MEM_INST|q [11] & (!\FD|MEM_INST|q [28] & \FD|MEM_INST|q [13])))

	.dataa(\FD|MEM_INST|q [27]),
	.datab(\FD|MEM_INST|q [11]),
	.datac(\FD|MEM_INST|q [28]),
	.datad(\FD|MEM_INST|q [13]),
	.cin(gnd),
	.combout(\FD|BANCO_REG|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|Decoder0~0 .lut_mask = 16'h0100;
defparam \FD|BANCO_REG|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N27
dffeas \FD|BANCO_REG|registrador[4][3] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][3] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N28
cycloneive_lcell_comb \FD|BANCO_REG|registrador[4][2]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[4][2]~feeder_combout  = \FD|MUX_ULA_MEM|q[2]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[2]~0_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[4][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][2]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[4][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N29
dffeas \FD|BANCO_REG|registrador[4][2] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][2] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N5
dffeas \FD|BANCO_REG|registrador[4][0] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[0]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][0] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N13
dffeas \FD|BANCO_REG|registrador[4][1] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][1] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneive_lcell_comb \display3|rascSaida7seg[0]~0 (
// Equation(s):
// \display3|rascSaida7seg[0]~0_combout  = (\FD|BANCO_REG|registrador[4][3]~q  & (\FD|BANCO_REG|registrador[4][0]~q  & (\FD|BANCO_REG|registrador[4][2]~q  $ (\FD|BANCO_REG|registrador[4][1]~q )))) # (!\FD|BANCO_REG|registrador[4][3]~q  & 
// (!\FD|BANCO_REG|registrador[4][1]~q  & (\FD|BANCO_REG|registrador[4][2]~q  $ (\FD|BANCO_REG|registrador[4][0]~q ))))

	.dataa(\FD|BANCO_REG|registrador[4][3]~q ),
	.datab(\FD|BANCO_REG|registrador[4][2]~q ),
	.datac(\FD|BANCO_REG|registrador[4][0]~q ),
	.datad(\FD|BANCO_REG|registrador[4][1]~q ),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[0]~0 .lut_mask = 16'h2094;
defparam \display3|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneive_lcell_comb \display3|rascSaida7seg[1]~1 (
// Equation(s):
// \display3|rascSaida7seg[1]~1_combout  = (\FD|BANCO_REG|registrador[4][3]~q  & ((\FD|BANCO_REG|registrador[4][0]~q  & ((\FD|BANCO_REG|registrador[4][1]~q ))) # (!\FD|BANCO_REG|registrador[4][0]~q  & (\FD|BANCO_REG|registrador[4][2]~q )))) # 
// (!\FD|BANCO_REG|registrador[4][3]~q  & (\FD|BANCO_REG|registrador[4][2]~q  & (\FD|BANCO_REG|registrador[4][0]~q  $ (\FD|BANCO_REG|registrador[4][1]~q ))))

	.dataa(\FD|BANCO_REG|registrador[4][3]~q ),
	.datab(\FD|BANCO_REG|registrador[4][2]~q ),
	.datac(\FD|BANCO_REG|registrador[4][0]~q ),
	.datad(\FD|BANCO_REG|registrador[4][1]~q ),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[1]~1 .lut_mask = 16'hAC48;
defparam \display3|rascSaida7seg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N26
cycloneive_lcell_comb \display3|rascSaida7seg[2]~2 (
// Equation(s):
// \display3|rascSaida7seg[2]~2_combout  = (\FD|BANCO_REG|registrador[4][3]~q  & (((\FD|BANCO_REG|registrador[4][0]~q  & !\FD|BANCO_REG|registrador[4][1]~q )) # (!\FD|BANCO_REG|registrador[4][2]~q ))) # (!\FD|BANCO_REG|registrador[4][3]~q  & 
// ((\FD|BANCO_REG|registrador[4][2]~q ) # ((\FD|BANCO_REG|registrador[4][0]~q ) # (!\FD|BANCO_REG|registrador[4][1]~q ))))

	.dataa(\FD|BANCO_REG|registrador[4][3]~q ),
	.datab(\FD|BANCO_REG|registrador[4][2]~q ),
	.datac(\FD|BANCO_REG|registrador[4][0]~q ),
	.datad(\FD|BANCO_REG|registrador[4][1]~q ),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[2]~2 .lut_mask = 16'h76F7;
defparam \display3|rascSaida7seg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N14
cycloneive_lcell_comb \display3|rascSaida7seg[3]~3 (
// Equation(s):
// \display3|rascSaida7seg[3]~3_combout  = (\FD|BANCO_REG|registrador[4][1]~q  & ((\FD|BANCO_REG|registrador[4][2]~q  & ((\FD|BANCO_REG|registrador[4][0]~q ))) # (!\FD|BANCO_REG|registrador[4][2]~q  & (\FD|BANCO_REG|registrador[4][3]~q  & 
// !\FD|BANCO_REG|registrador[4][0]~q )))) # (!\FD|BANCO_REG|registrador[4][1]~q  & (!\FD|BANCO_REG|registrador[4][3]~q  & (\FD|BANCO_REG|registrador[4][2]~q  $ (\FD|BANCO_REG|registrador[4][0]~q ))))

	.dataa(\FD|BANCO_REG|registrador[4][3]~q ),
	.datab(\FD|BANCO_REG|registrador[4][2]~q ),
	.datac(\FD|BANCO_REG|registrador[4][0]~q ),
	.datad(\FD|BANCO_REG|registrador[4][1]~q ),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[3]~3 .lut_mask = 16'hC214;
defparam \display3|rascSaida7seg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N12
cycloneive_lcell_comb \display3|rascSaida7seg[4]~4 (
// Equation(s):
// \display3|rascSaida7seg[4]~4_combout  = (\FD|BANCO_REG|registrador[4][1]~q  & (!\FD|BANCO_REG|registrador[4][3]~q  & ((\FD|BANCO_REG|registrador[4][0]~q )))) # (!\FD|BANCO_REG|registrador[4][1]~q  & ((\FD|BANCO_REG|registrador[4][2]~q  & 
// (!\FD|BANCO_REG|registrador[4][3]~q )) # (!\FD|BANCO_REG|registrador[4][2]~q  & ((\FD|BANCO_REG|registrador[4][0]~q )))))

	.dataa(\FD|BANCO_REG|registrador[4][3]~q ),
	.datab(\FD|BANCO_REG|registrador[4][2]~q ),
	.datac(\FD|BANCO_REG|registrador[4][1]~q ),
	.datad(\FD|BANCO_REG|registrador[4][0]~q ),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[4]~4 .lut_mask = 16'h5704;
defparam \display3|rascSaida7seg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
cycloneive_lcell_comb \display3|rascSaida7seg[5]~5 (
// Equation(s):
// \display3|rascSaida7seg[5]~5_combout  = (\FD|BANCO_REG|registrador[4][2]~q  & (\FD|BANCO_REG|registrador[4][0]~q  & (\FD|BANCO_REG|registrador[4][3]~q  $ (\FD|BANCO_REG|registrador[4][1]~q )))) # (!\FD|BANCO_REG|registrador[4][2]~q  & 
// (!\FD|BANCO_REG|registrador[4][3]~q  & ((\FD|BANCO_REG|registrador[4][0]~q ) # (\FD|BANCO_REG|registrador[4][1]~q ))))

	.dataa(\FD|BANCO_REG|registrador[4][3]~q ),
	.datab(\FD|BANCO_REG|registrador[4][2]~q ),
	.datac(\FD|BANCO_REG|registrador[4][0]~q ),
	.datad(\FD|BANCO_REG|registrador[4][1]~q ),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[5]~5 .lut_mask = 16'h5190;
defparam \display3|rascSaida7seg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N26
cycloneive_lcell_comb \display3|rascSaida7seg[6]~6 (
// Equation(s):
// \display3|rascSaida7seg[6]~6_combout  = (\FD|BANCO_REG|registrador[4][0]~q  & (!\FD|BANCO_REG|registrador[4][3]~q  & (\FD|BANCO_REG|registrador[4][2]~q  $ (!\FD|BANCO_REG|registrador[4][1]~q )))) # (!\FD|BANCO_REG|registrador[4][0]~q  & 
// (!\FD|BANCO_REG|registrador[4][1]~q  & (\FD|BANCO_REG|registrador[4][2]~q  $ (!\FD|BANCO_REG|registrador[4][3]~q ))))

	.dataa(\FD|BANCO_REG|registrador[4][0]~q ),
	.datab(\FD|BANCO_REG|registrador[4][2]~q ),
	.datac(\FD|BANCO_REG|registrador[4][3]~q ),
	.datad(\FD|BANCO_REG|registrador[4][1]~q ),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[6]~6 .lut_mask = 16'h0843;
defparam \display3|rascSaida7seg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N26
cycloneive_lcell_comb \display4|rascSaida7seg[0]~0 (
// Equation(s):
// \display4|rascSaida7seg[0]~0_combout  = (\FD|PC|DOUT [4] & (!\FD|PC|DOUT [3] & (\FD|PC|DOUT [5] $ (!\FD|PC|DOUT [2])))) # (!\FD|PC|DOUT [4] & (\FD|PC|DOUT [2] & (\FD|PC|DOUT [5] $ (!\FD|PC|DOUT [3]))))

	.dataa(\FD|PC|DOUT [4]),
	.datab(\FD|PC|DOUT [5]),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|PC|DOUT [3]),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[0]~0 .lut_mask = 16'h4092;
defparam \display4|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N16
cycloneive_lcell_comb \display4|rascSaida7seg[1]~1 (
// Equation(s):
// \display4|rascSaida7seg[1]~1_combout  = (\FD|PC|DOUT [3] & ((\FD|PC|DOUT [2] & (\FD|PC|DOUT [5])) # (!\FD|PC|DOUT [2] & ((\FD|PC|DOUT [4]))))) # (!\FD|PC|DOUT [3] & (\FD|PC|DOUT [4] & (\FD|PC|DOUT [2] $ (\FD|PC|DOUT [5]))))

	.dataa(\FD|PC|DOUT [3]),
	.datab(\FD|PC|DOUT [2]),
	.datac(\FD|PC|DOUT [5]),
	.datad(\FD|PC|DOUT [4]),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[1]~1 .lut_mask = 16'hB680;
defparam \display4|rascSaida7seg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N30
cycloneive_lcell_comb \display4|rascSaida7seg[2]~2 (
// Equation(s):
// \display4|rascSaida7seg[2]~2_combout  = (\FD|PC|DOUT [5] & (\FD|PC|DOUT [4] & ((\FD|PC|DOUT [3]) # (!\FD|PC|DOUT [2])))) # (!\FD|PC|DOUT [5] & (\FD|PC|DOUT [3] & (!\FD|PC|DOUT [2] & !\FD|PC|DOUT [4])))

	.dataa(\FD|PC|DOUT [3]),
	.datab(\FD|PC|DOUT [2]),
	.datac(\FD|PC|DOUT [5]),
	.datad(\FD|PC|DOUT [4]),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[2]~2 .lut_mask = 16'hB002;
defparam \display4|rascSaida7seg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N0
cycloneive_lcell_comb \display4|rascSaida7seg[3]~3 (
// Equation(s):
// \display4|rascSaida7seg[3]~3_combout  = (\FD|PC|DOUT [3] & ((\FD|PC|DOUT [4] & ((\FD|PC|DOUT [2]))) # (!\FD|PC|DOUT [4] & (\FD|PC|DOUT [5] & !\FD|PC|DOUT [2])))) # (!\FD|PC|DOUT [3] & (!\FD|PC|DOUT [5] & (\FD|PC|DOUT [4] $ (\FD|PC|DOUT [2]))))

	.dataa(\FD|PC|DOUT [4]),
	.datab(\FD|PC|DOUT [5]),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|PC|DOUT [3]),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[3]~3 .lut_mask = 16'hA412;
defparam \display4|rascSaida7seg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N30
cycloneive_lcell_comb \display4|rascSaida7seg[4]~4 (
// Equation(s):
// \display4|rascSaida7seg[4]~4_combout  = (\FD|PC|DOUT [3] & (((!\FD|PC|DOUT [5] & \FD|PC|DOUT [2])))) # (!\FD|PC|DOUT [3] & ((\FD|PC|DOUT [4] & (!\FD|PC|DOUT [5])) # (!\FD|PC|DOUT [4] & ((\FD|PC|DOUT [2])))))

	.dataa(\FD|PC|DOUT [4]),
	.datab(\FD|PC|DOUT [5]),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|PC|DOUT [3]),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[4]~4 .lut_mask = 16'h3072;
defparam \display4|rascSaida7seg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N16
cycloneive_lcell_comb \display4|rascSaida7seg[5]~5 (
// Equation(s):
// \display4|rascSaida7seg[5]~5_combout  = (\FD|PC|DOUT [4] & (\FD|PC|DOUT [2] & (\FD|PC|DOUT [5] $ (\FD|PC|DOUT [3])))) # (!\FD|PC|DOUT [4] & (!\FD|PC|DOUT [5] & ((\FD|PC|DOUT [2]) # (\FD|PC|DOUT [3]))))

	.dataa(\FD|PC|DOUT [4]),
	.datab(\FD|PC|DOUT [5]),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|PC|DOUT [3]),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[5]~5 .lut_mask = 16'h3190;
defparam \display4|rascSaida7seg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N10
cycloneive_lcell_comb \display4|rascSaida7seg[6]~6 (
// Equation(s):
// \display4|rascSaida7seg[6]~6_combout  = (\FD|PC|DOUT [2] & (!\FD|PC|DOUT [5] & (\FD|PC|DOUT [4] $ (!\FD|PC|DOUT [3])))) # (!\FD|PC|DOUT [2] & (!\FD|PC|DOUT [3] & (\FD|PC|DOUT [4] $ (!\FD|PC|DOUT [5]))))

	.dataa(\FD|PC|DOUT [4]),
	.datab(\FD|PC|DOUT [5]),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|PC|DOUT [3]),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[6]~6 .lut_mask = 16'h2019;
defparam \display4|rascSaida7seg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N8
cycloneive_lcell_comb \FD|DECODER|Equal0~0 (
// Equation(s):
// \FD|DECODER|Equal0~0_combout  = (!\FD|ULA|MUX|Mux29~1_combout  & (\FD|DECODER|LessThan0~9_combout  & (\FD|DECODER|LessThan0~7_combout  & \FD|ULA|MUX|Mux22~1_combout )))

	.dataa(\FD|ULA|MUX|Mux29~1_combout ),
	.datab(\FD|DECODER|LessThan0~9_combout ),
	.datac(\FD|DECODER|LessThan0~7_combout ),
	.datad(\FD|ULA|MUX|Mux22~1_combout ),
	.cin(gnd),
	.combout(\FD|DECODER|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|DECODER|Equal0~0 .lut_mask = 16'h4000;
defparam \FD|DECODER|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N2
cycloneive_lcell_comb \FD|DECODER|Equal0~1 (
// Equation(s):
// \FD|DECODER|Equal0~1_combout  = (\FD|DECODER|Equal0~0_combout  & \FD|ULA|MUX|Mux31~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|DECODER|Equal0~0_combout ),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|DECODER|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|DECODER|Equal0~1 .lut_mask = 16'hF000;
defparam \FD|DECODER|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N20
cycloneive_lcell_comb \FD|reg_led0|DOUT[0]~0 (
// Equation(s):
// \FD|reg_led0|DOUT[0]~0_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (((\FD|reg_led0|DOUT [0])))) # (!\FD|ULA|MUX|Mux30~1_combout  & ((\FD|DECODER|Equal0~1_combout  & ((\FD|BANCO_REG|saidaB[0]~11_combout ))) # (!\FD|DECODER|Equal0~1_combout  & 
// (\FD|reg_led0|DOUT [0]))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|DECODER|Equal0~1_combout ),
	.datac(\FD|reg_led0|DOUT [0]),
	.datad(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.cin(gnd),
	.combout(\FD|reg_led0|DOUT[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|reg_led0|DOUT[0]~0 .lut_mask = 16'hF4B0;
defparam \FD|reg_led0|DOUT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N21
dffeas \FD|reg_led0|DOUT[0] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|reg_led0|DOUT[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|reg_led0|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|reg_led0|DOUT[0] .is_wysiwyg = "true";
defparam \FD|reg_led0|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N10
cycloneive_lcell_comb \FD|DECODER|Equal1~0 (
// Equation(s):
// \FD|DECODER|Equal1~0_combout  = (\FD|ULA|MUX|Mux30~1_combout  & (\FD|DECODER|Equal0~0_combout  & !\FD|ULA|MUX|Mux31~1_combout ))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|DECODER|Equal0~0_combout ),
	.datac(gnd),
	.datad(\FD|ULA|MUX|Mux31~1_combout ),
	.cin(gnd),
	.combout(\FD|DECODER|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|DECODER|Equal1~0 .lut_mask = 16'h0088;
defparam \FD|DECODER|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N22
cycloneive_lcell_comb \FD|reg_led1|DOUT[0]~2 (
// Equation(s):
// \FD|reg_led1|DOUT[0]~2_combout  = (\FD|DECODER|Equal1~0_combout  & ((\FD|BANCO_REG|saidaB[0]~1_combout ) # ((\FD|BANCO_REG|saidaB[0]~0_combout )))) # (!\FD|DECODER|Equal1~0_combout  & (((\FD|reg_led1|DOUT [0]))))

	.dataa(\FD|BANCO_REG|saidaB[0]~1_combout ),
	.datab(\FD|BANCO_REG|saidaB[0]~0_combout ),
	.datac(\FD|reg_led1|DOUT [0]),
	.datad(\FD|DECODER|Equal1~0_combout ),
	.cin(gnd),
	.combout(\FD|reg_led1|DOUT[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|reg_led1|DOUT[0]~2 .lut_mask = 16'hEEF0;
defparam \FD|reg_led1|DOUT[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N23
dffeas \FD|reg_led1|DOUT[0] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|reg_led1|DOUT[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|reg_led1|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|reg_led1|DOUT[0] .is_wysiwyg = "true";
defparam \FD|reg_led1|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N16
cycloneive_lcell_comb \FD|reg_led2|DOUT[0]~0 (
// Equation(s):
// \FD|reg_led2|DOUT[0]~0_combout  = (\FD|ULA|MUX|Mux30~1_combout  & ((\FD|DECODER|Equal0~1_combout  & ((\FD|BANCO_REG|saidaB[0]~11_combout ))) # (!\FD|DECODER|Equal0~1_combout  & (\FD|reg_led2|DOUT [0])))) # (!\FD|ULA|MUX|Mux30~1_combout  & 
// (((\FD|reg_led2|DOUT [0]))))

	.dataa(\FD|ULA|MUX|Mux30~1_combout ),
	.datab(\FD|DECODER|Equal0~1_combout ),
	.datac(\FD|reg_led2|DOUT [0]),
	.datad(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.cin(gnd),
	.combout(\FD|reg_led2|DOUT[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|reg_led2|DOUT[0]~0 .lut_mask = 16'hF870;
defparam \FD|reg_led2|DOUT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N17
dffeas \FD|reg_led2|DOUT[0] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|reg_led2|DOUT[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|reg_led2|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|reg_led2|DOUT[0] .is_wysiwyg = "true";
defparam \FD|reg_led2|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N28
cycloneive_lcell_comb \FD|DECODER|Equal3~1 (
// Equation(s):
// \FD|DECODER|Equal3~1_combout  = (\FD|ULA|MUX|Mux22~1_combout  & \FD|ULA|MUX|Mux29~1_combout )

	.dataa(gnd),
	.datab(\FD|ULA|MUX|Mux22~1_combout ),
	.datac(gnd),
	.datad(\FD|ULA|MUX|Mux29~1_combout ),
	.cin(gnd),
	.combout(\FD|DECODER|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|DECODER|Equal3~1 .lut_mask = 16'hCC00;
defparam \FD|DECODER|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N30
cycloneive_lcell_comb \FD|reg_led3|DOUT[0]~0 (
// Equation(s):
// \FD|reg_led3|DOUT[0]~0_combout  = (\FD|DECODER|Equal3~1_combout  & ((\FD|DECODER|Equal3~0_combout  & (\FD|BANCO_REG|saidaB[0]~11_combout )) # (!\FD|DECODER|Equal3~0_combout  & ((\FD|reg_led3|DOUT [0]))))) # (!\FD|DECODER|Equal3~1_combout  & 
// (((\FD|reg_led3|DOUT [0]))))

	.dataa(\FD|BANCO_REG|saidaB[0]~11_combout ),
	.datab(\FD|DECODER|Equal3~1_combout ),
	.datac(\FD|reg_led3|DOUT [0]),
	.datad(\FD|DECODER|Equal3~0_combout ),
	.cin(gnd),
	.combout(\FD|reg_led3|DOUT[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|reg_led3|DOUT[0]~0 .lut_mask = 16'hB8F0;
defparam \FD|reg_led3|DOUT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N31
dffeas \FD|reg_led3|DOUT[0] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|reg_led3|DOUT[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|reg_led3|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|reg_led3|DOUT[0] .is_wysiwyg = "true";
defparam \FD|reg_led3|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N12
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][3]~0 (
// Equation(s):
// \FD|BANCO_REG|registrador[3][3]~0_combout  = (!\FD|MEM_INST|q [27] & !\FD|MEM_INST|q [28])

	.dataa(\FD|MEM_INST|q [27]),
	.datab(gnd),
	.datac(\FD|MEM_INST|q [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][3]~0 .lut_mask = 16'h0505;
defparam \FD|BANCO_REG|registrador[3][3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N16
cycloneive_lcell_comb \FD|RAM|q[0]~0 (
// Equation(s):
// \FD|RAM|q[0]~0_combout  = (\FD|RAM|ram_block~2128_combout  & \FD|comb~0_combout )

	.dataa(\FD|RAM|ram_block~2128_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|comb~0_combout ),
	.cin(gnd),
	.combout(\FD|RAM|q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[0]~0 .lut_mask = 16'hAA00;
defparam \FD|RAM|q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N26
cycloneive_lcell_comb \FD|RAM|q[1]~1 (
// Equation(s):
// \FD|RAM|q[1]~1_combout  = (\FD|RAM|ram_block~2170_combout  & \FD|comb~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|RAM|ram_block~2170_combout ),
	.datad(\FD|comb~0_combout ),
	.cin(gnd),
	.combout(\FD|RAM|q[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[1]~1 .lut_mask = 16'hF000;
defparam \FD|RAM|q[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N24
cycloneive_lcell_comb \FD|RAM|q[2]~2 (
// Equation(s):
// \FD|RAM|q[2]~2_combout  = (\FD|RAM|ram_block~2212_combout  & \FD|comb~0_combout )

	.dataa(gnd),
	.datab(\FD|RAM|ram_block~2212_combout ),
	.datac(\FD|comb~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|q[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[2]~2 .lut_mask = 16'hC0C0;
defparam \FD|RAM|q[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N26
cycloneive_lcell_comb \FD|RAM|q[3]~3 (
// Equation(s):
// \FD|RAM|q[3]~3_combout  = (\FD|RAM|ram_block~2254_combout  & \FD|comb~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|RAM|ram_block~2254_combout ),
	.datad(\FD|comb~0_combout ),
	.cin(gnd),
	.combout(\FD|RAM|q[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[3]~3 .lut_mask = 16'hF000;
defparam \FD|RAM|q[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N30
cycloneive_lcell_comb \FD|RAM|q[4]~4 (
// Equation(s):
// \FD|RAM|q[4]~4_combout  = (\FD|RAM|ram_block~2296_combout  & \FD|comb~0_combout )

	.dataa(gnd),
	.datab(\FD|RAM|ram_block~2296_combout ),
	.datac(gnd),
	.datad(\FD|comb~0_combout ),
	.cin(gnd),
	.combout(\FD|RAM|q[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[4]~4 .lut_mask = 16'hCC00;
defparam \FD|RAM|q[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N4
cycloneive_lcell_comb \FD|RAM|q[5]~5 (
// Equation(s):
// \FD|RAM|q[5]~5_combout  = (\FD|RAM|ram_block~2338_combout  & \FD|comb~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|RAM|ram_block~2338_combout ),
	.datad(\FD|comb~0_combout ),
	.cin(gnd),
	.combout(\FD|RAM|q[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[5]~5 .lut_mask = 16'hF000;
defparam \FD|RAM|q[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N6
cycloneive_lcell_comb \FD|RAM|q[6]~6 (
// Equation(s):
// \FD|RAM|q[6]~6_combout  = (\FD|comb~0_combout  & \FD|RAM|ram_block~2380_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~2380_combout ),
	.cin(gnd),
	.combout(\FD|RAM|q[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[6]~6 .lut_mask = 16'hF000;
defparam \FD|RAM|q[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N20
cycloneive_lcell_comb \FD|RAM|q[7]~7 (
// Equation(s):
// \FD|RAM|q[7]~7_combout  = (\FD|comb~0_combout  & \FD|RAM|ram_block~2422_combout )

	.dataa(\FD|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|RAM|ram_block~2422_combout ),
	.cin(gnd),
	.combout(\FD|RAM|q[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[7]~7 .lut_mask = 16'hAA00;
defparam \FD|RAM|q[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N14
cycloneive_lcell_comb \FD|RAM|q[8]~8 (
// Equation(s):
// \FD|RAM|q[8]~8_combout  = (\FD|comb~0_combout  & \FD|RAM|ram_block~2464_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~2464_combout ),
	.cin(gnd),
	.combout(\FD|RAM|q[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[8]~8 .lut_mask = 16'hF000;
defparam \FD|RAM|q[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N4
cycloneive_lcell_comb \FD|RAM|q[9]~9 (
// Equation(s):
// \FD|RAM|q[9]~9_combout  = (\FD|RAM|ram_block~2506_combout  & \FD|comb~0_combout )

	.dataa(gnd),
	.datab(\FD|RAM|ram_block~2506_combout ),
	.datac(gnd),
	.datad(\FD|comb~0_combout ),
	.cin(gnd),
	.combout(\FD|RAM|q[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[9]~9 .lut_mask = 16'hCC00;
defparam \FD|RAM|q[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N26
cycloneive_lcell_comb \FD|RAM|q[10]~10 (
// Equation(s):
// \FD|RAM|q[10]~10_combout  = (\FD|comb~0_combout  & \FD|RAM|ram_block~2548_combout )

	.dataa(\FD|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|RAM|ram_block~2548_combout ),
	.cin(gnd),
	.combout(\FD|RAM|q[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[10]~10 .lut_mask = 16'hAA00;
defparam \FD|RAM|q[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N0
cycloneive_lcell_comb \FD|RAM|q[11]~11 (
// Equation(s):
// \FD|RAM|q[11]~11_combout  = (\FD|comb~0_combout  & \FD|RAM|ram_block~2590_combout )

	.dataa(gnd),
	.datab(\FD|comb~0_combout ),
	.datac(\FD|RAM|ram_block~2590_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|q[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[11]~11 .lut_mask = 16'hC0C0;
defparam \FD|RAM|q[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N20
cycloneive_lcell_comb \FD|RAM|q[12]~12 (
// Equation(s):
// \FD|RAM|q[12]~12_combout  = (\FD|RAM|ram_block~2632_combout  & \FD|comb~0_combout )

	.dataa(gnd),
	.datab(\FD|RAM|ram_block~2632_combout ),
	.datac(gnd),
	.datad(\FD|comb~0_combout ),
	.cin(gnd),
	.combout(\FD|RAM|q[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[12]~12 .lut_mask = 16'hCC00;
defparam \FD|RAM|q[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N2
cycloneive_lcell_comb \FD|RAM|q[13]~13 (
// Equation(s):
// \FD|RAM|q[13]~13_combout  = (\FD|comb~0_combout  & \FD|RAM|ram_block~2674_combout )

	.dataa(\FD|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|RAM|ram_block~2674_combout ),
	.cin(gnd),
	.combout(\FD|RAM|q[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[13]~13 .lut_mask = 16'hAA00;
defparam \FD|RAM|q[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N10
cycloneive_lcell_comb \FD|RAM|q[14]~14 (
// Equation(s):
// \FD|RAM|q[14]~14_combout  = (\FD|comb~0_combout  & \FD|RAM|ram_block~2716_combout )

	.dataa(\FD|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|RAM|ram_block~2716_combout ),
	.cin(gnd),
	.combout(\FD|RAM|q[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[14]~14 .lut_mask = 16'hAA00;
defparam \FD|RAM|q[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
cycloneive_lcell_comb \FD|RAM|q[15]~15 (
// Equation(s):
// \FD|RAM|q[15]~15_combout  = (\FD|RAM|ram_block~2758_combout  & \FD|comb~0_combout )

	.dataa(\FD|RAM|ram_block~2758_combout ),
	.datab(\FD|comb~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|q[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[15]~15 .lut_mask = 16'h8888;
defparam \FD|RAM|q[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N6
cycloneive_lcell_comb \FD|RAM|q[16]~16 (
// Equation(s):
// \FD|RAM|q[16]~16_combout  = (\FD|comb~0_combout  & \FD|RAM|ram_block~2800_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~2800_combout ),
	.cin(gnd),
	.combout(\FD|RAM|q[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[16]~16 .lut_mask = 16'hF000;
defparam \FD|RAM|q[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N20
cycloneive_lcell_comb \FD|RAM|q[17]~17 (
// Equation(s):
// \FD|RAM|q[17]~17_combout  = (\FD|comb~0_combout  & \FD|RAM|ram_block~2842_combout )

	.dataa(gnd),
	.datab(\FD|comb~0_combout ),
	.datac(gnd),
	.datad(\FD|RAM|ram_block~2842_combout ),
	.cin(gnd),
	.combout(\FD|RAM|q[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[17]~17 .lut_mask = 16'hCC00;
defparam \FD|RAM|q[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N14
cycloneive_lcell_comb \FD|RAM|q[18]~18 (
// Equation(s):
// \FD|RAM|q[18]~18_combout  = (\FD|comb~0_combout  & \FD|RAM|ram_block~2884_combout )

	.dataa(gnd),
	.datab(\FD|comb~0_combout ),
	.datac(gnd),
	.datad(\FD|RAM|ram_block~2884_combout ),
	.cin(gnd),
	.combout(\FD|RAM|q[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[18]~18 .lut_mask = 16'hCC00;
defparam \FD|RAM|q[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N20
cycloneive_lcell_comb \FD|RAM|q[19]~19 (
// Equation(s):
// \FD|RAM|q[19]~19_combout  = (\FD|comb~0_combout  & \FD|RAM|ram_block~2926_combout )

	.dataa(gnd),
	.datab(\FD|comb~0_combout ),
	.datac(gnd),
	.datad(\FD|RAM|ram_block~2926_combout ),
	.cin(gnd),
	.combout(\FD|RAM|q[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[19]~19 .lut_mask = 16'hCC00;
defparam \FD|RAM|q[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N4
cycloneive_lcell_comb \FD|RAM|q[20]~20 (
// Equation(s):
// \FD|RAM|q[20]~20_combout  = (\FD|comb~0_combout  & \FD|RAM|ram_block~2968_combout )

	.dataa(\FD|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|RAM|ram_block~2968_combout ),
	.cin(gnd),
	.combout(\FD|RAM|q[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[20]~20 .lut_mask = 16'hAA00;
defparam \FD|RAM|q[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N28
cycloneive_lcell_comb \FD|RAM|q[21]~21 (
// Equation(s):
// \FD|RAM|q[21]~21_combout  = (\FD|comb~0_combout  & \FD|RAM|ram_block~3010_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~3010_combout ),
	.cin(gnd),
	.combout(\FD|RAM|q[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[21]~21 .lut_mask = 16'hF000;
defparam \FD|RAM|q[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N28
cycloneive_lcell_comb \FD|RAM|q[22]~22 (
// Equation(s):
// \FD|RAM|q[22]~22_combout  = (\FD|comb~0_combout  & \FD|RAM|ram_block~3052_combout )

	.dataa(gnd),
	.datab(\FD|comb~0_combout ),
	.datac(gnd),
	.datad(\FD|RAM|ram_block~3052_combout ),
	.cin(gnd),
	.combout(\FD|RAM|q[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[22]~22 .lut_mask = 16'hCC00;
defparam \FD|RAM|q[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N14
cycloneive_lcell_comb \FD|RAM|q[23]~23 (
// Equation(s):
// \FD|RAM|q[23]~23_combout  = (\FD|RAM|ram_block~3094_combout  & \FD|comb~0_combout )

	.dataa(\FD|RAM|ram_block~3094_combout ),
	.datab(\FD|comb~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|RAM|q[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[23]~23 .lut_mask = 16'h8888;
defparam \FD|RAM|q[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N24
cycloneive_lcell_comb \FD|RAM|q[24]~24 (
// Equation(s):
// \FD|RAM|q[24]~24_combout  = (\FD|comb~0_combout  & \FD|RAM|ram_block~3136_combout )

	.dataa(\FD|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|RAM|ram_block~3136_combout ),
	.cin(gnd),
	.combout(\FD|RAM|q[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[24]~24 .lut_mask = 16'hAA00;
defparam \FD|RAM|q[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N24
cycloneive_lcell_comb \FD|RAM|q[25]~25 (
// Equation(s):
// \FD|RAM|q[25]~25_combout  = (\FD|comb~0_combout  & \FD|RAM|ram_block~3178_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~3178_combout ),
	.cin(gnd),
	.combout(\FD|RAM|q[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[25]~25 .lut_mask = 16'hF000;
defparam \FD|RAM|q[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N16
cycloneive_lcell_comb \FD|RAM|q[26]~26 (
// Equation(s):
// \FD|RAM|q[26]~26_combout  = (\FD|comb~0_combout  & \FD|RAM|ram_block~3220_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~3220_combout ),
	.cin(gnd),
	.combout(\FD|RAM|q[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[26]~26 .lut_mask = 16'hF000;
defparam \FD|RAM|q[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N22
cycloneive_lcell_comb \FD|RAM|q[27]~27 (
// Equation(s):
// \FD|RAM|q[27]~27_combout  = (\FD|comb~0_combout  & \FD|RAM|ram_block~3262_combout )

	.dataa(gnd),
	.datab(\FD|comb~0_combout ),
	.datac(gnd),
	.datad(\FD|RAM|ram_block~3262_combout ),
	.cin(gnd),
	.combout(\FD|RAM|q[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[27]~27 .lut_mask = 16'hCC00;
defparam \FD|RAM|q[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N14
cycloneive_lcell_comb \FD|RAM|q[28]~28 (
// Equation(s):
// \FD|RAM|q[28]~28_combout  = (\FD|comb~0_combout  & \FD|RAM|ram_block~3304_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~3304_combout ),
	.cin(gnd),
	.combout(\FD|RAM|q[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[28]~28 .lut_mask = 16'hF000;
defparam \FD|RAM|q[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N6
cycloneive_lcell_comb \FD|RAM|q[29]~29 (
// Equation(s):
// \FD|RAM|q[29]~29_combout  = (\FD|comb~0_combout  & \FD|RAM|ram_block~3346_combout )

	.dataa(\FD|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|RAM|ram_block~3346_combout ),
	.cin(gnd),
	.combout(\FD|RAM|q[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[29]~29 .lut_mask = 16'hAA00;
defparam \FD|RAM|q[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N8
cycloneive_lcell_comb \FD|RAM|q[30]~30 (
// Equation(s):
// \FD|RAM|q[30]~30_combout  = (\FD|comb~0_combout  & \FD|RAM|ram_block~3388_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|comb~0_combout ),
	.datad(\FD|RAM|ram_block~3388_combout ),
	.cin(gnd),
	.combout(\FD|RAM|q[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[30]~30 .lut_mask = 16'hF000;
defparam \FD|RAM|q[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N8
cycloneive_lcell_comb \FD|RAM|q[31]~31 (
// Equation(s):
// \FD|RAM|q[31]~31_combout  = (\FD|comb~0_combout  & \FD|RAM|ram_block~3430_combout )

	.dataa(\FD|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|RAM|ram_block~3430_combout ),
	.cin(gnd),
	.combout(\FD|RAM|q[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \FD|RAM|q[31]~31 .lut_mask = 16'hAA00;
defparam \FD|RAM|q[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N16
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][4]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][4]~feeder_combout  = \FD|MUX_ULA_MEM|q[4]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[4]~31_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][4]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N17
dffeas \FD|BANCO_REG|registrador[1][4] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][4] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N4
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][5]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][5]~feeder_combout  = \FD|MUX_ULA_MEM|q[5]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[5]~30_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][5]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N5
dffeas \FD|BANCO_REG|registrador[1][5] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][5] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N18
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][6]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][6]~feeder_combout  = \FD|MUX_ULA_MEM|q[6]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[6]~29_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][6]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N19
dffeas \FD|BANCO_REG|registrador[1][6] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][6] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N20
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][7]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][7]~feeder_combout  = \FD|MUX_ULA_MEM|q[7]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[7]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][7]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N21
dffeas \FD|BANCO_REG|registrador[1][7] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][7] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N30
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][8]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][8]~feeder_combout  = \FD|MUX_ULA_MEM|q[8]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[8]~27_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][8]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N31
dffeas \FD|BANCO_REG|registrador[1][8] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][8] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N26
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][9]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][9]~feeder_combout  = \FD|MUX_ULA_MEM|q[9]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[9]~26_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][9]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N27
dffeas \FD|BANCO_REG|registrador[1][9] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][9] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N28
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][10]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][10]~feeder_combout  = \FD|MUX_ULA_MEM|q[10]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[10]~25_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][10]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N29
dffeas \FD|BANCO_REG|registrador[1][10] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][10] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N22
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][11]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][11]~feeder_combout  = \FD|MUX_ULA_MEM|q[11]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[11]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][11]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N23
dffeas \FD|BANCO_REG|registrador[1][11] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][11] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N24
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][12]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][12]~feeder_combout  = \FD|MUX_ULA_MEM|q[12]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[12]~23_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][12]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N25
dffeas \FD|BANCO_REG|registrador[1][12] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][12] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N4
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][13]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][13]~feeder_combout  = \FD|MUX_ULA_MEM|q[13]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[13]~22_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][13]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N5
dffeas \FD|BANCO_REG|registrador[1][13] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][13] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N18
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][14]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][14]~feeder_combout  = \FD|MUX_ULA_MEM|q[14]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[14]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][14]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N19
dffeas \FD|BANCO_REG|registrador[1][14] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][14] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N12
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][15]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][15]~feeder_combout  = \FD|MUX_ULA_MEM|q[15]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[15]~20_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][15]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N13
dffeas \FD|BANCO_REG|registrador[1][15] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][15] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N2
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][16]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][16]~feeder_combout  = \FD|MUX_ULA_MEM|q[16]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[16]~19_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][16]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N3
dffeas \FD|BANCO_REG|registrador[1][16] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][16] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N24
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][17]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][17]~feeder_combout  = \FD|MUX_ULA_MEM|q[17]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[17]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][17]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[1][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N25
dffeas \FD|BANCO_REG|registrador[1][17] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][17] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N4
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][18]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][18]~feeder_combout  = \FD|MUX_ULA_MEM|q[18]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[18]~17_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][18]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y34_N5
dffeas \FD|BANCO_REG|registrador[1][18] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][18] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N14
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][19]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][19]~feeder_combout  = \FD|MUX_ULA_MEM|q[19]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[19]~16_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][19]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N15
dffeas \FD|BANCO_REG|registrador[1][19] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][19] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N16
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][20]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][20]~feeder_combout  = \FD|MUX_ULA_MEM|q[20]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[20]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][20]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[1][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N17
dffeas \FD|BANCO_REG|registrador[1][20] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][20] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N10
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][21]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][21]~feeder_combout  = \FD|MUX_ULA_MEM|q[21]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[21]~14_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][21]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N11
dffeas \FD|BANCO_REG|registrador[1][21] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][21] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N12
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][22]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][22]~feeder_combout  = \FD|MUX_ULA_MEM|q[22]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[22]~13_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][22]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N13
dffeas \FD|BANCO_REG|registrador[1][22] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][22] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N30
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][23]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][23]~feeder_combout  = \FD|MUX_ULA_MEM|q[23]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[23]~12_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][23]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N31
dffeas \FD|BANCO_REG|registrador[1][23] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][23] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N4
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][24]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][24]~feeder_combout  = \FD|MUX_ULA_MEM|q[24]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[24]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][24]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[1][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N5
dffeas \FD|BANCO_REG|registrador[1][24] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][24] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N14
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][25]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][25]~feeder_combout  = \FD|MUX_ULA_MEM|q[25]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[25]~10_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][25]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N15
dffeas \FD|BANCO_REG|registrador[1][25] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][25] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N14
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][26]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][26]~feeder_combout  = \FD|MUX_ULA_MEM|q[26]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[26]~9_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][26]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y34_N15
dffeas \FD|BANCO_REG|registrador[1][26] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][26] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N0
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][27]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][27]~feeder_combout  = \FD|MUX_ULA_MEM|q[27]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[27]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][27]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[1][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N1
dffeas \FD|BANCO_REG|registrador[1][27] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][27] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N18
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][28]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][28]~feeder_combout  = \FD|MUX_ULA_MEM|q[28]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[28]~7_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][28]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N19
dffeas \FD|BANCO_REG|registrador[1][28] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][28] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N4
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][29]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][29]~feeder_combout  = \FD|MUX_ULA_MEM|q[29]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[29]~6_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][29]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N5
dffeas \FD|BANCO_REG|registrador[1][29] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][29] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N16
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][30]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][30]~feeder_combout  = \FD|MUX_ULA_MEM|q[30]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[30]~5_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][30]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[1][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N17
dffeas \FD|BANCO_REG|registrador[1][30] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][30] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N26
cycloneive_lcell_comb \FD|BANCO_REG|registrador[1][31]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[1][31]~feeder_combout  = \FD|MUX_ULA_MEM|q[31]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[31]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[1][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][31]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[1][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N27
dffeas \FD|BANCO_REG|registrador[1][31] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[1][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[1][31] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[1][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N22
cycloneive_lcell_comb \FD|BANCO_REG|registrador[2][4]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[2][4]~feeder_combout  = \FD|MUX_ULA_MEM|q[4]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[4]~31_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][4]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N23
dffeas \FD|BANCO_REG|registrador[2][4] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][4] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N16
cycloneive_lcell_comb \FD|BANCO_REG|registrador[2][5]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[2][5]~feeder_combout  = \FD|MUX_ULA_MEM|q[5]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[5]~30_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][5]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N17
dffeas \FD|BANCO_REG|registrador[2][5] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][5] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N14
cycloneive_lcell_comb \FD|BANCO_REG|registrador[2][6]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[2][6]~feeder_combout  = \FD|MUX_ULA_MEM|q[6]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[6]~29_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][6]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N15
dffeas \FD|BANCO_REG|registrador[2][6] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][6] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y35_N19
dffeas \FD|BANCO_REG|registrador[2][7] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][7] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N8
cycloneive_lcell_comb \FD|BANCO_REG|registrador[2][8]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[2][8]~feeder_combout  = \FD|MUX_ULA_MEM|q[8]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[8]~27_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][8]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N9
dffeas \FD|BANCO_REG|registrador[2][8] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][8] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N10
cycloneive_lcell_comb \FD|BANCO_REG|registrador[2][9]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[2][9]~feeder_combout  = \FD|MUX_ULA_MEM|q[9]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[9]~26_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][9]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N11
dffeas \FD|BANCO_REG|registrador[2][9] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][9] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N12
cycloneive_lcell_comb \FD|BANCO_REG|registrador[2][10]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[2][10]~feeder_combout  = \FD|MUX_ULA_MEM|q[10]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[10]~25_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[2][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][10]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[2][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N13
dffeas \FD|BANCO_REG|registrador[2][10] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][10] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N2
cycloneive_lcell_comb \FD|BANCO_REG|registrador[2][11]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[2][11]~feeder_combout  = \FD|MUX_ULA_MEM|q[11]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[11]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[2][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][11]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[2][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N3
dffeas \FD|BANCO_REG|registrador[2][11] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][11] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N0
cycloneive_lcell_comb \FD|BANCO_REG|registrador[2][12]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[2][12]~feeder_combout  = \FD|MUX_ULA_MEM|q[12]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[12]~23_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][12]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N1
dffeas \FD|BANCO_REG|registrador[2][12] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][12] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N4
cycloneive_lcell_comb \FD|BANCO_REG|registrador[2][13]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[2][13]~feeder_combout  = \FD|MUX_ULA_MEM|q[13]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[13]~22_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[2][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][13]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[2][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N5
dffeas \FD|BANCO_REG|registrador[2][13] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[2][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][13] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N18
cycloneive_lcell_comb \FD|BANCO_REG|registrador[2][14]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[2][14]~feeder_combout  = \FD|MUX_ULA_MEM|q[14]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[14]~21_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[2][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][14]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[2][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N19
dffeas \FD|BANCO_REG|registrador[2][14] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][14] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N28
cycloneive_lcell_comb \FD|BANCO_REG|registrador[2][15]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[2][15]~feeder_combout  = \FD|MUX_ULA_MEM|q[15]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[15]~20_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[2][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][15]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[2][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N29
dffeas \FD|BANCO_REG|registrador[2][15] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[2][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][15] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N26
cycloneive_lcell_comb \FD|BANCO_REG|registrador[2][16]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[2][16]~feeder_combout  = \FD|MUX_ULA_MEM|q[16]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[16]~19_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[2][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][16]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[2][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N27
dffeas \FD|BANCO_REG|registrador[2][16] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[2][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][16] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N0
cycloneive_lcell_comb \FD|BANCO_REG|registrador[2][17]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[2][17]~feeder_combout  = \FD|MUX_ULA_MEM|q[17]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[17]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[2][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][17]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[2][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N1
dffeas \FD|BANCO_REG|registrador[2][17] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[2][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][17] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N28
cycloneive_lcell_comb \FD|BANCO_REG|registrador[2][18]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[2][18]~feeder_combout  = \FD|MUX_ULA_MEM|q[18]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[18]~17_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[2][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][18]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[2][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N29
dffeas \FD|BANCO_REG|registrador[2][18] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[2][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][18] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N30
cycloneive_lcell_comb \FD|BANCO_REG|registrador[2][19]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[2][19]~feeder_combout  = \FD|MUX_ULA_MEM|q[19]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[19]~16_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[2][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][19]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[2][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N31
dffeas \FD|BANCO_REG|registrador[2][19] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[2][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][19] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N8
cycloneive_lcell_comb \FD|BANCO_REG|registrador[2][20]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[2][20]~feeder_combout  = \FD|MUX_ULA_MEM|q[20]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[20]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[2][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][20]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[2][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N9
dffeas \FD|BANCO_REG|registrador[2][20] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[2][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][20] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N6
cycloneive_lcell_comb \FD|BANCO_REG|registrador[2][21]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[2][21]~feeder_combout  = \FD|MUX_ULA_MEM|q[21]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[21]~14_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[2][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][21]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[2][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N7
dffeas \FD|BANCO_REG|registrador[2][21] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[2][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][21] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N8
cycloneive_lcell_comb \FD|BANCO_REG|registrador[2][22]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[2][22]~feeder_combout  = \FD|MUX_ULA_MEM|q[22]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[22]~13_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[2][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][22]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[2][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N9
dffeas \FD|BANCO_REG|registrador[2][22] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[2][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][22] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N22
cycloneive_lcell_comb \FD|BANCO_REG|registrador[2][23]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[2][23]~feeder_combout  = \FD|MUX_ULA_MEM|q[23]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[23]~12_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[2][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][23]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[2][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N23
dffeas \FD|BANCO_REG|registrador[2][23] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[2][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][23] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N20
cycloneive_lcell_comb \FD|BANCO_REG|registrador[2][24]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[2][24]~feeder_combout  = \FD|MUX_ULA_MEM|q[24]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[24]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[2][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][24]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[2][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N21
dffeas \FD|BANCO_REG|registrador[2][24] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[2][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][24] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N26
cycloneive_lcell_comb \FD|BANCO_REG|registrador[2][25]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[2][25]~feeder_combout  = \FD|MUX_ULA_MEM|q[25]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[25]~10_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[2][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][25]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[2][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N27
dffeas \FD|BANCO_REG|registrador[2][25] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[2][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][25] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N30
cycloneive_lcell_comb \FD|BANCO_REG|registrador[2][26]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[2][26]~feeder_combout  = \FD|MUX_ULA_MEM|q[26]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[26]~9_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[2][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][26]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[2][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N31
dffeas \FD|BANCO_REG|registrador[2][26] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[2][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][26] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N16
cycloneive_lcell_comb \FD|BANCO_REG|registrador[2][27]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[2][27]~feeder_combout  = \FD|MUX_ULA_MEM|q[27]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[27]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[2][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][27]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[2][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N17
dffeas \FD|BANCO_REG|registrador[2][27] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[2][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][27] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N10
cycloneive_lcell_comb \FD|BANCO_REG|registrador[2][28]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[2][28]~feeder_combout  = \FD|MUX_ULA_MEM|q[28]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[28]~7_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[2][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][28]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[2][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N11
dffeas \FD|BANCO_REG|registrador[2][28] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[2][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][28] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N24
cycloneive_lcell_comb \FD|BANCO_REG|registrador[2][29]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[2][29]~feeder_combout  = \FD|MUX_ULA_MEM|q[29]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[29]~6_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[2][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][29]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[2][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N25
dffeas \FD|BANCO_REG|registrador[2][29] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[2][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][29] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N20
cycloneive_lcell_comb \FD|BANCO_REG|registrador[2][30]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[2][30]~feeder_combout  = \FD|MUX_ULA_MEM|q[30]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[30]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[2][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][30]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[2][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N21
dffeas \FD|BANCO_REG|registrador[2][30] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[2][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][30] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N6
cycloneive_lcell_comb \FD|BANCO_REG|registrador[2][31]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[2][31]~feeder_combout  = \FD|MUX_ULA_MEM|q[31]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[31]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[2][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][31]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[2][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N7
dffeas \FD|BANCO_REG|registrador[2][31] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[2][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[2][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[2][31] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[2][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N4
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][4]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][4]~feeder_combout  = \FD|MUX_ULA_MEM|q[4]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[4]~31_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][4]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N5
dffeas \FD|BANCO_REG|registrador[3][4] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][4] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N26
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][5]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][5]~feeder_combout  = \FD|MUX_ULA_MEM|q[5]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[5]~30_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][5]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N27
dffeas \FD|BANCO_REG|registrador[3][5] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][5] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N16
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][6]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][6]~feeder_combout  = \FD|MUX_ULA_MEM|q[6]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[6]~29_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][6]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N17
dffeas \FD|BANCO_REG|registrador[3][6] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][6] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N6
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][7]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][7]~feeder_combout  = \FD|MUX_ULA_MEM|q[7]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[7]~28_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][7]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N7
dffeas \FD|BANCO_REG|registrador[3][7] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][7] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N24
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][8]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][8]~feeder_combout  = \FD|MUX_ULA_MEM|q[8]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[8]~27_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][8]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N25
dffeas \FD|BANCO_REG|registrador[3][8] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][8] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N10
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][9]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][9]~feeder_combout  = \FD|MUX_ULA_MEM|q[9]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[9]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][9]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[3][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N11
dffeas \FD|BANCO_REG|registrador[3][9] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][9] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N28
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][10]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][10]~feeder_combout  = \FD|MUX_ULA_MEM|q[10]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[10]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][10]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[3][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N29
dffeas \FD|BANCO_REG|registrador[3][10] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][10] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N24
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][11]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][11]~feeder_combout  = \FD|MUX_ULA_MEM|q[11]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[11]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][11]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N25
dffeas \FD|BANCO_REG|registrador[3][11] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][11] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N0
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][12]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][12]~feeder_combout  = \FD|MUX_ULA_MEM|q[12]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[12]~23_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][12]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[3][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N1
dffeas \FD|BANCO_REG|registrador[3][12] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][12] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N20
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][13]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][13]~feeder_combout  = \FD|MUX_ULA_MEM|q[13]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[13]~22_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][13]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[3][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N21
dffeas \FD|BANCO_REG|registrador[3][13] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][13] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N6
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][14]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][14]~feeder_combout  = \FD|MUX_ULA_MEM|q[14]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[14]~21_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][14]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[3][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N7
dffeas \FD|BANCO_REG|registrador[3][14] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][14] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N12
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][15]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][15]~feeder_combout  = \FD|MUX_ULA_MEM|q[15]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[15]~20_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][15]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[3][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N13
dffeas \FD|BANCO_REG|registrador[3][15] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][15] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N18
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][16]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][16]~feeder_combout  = \FD|MUX_ULA_MEM|q[16]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[16]~19_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][16]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[3][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N19
dffeas \FD|BANCO_REG|registrador[3][16] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][16] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N28
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][17]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][17]~feeder_combout  = \FD|MUX_ULA_MEM|q[17]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[17]~18_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][17]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[3][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N29
dffeas \FD|BANCO_REG|registrador[3][17] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][17] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N12
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][18]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][18]~feeder_combout  = \FD|MUX_ULA_MEM|q[18]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[18]~17_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][18]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[3][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N13
dffeas \FD|BANCO_REG|registrador[3][18] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][18] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N26
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][19]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][19]~feeder_combout  = \FD|MUX_ULA_MEM|q[19]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[19]~16_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][19]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[3][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N27
dffeas \FD|BANCO_REG|registrador[3][19] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][19] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N24
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][20]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][20]~feeder_combout  = \FD|MUX_ULA_MEM|q[20]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[20]~15_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][20]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[3][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N25
dffeas \FD|BANCO_REG|registrador[3][20] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][20] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N10
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][21]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][21]~feeder_combout  = \FD|MUX_ULA_MEM|q[21]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[21]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][21]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[3][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N11
dffeas \FD|BANCO_REG|registrador[3][21] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][21] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N0
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][22]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][22]~feeder_combout  = \FD|MUX_ULA_MEM|q[22]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[22]~13_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][22]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[3][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N1
dffeas \FD|BANCO_REG|registrador[3][22] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][22] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N30
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][23]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][23]~feeder_combout  = \FD|MUX_ULA_MEM|q[23]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[23]~12_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][23]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[3][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N31
dffeas \FD|BANCO_REG|registrador[3][23] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][23] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N16
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][24]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][24]~feeder_combout  = \FD|MUX_ULA_MEM|q[24]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[24]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][24]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[3][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N17
dffeas \FD|BANCO_REG|registrador[3][24] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][24] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N26
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][25]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][25]~feeder_combout  = \FD|MUX_ULA_MEM|q[25]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[25]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][25]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[3][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N27
dffeas \FD|BANCO_REG|registrador[3][25] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][25] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N26
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][26]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][26]~feeder_combout  = \FD|MUX_ULA_MEM|q[26]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[26]~9_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][26]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[3][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N27
dffeas \FD|BANCO_REG|registrador[3][26] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][26] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N8
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][27]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][27]~feeder_combout  = \FD|MUX_ULA_MEM|q[27]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[27]~8_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][27]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[3][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N9
dffeas \FD|BANCO_REG|registrador[3][27] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][27] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N30
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][28]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][28]~feeder_combout  = \FD|MUX_ULA_MEM|q[28]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[28]~7_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][28]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[3][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N31
dffeas \FD|BANCO_REG|registrador[3][28] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][28] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N4
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][29]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][29]~feeder_combout  = \FD|MUX_ULA_MEM|q[29]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[29]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][29]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[3][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N5
dffeas \FD|BANCO_REG|registrador[3][29] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][29] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N28
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][30]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][30]~feeder_combout  = \FD|MUX_ULA_MEM|q[30]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[30]~5_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][30]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[3][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N29
dffeas \FD|BANCO_REG|registrador[3][30] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][30] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N2
cycloneive_lcell_comb \FD|BANCO_REG|registrador[3][31]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[3][31]~feeder_combout  = \FD|MUX_ULA_MEM|q[31]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[31]~4_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[3][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][31]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[3][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N3
dffeas \FD|BANCO_REG|registrador[3][31] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[3][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|registrador[3][3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[3][31] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[3][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N18
cycloneive_lcell_comb \FD|BANCO_REG|registrador[4][4]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[4][4]~feeder_combout  = \FD|MUX_ULA_MEM|q[4]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[4]~31_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[4][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][4]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[4][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N19
dffeas \FD|BANCO_REG|registrador[4][4] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][4] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N8
cycloneive_lcell_comb \FD|BANCO_REG|registrador[4][5]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[4][5]~feeder_combout  = \FD|MUX_ULA_MEM|q[5]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[5]~30_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[4][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][5]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[4][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N9
dffeas \FD|BANCO_REG|registrador[4][5] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][5] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N22
cycloneive_lcell_comb \FD|BANCO_REG|registrador[4][6]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[4][6]~feeder_combout  = \FD|MUX_ULA_MEM|q[6]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[6]~29_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[4][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][6]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[4][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N23
dffeas \FD|BANCO_REG|registrador[4][6] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][6] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N12
cycloneive_lcell_comb \FD|BANCO_REG|registrador[4][7]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[4][7]~feeder_combout  = \FD|MUX_ULA_MEM|q[7]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[7]~28_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[4][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][7]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[4][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N13
dffeas \FD|BANCO_REG|registrador[4][7] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[4][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][7] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N2
cycloneive_lcell_comb \FD|BANCO_REG|registrador[4][8]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[4][8]~feeder_combout  = \FD|MUX_ULA_MEM|q[8]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[8]~27_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[4][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][8]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[4][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N3
dffeas \FD|BANCO_REG|registrador[4][8] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][8] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N20
cycloneive_lcell_comb \FD|BANCO_REG|registrador[4][9]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[4][9]~feeder_combout  = \FD|MUX_ULA_MEM|q[9]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[9]~26_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[4][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][9]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[4][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N21
dffeas \FD|BANCO_REG|registrador[4][9] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][9] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N0
cycloneive_lcell_comb \FD|BANCO_REG|registrador[4][10]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[4][10]~feeder_combout  = \FD|MUX_ULA_MEM|q[10]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[10]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[4][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][10]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[4][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N1
dffeas \FD|BANCO_REG|registrador[4][10] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[4][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][10] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N14
cycloneive_lcell_comb \FD|BANCO_REG|registrador[4][11]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[4][11]~feeder_combout  = \FD|MUX_ULA_MEM|q[11]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[11]~24_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[4][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][11]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[4][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N15
dffeas \FD|BANCO_REG|registrador[4][11] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[4][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][11] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N10
cycloneive_lcell_comb \FD|BANCO_REG|registrador[4][12]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[4][12]~feeder_combout  = \FD|MUX_ULA_MEM|q[12]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[12]~23_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[4][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][12]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[4][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N11
dffeas \FD|BANCO_REG|registrador[4][12] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][12] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N26
cycloneive_lcell_comb \FD|BANCO_REG|registrador[4][13]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[4][13]~feeder_combout  = \FD|MUX_ULA_MEM|q[13]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[13]~22_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[4][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][13]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[4][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N27
dffeas \FD|BANCO_REG|registrador[4][13] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[4][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][13] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N16
cycloneive_lcell_comb \FD|BANCO_REG|registrador[4][14]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[4][14]~feeder_combout  = \FD|MUX_ULA_MEM|q[14]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[14]~21_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[4][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][14]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[4][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N17
dffeas \FD|BANCO_REG|registrador[4][14] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[4][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][14] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N22
cycloneive_lcell_comb \FD|BANCO_REG|registrador[4][15]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[4][15]~feeder_combout  = \FD|MUX_ULA_MEM|q[15]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[15]~20_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[4][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][15]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[4][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N23
dffeas \FD|BANCO_REG|registrador[4][15] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[4][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][15] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N8
cycloneive_lcell_comb \FD|BANCO_REG|registrador[4][16]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[4][16]~feeder_combout  = \FD|MUX_ULA_MEM|q[16]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[16]~19_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[4][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][16]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[4][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N9
dffeas \FD|BANCO_REG|registrador[4][16] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[4][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][16] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N14
cycloneive_lcell_comb \FD|BANCO_REG|registrador[4][17]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[4][17]~feeder_combout  = \FD|MUX_ULA_MEM|q[17]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[17]~18_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[4][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][17]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[4][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N15
dffeas \FD|BANCO_REG|registrador[4][17] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[4][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][17] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N24
cycloneive_lcell_comb \FD|BANCO_REG|registrador[4][18]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[4][18]~feeder_combout  = \FD|MUX_ULA_MEM|q[18]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[18]~17_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[4][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][18]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[4][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N25
dffeas \FD|BANCO_REG|registrador[4][18] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[4][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][18] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N30
cycloneive_lcell_comb \FD|BANCO_REG|registrador[4][19]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[4][19]~feeder_combout  = \FD|MUX_ULA_MEM|q[19]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[19]~16_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[4][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][19]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[4][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N31
dffeas \FD|BANCO_REG|registrador[4][19] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[4][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][19] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N18
cycloneive_lcell_comb \FD|BANCO_REG|registrador[4][20]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[4][20]~feeder_combout  = \FD|MUX_ULA_MEM|q[20]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[20]~15_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[4][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][20]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[4][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N19
dffeas \FD|BANCO_REG|registrador[4][20] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[4][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][20] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N20
cycloneive_lcell_comb \FD|BANCO_REG|registrador[4][21]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[4][21]~feeder_combout  = \FD|MUX_ULA_MEM|q[21]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[21]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[4][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][21]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[4][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N21
dffeas \FD|BANCO_REG|registrador[4][21] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[4][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][21] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N22
cycloneive_lcell_comb \FD|BANCO_REG|registrador[4][22]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[4][22]~feeder_combout  = \FD|MUX_ULA_MEM|q[22]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[22]~13_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[4][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][22]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[4][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N23
dffeas \FD|BANCO_REG|registrador[4][22] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[4][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][22] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N12
cycloneive_lcell_comb \FD|BANCO_REG|registrador[4][23]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[4][23]~feeder_combout  = \FD|MUX_ULA_MEM|q[23]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[23]~12_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[4][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][23]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[4][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N13
dffeas \FD|BANCO_REG|registrador[4][23] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[4][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][23] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N2
cycloneive_lcell_comb \FD|BANCO_REG|registrador[4][24]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[4][24]~feeder_combout  = \FD|MUX_ULA_MEM|q[24]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[24]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[4][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][24]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[4][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N3
dffeas \FD|BANCO_REG|registrador[4][24] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[4][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][24] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N28
cycloneive_lcell_comb \FD|BANCO_REG|registrador[4][25]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[4][25]~feeder_combout  = \FD|MUX_ULA_MEM|q[25]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|MUX_ULA_MEM|q[25]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[4][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][25]~feeder .lut_mask = 16'hF0F0;
defparam \FD|BANCO_REG|registrador[4][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N29
dffeas \FD|BANCO_REG|registrador[4][25] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[4][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][25] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N22
cycloneive_lcell_comb \FD|BANCO_REG|registrador[4][26]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[4][26]~feeder_combout  = \FD|MUX_ULA_MEM|q[26]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[26]~9_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[4][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][26]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[4][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N23
dffeas \FD|BANCO_REG|registrador[4][26] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[4][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][26] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N14
cycloneive_lcell_comb \FD|BANCO_REG|registrador[4][27]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[4][27]~feeder_combout  = \FD|MUX_ULA_MEM|q[27]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[27]~8_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[4][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][27]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[4][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N15
dffeas \FD|BANCO_REG|registrador[4][27] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[4][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][27] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N8
cycloneive_lcell_comb \FD|BANCO_REG|registrador[4][28]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[4][28]~feeder_combout  = \FD|MUX_ULA_MEM|q[28]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[28]~7_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[4][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][28]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[4][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N9
dffeas \FD|BANCO_REG|registrador[4][28] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[4][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][28] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N9
dffeas \FD|BANCO_REG|registrador[4][29] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|MUX_ULA_MEM|q[29]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][29] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N20
cycloneive_lcell_comb \FD|BANCO_REG|registrador[4][30]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[4][30]~feeder_combout  = \FD|MUX_ULA_MEM|q[30]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[30]~5_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[4][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][30]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[4][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N21
dffeas \FD|BANCO_REG|registrador[4][30] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[4][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][30] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N10
cycloneive_lcell_comb \FD|BANCO_REG|registrador[4][31]~feeder (
// Equation(s):
// \FD|BANCO_REG|registrador[4][31]~feeder_combout  = \FD|MUX_ULA_MEM|q[31]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|MUX_ULA_MEM|q[31]~4_combout ),
	.cin(gnd),
	.combout(\FD|BANCO_REG|registrador[4][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][31]~feeder .lut_mask = 16'hFF00;
defparam \FD|BANCO_REG|registrador[4][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N11
dffeas \FD|BANCO_REG|registrador[4][31] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|BANCO_REG|registrador[4][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[4][31] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[4][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N24
cycloneive_lcell_comb \FD|BANCO_REG|Decoder0~1 (
// Equation(s):
// \FD|BANCO_REG|Decoder0~1_combout  = (!\FD|MEM_INST|q [27] & (\FD|MEM_INST|q [11] & (!\FD|MEM_INST|q [28] & \FD|MEM_INST|q [13])))

	.dataa(\FD|MEM_INST|q [27]),
	.datab(\FD|MEM_INST|q [11]),
	.datac(\FD|MEM_INST|q [28]),
	.datad(\FD|MEM_INST|q [13]),
	.cin(gnd),
	.combout(\FD|BANCO_REG|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|BANCO_REG|Decoder0~1 .lut_mask = 16'h0400;
defparam \FD|BANCO_REG|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N3
dffeas \FD|BANCO_REG|registrador[7][0] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][0] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N1
dffeas \FD|BANCO_REG|registrador[7][1] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][1] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N19
dffeas \FD|BANCO_REG|registrador[7][2] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][2] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N15
dffeas \FD|BANCO_REG|registrador[7][3] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][3] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N17
dffeas \FD|BANCO_REG|registrador[7][4] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[4]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][4] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N5
dffeas \FD|BANCO_REG|registrador[7][5] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[5]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][5] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N27
dffeas \FD|BANCO_REG|registrador[7][6] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][6] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N21
dffeas \FD|BANCO_REG|registrador[7][7] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[7]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][7] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N31
dffeas \FD|BANCO_REG|registrador[7][8] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][8] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N19
dffeas \FD|BANCO_REG|registrador[7][9] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[9]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][9] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N13
dffeas \FD|BANCO_REG|registrador[7][10] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[10]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][10] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N13
dffeas \FD|BANCO_REG|registrador[7][11] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[11]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][11] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N5
dffeas \FD|BANCO_REG|registrador[7][12] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[12]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][12] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N9
dffeas \FD|BANCO_REG|registrador[7][13] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[13]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][13] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N7
dffeas \FD|BANCO_REG|registrador[7][14] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[14]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][14] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N31
dffeas \FD|BANCO_REG|registrador[7][15] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[15]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][15] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N11
dffeas \FD|BANCO_REG|registrador[7][16] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[16]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][16] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y34_N31
dffeas \FD|BANCO_REG|registrador[7][17] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[17]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][17] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y34_N5
dffeas \FD|BANCO_REG|registrador[7][18] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[18]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][18] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y34_N7
dffeas \FD|BANCO_REG|registrador[7][19] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[19]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][19] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y34_N23
dffeas \FD|BANCO_REG|registrador[7][20] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[20]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][20] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y34_N13
dffeas \FD|BANCO_REG|registrador[7][21] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[21]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][21] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y31_N5
dffeas \FD|BANCO_REG|registrador[7][22] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[22]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][22] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y34_N23
dffeas \FD|BANCO_REG|registrador[7][23] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[23]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][23] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y31_N31
dffeas \FD|BANCO_REG|registrador[7][24] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[24]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][24] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y31_N23
dffeas \FD|BANCO_REG|registrador[7][25] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[25]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][25] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y34_N27
dffeas \FD|BANCO_REG|registrador[7][26] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[26]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][26] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N5
dffeas \FD|BANCO_REG|registrador[7][27] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[27]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][27] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N31
dffeas \FD|BANCO_REG|registrador[7][28] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[28]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][28] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N5
dffeas \FD|BANCO_REG|registrador[7][29] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[29]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][29] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N15
dffeas \FD|BANCO_REG|registrador[7][30] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[30]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][30] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N3
dffeas \FD|BANCO_REG|registrador[7][31] (
	.clk(\divisor1|tick~clkctrl_outclk ),
	.d(\FD|MUX_ULA_MEM|q[31]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|BANCO_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|BANCO_REG|registrador[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|BANCO_REG|registrador[7][31] .is_wysiwyg = "true";
defparam \FD|BANCO_REG|registrador[7][31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign op[0] = \op[0]~output_o ;

assign op[1] = \op[1]~output_o ;

assign op[2] = \op[2]~output_o ;

assign op[3] = \op[3]~output_o ;

assign op[4] = \op[4]~output_o ;

assign op[5] = \op[5]~output_o ;

assign ula_op[0] = \ula_op[0]~output_o ;

assign ula_op[1] = \ula_op[1]~output_o ;

assign hab_esc_mem = \hab_esc_mem~output_o ;

assign hab_le_mem = \hab_le_mem~output_o ;

assign beq = \beq~output_o ;

assign sel_mux_ula_mem = \sel_mux_ula_mem~output_o ;

assign sel_mux_rt_imm = \sel_mux_rt_imm~output_o ;

assign sel_MUX_rt_rd = \sel_MUX_rt_rd~output_o ;

assign sel_mux_jump = \sel_mux_jump~output_o ;

assign hab_esc_reg = \hab_esc_reg~output_o ;

assign saidaROM[0] = \saidaROM[0]~output_o ;

assign saidaROM[1] = \saidaROM[1]~output_o ;

assign saidaROM[2] = \saidaROM[2]~output_o ;

assign saidaROM[3] = \saidaROM[3]~output_o ;

assign saidaROM[4] = \saidaROM[4]~output_o ;

assign saidaROM[5] = \saidaROM[5]~output_o ;

assign saidaROM[6] = \saidaROM[6]~output_o ;

assign saidaROM[7] = \saidaROM[7]~output_o ;

assign saidaROM[8] = \saidaROM[8]~output_o ;

assign saidaROM[9] = \saidaROM[9]~output_o ;

assign saidaROM[10] = \saidaROM[10]~output_o ;

assign saidaROM[11] = \saidaROM[11]~output_o ;

assign saidaROM[12] = \saidaROM[12]~output_o ;

assign saidaROM[13] = \saidaROM[13]~output_o ;

assign saidaROM[14] = \saidaROM[14]~output_o ;

assign saidaROM[15] = \saidaROM[15]~output_o ;

assign saidaROM[16] = \saidaROM[16]~output_o ;

assign saidaROM[17] = \saidaROM[17]~output_o ;

assign saidaROM[18] = \saidaROM[18]~output_o ;

assign saidaROM[19] = \saidaROM[19]~output_o ;

assign saidaROM[20] = \saidaROM[20]~output_o ;

assign saidaROM[21] = \saidaROM[21]~output_o ;

assign saidaROM[22] = \saidaROM[22]~output_o ;

assign saidaROM[23] = \saidaROM[23]~output_o ;

assign saidaROM[24] = \saidaROM[24]~output_o ;

assign saidaROM[25] = \saidaROM[25]~output_o ;

assign saidaROM[26] = \saidaROM[26]~output_o ;

assign saidaROM[27] = \saidaROM[27]~output_o ;

assign saidaROM[28] = \saidaROM[28]~output_o ;

assign saidaROM[29] = \saidaROM[29]~output_o ;

assign saidaROM[30] = \saidaROM[30]~output_o ;

assign saidaROM[31] = \saidaROM[31]~output_o ;

assign saidaULA[0] = \saidaULA[0]~output_o ;

assign saidaULA[1] = \saidaULA[1]~output_o ;

assign saidaULA[2] = \saidaULA[2]~output_o ;

assign saidaULA[3] = \saidaULA[3]~output_o ;

assign saidaULA[4] = \saidaULA[4]~output_o ;

assign saidaULA[5] = \saidaULA[5]~output_o ;

assign saidaULA[6] = \saidaULA[6]~output_o ;

assign saidaULA[7] = \saidaULA[7]~output_o ;

assign saidaULA[8] = \saidaULA[8]~output_o ;

assign saidaULA[9] = \saidaULA[9]~output_o ;

assign saidaULA[10] = \saidaULA[10]~output_o ;

assign saidaULA[11] = \saidaULA[11]~output_o ;

assign saidaULA[12] = \saidaULA[12]~output_o ;

assign saidaULA[13] = \saidaULA[13]~output_o ;

assign saidaULA[14] = \saidaULA[14]~output_o ;

assign saidaULA[15] = \saidaULA[15]~output_o ;

assign saidaULA[16] = \saidaULA[16]~output_o ;

assign saidaULA[17] = \saidaULA[17]~output_o ;

assign saidaULA[18] = \saidaULA[18]~output_o ;

assign saidaULA[19] = \saidaULA[19]~output_o ;

assign saidaULA[20] = \saidaULA[20]~output_o ;

assign saidaULA[21] = \saidaULA[21]~output_o ;

assign saidaULA[22] = \saidaULA[22]~output_o ;

assign saidaULA[23] = \saidaULA[23]~output_o ;

assign saidaULA[24] = \saidaULA[24]~output_o ;

assign saidaULA[25] = \saidaULA[25]~output_o ;

assign saidaULA[26] = \saidaULA[26]~output_o ;

assign saidaULA[27] = \saidaULA[27]~output_o ;

assign saidaULA[28] = \saidaULA[28]~output_o ;

assign saidaULA[29] = \saidaULA[29]~output_o ;

assign saidaULA[30] = \saidaULA[30]~output_o ;

assign saidaULA[31] = \saidaULA[31]~output_o ;

assign saidaRAM[0] = \saidaRAM[0]~output_o ;

assign saidaRAM[1] = \saidaRAM[1]~output_o ;

assign saidaRAM[2] = \saidaRAM[2]~output_o ;

assign saidaRAM[3] = \saidaRAM[3]~output_o ;

assign saidaRAM[4] = \saidaRAM[4]~output_o ;

assign saidaRAM[5] = \saidaRAM[5]~output_o ;

assign saidaRAM[6] = \saidaRAM[6]~output_o ;

assign saidaRAM[7] = \saidaRAM[7]~output_o ;

assign saidaRAM[8] = \saidaRAM[8]~output_o ;

assign saidaRAM[9] = \saidaRAM[9]~output_o ;

assign saidaRAM[10] = \saidaRAM[10]~output_o ;

assign saidaRAM[11] = \saidaRAM[11]~output_o ;

assign saidaRAM[12] = \saidaRAM[12]~output_o ;

assign saidaRAM[13] = \saidaRAM[13]~output_o ;

assign saidaRAM[14] = \saidaRAM[14]~output_o ;

assign saidaRAM[15] = \saidaRAM[15]~output_o ;

assign saidaRAM[16] = \saidaRAM[16]~output_o ;

assign saidaRAM[17] = \saidaRAM[17]~output_o ;

assign saidaRAM[18] = \saidaRAM[18]~output_o ;

assign saidaRAM[19] = \saidaRAM[19]~output_o ;

assign saidaRAM[20] = \saidaRAM[20]~output_o ;

assign saidaRAM[21] = \saidaRAM[21]~output_o ;

assign saidaRAM[22] = \saidaRAM[22]~output_o ;

assign saidaRAM[23] = \saidaRAM[23]~output_o ;

assign saidaRAM[24] = \saidaRAM[24]~output_o ;

assign saidaRAM[25] = \saidaRAM[25]~output_o ;

assign saidaRAM[26] = \saidaRAM[26]~output_o ;

assign saidaRAM[27] = \saidaRAM[27]~output_o ;

assign saidaRAM[28] = \saidaRAM[28]~output_o ;

assign saidaRAM[29] = \saidaRAM[29]~output_o ;

assign saidaRAM[30] = \saidaRAM[30]~output_o ;

assign saidaRAM[31] = \saidaRAM[31]~output_o ;

assign saidaTeste1[0] = \saidaTeste1[0]~output_o ;

assign saidaTeste1[1] = \saidaTeste1[1]~output_o ;

assign saidaTeste1[2] = \saidaTeste1[2]~output_o ;

assign saidaTeste1[3] = \saidaTeste1[3]~output_o ;

assign saidaTeste1[4] = \saidaTeste1[4]~output_o ;

assign saidaTeste1[5] = \saidaTeste1[5]~output_o ;

assign saidaTeste1[6] = \saidaTeste1[6]~output_o ;

assign saidaTeste1[7] = \saidaTeste1[7]~output_o ;

assign saidaTeste1[8] = \saidaTeste1[8]~output_o ;

assign saidaTeste1[9] = \saidaTeste1[9]~output_o ;

assign saidaTeste1[10] = \saidaTeste1[10]~output_o ;

assign saidaTeste1[11] = \saidaTeste1[11]~output_o ;

assign saidaTeste1[12] = \saidaTeste1[12]~output_o ;

assign saidaTeste1[13] = \saidaTeste1[13]~output_o ;

assign saidaTeste1[14] = \saidaTeste1[14]~output_o ;

assign saidaTeste1[15] = \saidaTeste1[15]~output_o ;

assign saidaTeste1[16] = \saidaTeste1[16]~output_o ;

assign saidaTeste1[17] = \saidaTeste1[17]~output_o ;

assign saidaTeste1[18] = \saidaTeste1[18]~output_o ;

assign saidaTeste1[19] = \saidaTeste1[19]~output_o ;

assign saidaTeste1[20] = \saidaTeste1[20]~output_o ;

assign saidaTeste1[21] = \saidaTeste1[21]~output_o ;

assign saidaTeste1[22] = \saidaTeste1[22]~output_o ;

assign saidaTeste1[23] = \saidaTeste1[23]~output_o ;

assign saidaTeste1[24] = \saidaTeste1[24]~output_o ;

assign saidaTeste1[25] = \saidaTeste1[25]~output_o ;

assign saidaTeste1[26] = \saidaTeste1[26]~output_o ;

assign saidaTeste1[27] = \saidaTeste1[27]~output_o ;

assign saidaTeste1[28] = \saidaTeste1[28]~output_o ;

assign saidaTeste1[29] = \saidaTeste1[29]~output_o ;

assign saidaTeste1[30] = \saidaTeste1[30]~output_o ;

assign saidaTeste1[31] = \saidaTeste1[31]~output_o ;

assign saidaTeste2[0] = \saidaTeste2[0]~output_o ;

assign saidaTeste2[1] = \saidaTeste2[1]~output_o ;

assign saidaTeste2[2] = \saidaTeste2[2]~output_o ;

assign saidaTeste2[3] = \saidaTeste2[3]~output_o ;

assign saidaTeste2[4] = \saidaTeste2[4]~output_o ;

assign saidaTeste2[5] = \saidaTeste2[5]~output_o ;

assign saidaTeste2[6] = \saidaTeste2[6]~output_o ;

assign saidaTeste2[7] = \saidaTeste2[7]~output_o ;

assign saidaTeste2[8] = \saidaTeste2[8]~output_o ;

assign saidaTeste2[9] = \saidaTeste2[9]~output_o ;

assign saidaTeste2[10] = \saidaTeste2[10]~output_o ;

assign saidaTeste2[11] = \saidaTeste2[11]~output_o ;

assign saidaTeste2[12] = \saidaTeste2[12]~output_o ;

assign saidaTeste2[13] = \saidaTeste2[13]~output_o ;

assign saidaTeste2[14] = \saidaTeste2[14]~output_o ;

assign saidaTeste2[15] = \saidaTeste2[15]~output_o ;

assign saidaTeste2[16] = \saidaTeste2[16]~output_o ;

assign saidaTeste2[17] = \saidaTeste2[17]~output_o ;

assign saidaTeste2[18] = \saidaTeste2[18]~output_o ;

assign saidaTeste2[19] = \saidaTeste2[19]~output_o ;

assign saidaTeste2[20] = \saidaTeste2[20]~output_o ;

assign saidaTeste2[21] = \saidaTeste2[21]~output_o ;

assign saidaTeste2[22] = \saidaTeste2[22]~output_o ;

assign saidaTeste2[23] = \saidaTeste2[23]~output_o ;

assign saidaTeste2[24] = \saidaTeste2[24]~output_o ;

assign saidaTeste2[25] = \saidaTeste2[25]~output_o ;

assign saidaTeste2[26] = \saidaTeste2[26]~output_o ;

assign saidaTeste2[27] = \saidaTeste2[27]~output_o ;

assign saidaTeste2[28] = \saidaTeste2[28]~output_o ;

assign saidaTeste2[29] = \saidaTeste2[29]~output_o ;

assign saidaTeste2[30] = \saidaTeste2[30]~output_o ;

assign saidaTeste2[31] = \saidaTeste2[31]~output_o ;

assign saidaTeste3[0] = \saidaTeste3[0]~output_o ;

assign saidaTeste3[1] = \saidaTeste3[1]~output_o ;

assign saidaTeste3[2] = \saidaTeste3[2]~output_o ;

assign saidaTeste3[3] = \saidaTeste3[3]~output_o ;

assign saidaTeste3[4] = \saidaTeste3[4]~output_o ;

assign saidaTeste3[5] = \saidaTeste3[5]~output_o ;

assign saidaTeste3[6] = \saidaTeste3[6]~output_o ;

assign saidaTeste3[7] = \saidaTeste3[7]~output_o ;

assign saidaTeste3[8] = \saidaTeste3[8]~output_o ;

assign saidaTeste3[9] = \saidaTeste3[9]~output_o ;

assign saidaTeste3[10] = \saidaTeste3[10]~output_o ;

assign saidaTeste3[11] = \saidaTeste3[11]~output_o ;

assign saidaTeste3[12] = \saidaTeste3[12]~output_o ;

assign saidaTeste3[13] = \saidaTeste3[13]~output_o ;

assign saidaTeste3[14] = \saidaTeste3[14]~output_o ;

assign saidaTeste3[15] = \saidaTeste3[15]~output_o ;

assign saidaTeste3[16] = \saidaTeste3[16]~output_o ;

assign saidaTeste3[17] = \saidaTeste3[17]~output_o ;

assign saidaTeste3[18] = \saidaTeste3[18]~output_o ;

assign saidaTeste3[19] = \saidaTeste3[19]~output_o ;

assign saidaTeste3[20] = \saidaTeste3[20]~output_o ;

assign saidaTeste3[21] = \saidaTeste3[21]~output_o ;

assign saidaTeste3[22] = \saidaTeste3[22]~output_o ;

assign saidaTeste3[23] = \saidaTeste3[23]~output_o ;

assign saidaTeste3[24] = \saidaTeste3[24]~output_o ;

assign saidaTeste3[25] = \saidaTeste3[25]~output_o ;

assign saidaTeste3[26] = \saidaTeste3[26]~output_o ;

assign saidaTeste3[27] = \saidaTeste3[27]~output_o ;

assign saidaTeste3[28] = \saidaTeste3[28]~output_o ;

assign saidaTeste3[29] = \saidaTeste3[29]~output_o ;

assign saidaTeste3[30] = \saidaTeste3[30]~output_o ;

assign saidaTeste3[31] = \saidaTeste3[31]~output_o ;

assign saidaTeste4[0] = \saidaTeste4[0]~output_o ;

assign saidaTeste4[1] = \saidaTeste4[1]~output_o ;

assign saidaTeste4[2] = \saidaTeste4[2]~output_o ;

assign saidaTeste4[3] = \saidaTeste4[3]~output_o ;

assign saidaTeste4[4] = \saidaTeste4[4]~output_o ;

assign saidaTeste4[5] = \saidaTeste4[5]~output_o ;

assign saidaTeste4[6] = \saidaTeste4[6]~output_o ;

assign saidaTeste4[7] = \saidaTeste4[7]~output_o ;

assign saidaTeste4[8] = \saidaTeste4[8]~output_o ;

assign saidaTeste4[9] = \saidaTeste4[9]~output_o ;

assign saidaTeste4[10] = \saidaTeste4[10]~output_o ;

assign saidaTeste4[11] = \saidaTeste4[11]~output_o ;

assign saidaTeste4[12] = \saidaTeste4[12]~output_o ;

assign saidaTeste4[13] = \saidaTeste4[13]~output_o ;

assign saidaTeste4[14] = \saidaTeste4[14]~output_o ;

assign saidaTeste4[15] = \saidaTeste4[15]~output_o ;

assign saidaTeste4[16] = \saidaTeste4[16]~output_o ;

assign saidaTeste4[17] = \saidaTeste4[17]~output_o ;

assign saidaTeste4[18] = \saidaTeste4[18]~output_o ;

assign saidaTeste4[19] = \saidaTeste4[19]~output_o ;

assign saidaTeste4[20] = \saidaTeste4[20]~output_o ;

assign saidaTeste4[21] = \saidaTeste4[21]~output_o ;

assign saidaTeste4[22] = \saidaTeste4[22]~output_o ;

assign saidaTeste4[23] = \saidaTeste4[23]~output_o ;

assign saidaTeste4[24] = \saidaTeste4[24]~output_o ;

assign saidaTeste4[25] = \saidaTeste4[25]~output_o ;

assign saidaTeste4[26] = \saidaTeste4[26]~output_o ;

assign saidaTeste4[27] = \saidaTeste4[27]~output_o ;

assign saidaTeste4[28] = \saidaTeste4[28]~output_o ;

assign saidaTeste4[29] = \saidaTeste4[29]~output_o ;

assign saidaTeste4[30] = \saidaTeste4[30]~output_o ;

assign saidaTeste4[31] = \saidaTeste4[31]~output_o ;

assign saidaTeste5[0] = \saidaTeste5[0]~output_o ;

assign saidaTeste5[1] = \saidaTeste5[1]~output_o ;

assign saidaTeste5[2] = \saidaTeste5[2]~output_o ;

assign saidaTeste5[3] = \saidaTeste5[3]~output_o ;

assign saidaTeste5[4] = \saidaTeste5[4]~output_o ;

assign saidaTeste5[5] = \saidaTeste5[5]~output_o ;

assign saidaTeste5[6] = \saidaTeste5[6]~output_o ;

assign saidaTeste5[7] = \saidaTeste5[7]~output_o ;

assign saidaTeste5[8] = \saidaTeste5[8]~output_o ;

assign saidaTeste5[9] = \saidaTeste5[9]~output_o ;

assign saidaTeste5[10] = \saidaTeste5[10]~output_o ;

assign saidaTeste5[11] = \saidaTeste5[11]~output_o ;

assign saidaTeste5[12] = \saidaTeste5[12]~output_o ;

assign saidaTeste5[13] = \saidaTeste5[13]~output_o ;

assign saidaTeste5[14] = \saidaTeste5[14]~output_o ;

assign saidaTeste5[15] = \saidaTeste5[15]~output_o ;

assign saidaTeste5[16] = \saidaTeste5[16]~output_o ;

assign saidaTeste5[17] = \saidaTeste5[17]~output_o ;

assign saidaTeste5[18] = \saidaTeste5[18]~output_o ;

assign saidaTeste5[19] = \saidaTeste5[19]~output_o ;

assign saidaTeste5[20] = \saidaTeste5[20]~output_o ;

assign saidaTeste5[21] = \saidaTeste5[21]~output_o ;

assign saidaTeste5[22] = \saidaTeste5[22]~output_o ;

assign saidaTeste5[23] = \saidaTeste5[23]~output_o ;

assign saidaTeste5[24] = \saidaTeste5[24]~output_o ;

assign saidaTeste5[25] = \saidaTeste5[25]~output_o ;

assign saidaTeste5[26] = \saidaTeste5[26]~output_o ;

assign saidaTeste5[27] = \saidaTeste5[27]~output_o ;

assign saidaTeste5[28] = \saidaTeste5[28]~output_o ;

assign saidaTeste5[29] = \saidaTeste5[29]~output_o ;

assign saidaTeste5[30] = \saidaTeste5[30]~output_o ;

assign saidaTeste5[31] = \saidaTeste5[31]~output_o ;

assign saidaTeste6[0] = \saidaTeste6[0]~output_o ;

assign saidaTeste6[1] = \saidaTeste6[1]~output_o ;

assign saidaTeste6[2] = \saidaTeste6[2]~output_o ;

assign saidaTeste6[3] = \saidaTeste6[3]~output_o ;

assign saidaTeste6[4] = \saidaTeste6[4]~output_o ;

assign saidaTeste6[5] = \saidaTeste6[5]~output_o ;

assign saidaTeste6[6] = \saidaTeste6[6]~output_o ;

assign saidaTeste6[7] = \saidaTeste6[7]~output_o ;

assign saidaTeste6[8] = \saidaTeste6[8]~output_o ;

assign saidaTeste6[9] = \saidaTeste6[9]~output_o ;

assign saidaTeste6[10] = \saidaTeste6[10]~output_o ;

assign saidaTeste6[11] = \saidaTeste6[11]~output_o ;

assign saidaTeste6[12] = \saidaTeste6[12]~output_o ;

assign saidaTeste6[13] = \saidaTeste6[13]~output_o ;

assign saidaTeste6[14] = \saidaTeste6[14]~output_o ;

assign saidaTeste6[15] = \saidaTeste6[15]~output_o ;

assign saidaTeste6[16] = \saidaTeste6[16]~output_o ;

assign saidaTeste6[17] = \saidaTeste6[17]~output_o ;

assign saidaTeste6[18] = \saidaTeste6[18]~output_o ;

assign saidaTeste6[19] = \saidaTeste6[19]~output_o ;

assign saidaTeste6[20] = \saidaTeste6[20]~output_o ;

assign saidaTeste6[21] = \saidaTeste6[21]~output_o ;

assign saidaTeste6[22] = \saidaTeste6[22]~output_o ;

assign saidaTeste6[23] = \saidaTeste6[23]~output_o ;

assign saidaTeste6[24] = \saidaTeste6[24]~output_o ;

assign saidaTeste6[25] = \saidaTeste6[25]~output_o ;

assign saidaTeste6[26] = \saidaTeste6[26]~output_o ;

assign saidaTeste6[27] = \saidaTeste6[27]~output_o ;

assign saidaTeste6[28] = \saidaTeste6[28]~output_o ;

assign saidaTeste6[29] = \saidaTeste6[29]~output_o ;

assign saidaTeste6[30] = \saidaTeste6[30]~output_o ;

assign saidaTeste6[31] = \saidaTeste6[31]~output_o ;

assign saidaTeste7[0] = \saidaTeste7[0]~output_o ;

assign saidaTeste7[1] = \saidaTeste7[1]~output_o ;

assign saidaTeste7[2] = \saidaTeste7[2]~output_o ;

assign saidaTeste7[3] = \saidaTeste7[3]~output_o ;

assign saidaTeste7[4] = \saidaTeste7[4]~output_o ;

assign saidaTeste7[5] = \saidaTeste7[5]~output_o ;

assign saidaTeste7[6] = \saidaTeste7[6]~output_o ;

assign saidaTeste7[7] = \saidaTeste7[7]~output_o ;

assign saidaTeste7[8] = \saidaTeste7[8]~output_o ;

assign saidaTeste7[9] = \saidaTeste7[9]~output_o ;

assign saidaTeste7[10] = \saidaTeste7[10]~output_o ;

assign saidaTeste7[11] = \saidaTeste7[11]~output_o ;

assign saidaTeste7[12] = \saidaTeste7[12]~output_o ;

assign saidaTeste7[13] = \saidaTeste7[13]~output_o ;

assign saidaTeste7[14] = \saidaTeste7[14]~output_o ;

assign saidaTeste7[15] = \saidaTeste7[15]~output_o ;

assign saidaTeste7[16] = \saidaTeste7[16]~output_o ;

assign saidaTeste7[17] = \saidaTeste7[17]~output_o ;

assign saidaTeste7[18] = \saidaTeste7[18]~output_o ;

assign saidaTeste7[19] = \saidaTeste7[19]~output_o ;

assign saidaTeste7[20] = \saidaTeste7[20]~output_o ;

assign saidaTeste7[21] = \saidaTeste7[21]~output_o ;

assign saidaTeste7[22] = \saidaTeste7[22]~output_o ;

assign saidaTeste7[23] = \saidaTeste7[23]~output_o ;

assign saidaTeste7[24] = \saidaTeste7[24]~output_o ;

assign saidaTeste7[25] = \saidaTeste7[25]~output_o ;

assign saidaTeste7[26] = \saidaTeste7[26]~output_o ;

assign saidaTeste7[27] = \saidaTeste7[27]~output_o ;

assign saidaTeste7[28] = \saidaTeste7[28]~output_o ;

assign saidaTeste7[29] = \saidaTeste7[29]~output_o ;

assign saidaTeste7[30] = \saidaTeste7[30]~output_o ;

assign saidaTeste7[31] = \saidaTeste7[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
