# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../UART_CNN_Implementation.srcs/sources_1/imports/Toms/Layer_1.v" \
"../../../../UART_CNN_Implementation.srcs/sources_1/imports/Toms/Layer_2.v" \
"../../../../UART_CNN_Implementation.srcs/sources_1/imports/Toms/Layer_3.v" \
"../../../../UART_CNN_Implementation.srcs/sources_1/imports/Toms/Layer_4.v" \
"../../../../UART_CNN_Implementation.srcs/sources_1/imports/Toms/Sig_ROM.v" \
"../../../../UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v" \
"../../../../UART_CNN_Implementation.srcs/sources_1/imports/Toms/maxFinder.v" \
"../../../../UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v" \
"../../../../UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v" \
"../../../../UART_CNN_Implementation.srcs/sources_1/imports/Toms/zynet.v" \
"../../../../UART_CNN_Implementation.srcs/sim_1/new/tb_zynet_acuracy.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
