

================================================================
== Vitis HLS Report for 'Loop_loop0_proc_Pipeline_loop3_loop4_loop5'
================================================================
* Date:           Fri Oct  4 14:45:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_DepthwiseSeparableConvBlock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.692 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   100358|   100358|  0.334 ms|  0.334 ms|  100358|  100358|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop3_loop4_loop5  |   100356|   100356|         6|          1|          1|  100352|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      306|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|       40|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      222|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      222|      450|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_4ns_8ns_11_1_1_U6  |mul_4ns_8ns_11_1_1  |        0|   0|  0|  40|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   0|  0|  40|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------------+---------------------------------------+---------------------+
    |                 Instance                 |                 Module                |      Expression     |
    +------------------------------------------+---------------------------------------+---------------------+
    |ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U7  |ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1  |  (i0 + i1) * i2 + i3|
    +------------------------------------------+---------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln34_1_fu_146_p2               |         +|   0|  0|  24|          17|           1|
    |add_ln34_fu_158_p2                 |         +|   0|  0|  12|           4|           1|
    |add_ln35_fu_178_p2                 |         +|   0|  0|  21|          14|           1|
    |add_ln39_1_fu_389_p2               |         +|   0|  0|  17|          17|          17|
    |add_ln39_fu_351_p2                 |         +|   0|  0|  20|          13|          13|
    |add_ln40_fu_300_p2                 |         +|   0|  0|  14|           7|           1|
    |indvars_iv_next11318_fu_220_p2     |         +|   0|  0|  14|           7|           1|
    |indvars_iv_next113_dup_fu_250_p2   |         +|   0|  0|  14|           7|           1|
    |indvars_iv_next113_mid1_fu_269_p2  |         +|   0|  0|  14|           7|           2|
    |sub_ln39_1_fu_377_p2               |         -|   0|  0|  17|          17|          17|
    |sub_ln39_fu_338_p2                 |         -|   0|  0|  19|          12|          12|
    |and_ln34_fu_244_p2                 |       and|   0|  0|   2|           1|           1|
    |icmp_ln34_fu_140_p2                |      icmp|   0|  0|  24|          17|          16|
    |icmp_ln35_fu_164_p2                |      icmp|   0|  0|  21|          14|          13|
    |icmp_ln36_fu_238_p2                |      icmp|   0|  0|  14|           7|           6|
    |or_ln35_fu_256_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln34_1_fu_226_p3            |    select|   0|  0|   7|           1|           1|
    |select_ln34_2_fu_170_p3            |    select|   0|  0|   4|           1|           4|
    |select_ln34_fu_213_p3              |    select|   0|  0|   7|           1|           1|
    |select_ln35_1_fu_275_p3            |    select|   0|  0|   7|           1|           7|
    |select_ln35_2_fu_283_p3            |    select|   0|  0|   7|           1|           7|
    |select_ln35_3_fu_184_p3            |    select|   0|  0|  14|           1|           1|
    |select_ln35_fu_261_p3              |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln34_fu_233_p2                 |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 306|         171|         130|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten19_fu_74   |   9|          2|   14|         28|
    |indvar_flatten34_fu_82   |   9|          2|   17|         34|
    |v10_fu_66                |   9|          2|    7|         14|
    |v8_fu_78                 |   9|          2|    4|          8|
    |v9_fu_70                 |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   52|        104|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln39_1_reg_499                   |  17|   0|   17|          0|
    |add_ln40_reg_494                     |   7|   0|    7|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |icmp_ln35_reg_459                    |   1|   0|    1|          0|
    |indvar_flatten19_fu_74               |  14|   0|   14|          0|
    |indvar_flatten34_fu_82               |  17|   0|   17|          0|
    |mul_ln40_reg_489                     |  11|   0|   11|          0|
    |select_ln34_2_reg_467                |   4|   0|    4|          0|
    |select_ln34_2_reg_467_pp0_iter2_reg  |   4|   0|    4|          0|
    |select_ln35_1_reg_479                |   7|   0|    7|          0|
    |select_ln35_2_reg_484                |   7|   0|    7|          0|
    |select_ln35_reg_474                  |   7|   0|    7|          0|
    |v0_load_reg_509                      |  32|   0|   32|          0|
    |v10_fu_66                            |   7|   0|    7|          0|
    |v8_fu_78                             |   4|   0|    4|          0|
    |v9_fu_70                             |   7|   0|    7|          0|
    |add_ln40_reg_494                     |  64|  32|    7|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 222|  32|  165|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  Loop_loop0_proc_Pipeline_loop3_loop4_loop5|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  Loop_loop0_proc_Pipeline_loop3_loop4_loop5|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  Loop_loop0_proc_Pipeline_loop3_loop4_loop5|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  Loop_loop0_proc_Pipeline_loop3_loop4_loop5|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  Loop_loop0_proc_Pipeline_loop3_loop4_loop5|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  Loop_loop0_proc_Pipeline_loop3_loop4_loop5|  return value|
|v0_address0  |  out|   17|   ap_memory|                                          v0|         array|
|v0_ce0       |  out|    1|   ap_memory|                                          v0|         array|
|v0_q0        |   in|   32|   ap_memory|                                          v0|         array|
|v4_address0  |  out|   17|   ap_memory|                                          v4|         array|
|v4_ce0       |  out|    1|   ap_memory|                                          v4|         array|
|v4_we0       |  out|    1|   ap_memory|                                          v4|         array|
|v4_d0        |  out|   32|   ap_memory|                                          v4|         array|
+-------------+-----+-----+------------+--------------------------------------------+--------------+

