
---------- Begin Simulation Statistics ----------
final_tick                               163996518000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 218670                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683996                       # Number of bytes of host memory used
host_op_rate                                   219099                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   457.31                       # Real time elapsed on the host
host_tick_rate                              358611040                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.163997                       # Number of seconds simulated
sim_ticks                                163996518000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.693316                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095395                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101841                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727643                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477736                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65342                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.639965                       # CPI: cycles per instruction
system.cpu.discardedOps                        190650                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610155                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402294                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001387                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        31388210                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.609769                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        163996518                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132608308                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       268522                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        545857                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           75                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       634451                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          974                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1270557                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            984                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 163996518000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109065                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       190532                       # Transaction distribution
system.membus.trans_dist::CleanEvict            77974                       # Transaction distribution
system.membus.trans_dist::ReadExReq            168286                       # Transaction distribution
system.membus.trans_dist::ReadExResp           168285                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109065                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       823207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 823207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29944448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29944448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            277351                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  277351    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              277351                       # Request fanout histogram
system.membus.respLayer1.occupancy         1508263000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1307985000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 163996518000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            362661                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       731523                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           42                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          172351                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           273447                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          273446                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           676                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       361985                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1905270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1906664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        45952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     75291008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               75336960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          269467                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12194048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           905575                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001183                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034690                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 904514     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1051      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             905575                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2352623000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1906295997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2028000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 163996518000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   17                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               358737                       # number of demand (read+write) hits
system.l2.demand_hits::total                   358754                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  17                       # number of overall hits
system.l2.overall_hits::.cpu.data              358737                       # number of overall hits
system.l2.overall_hits::total                  358754                       # number of overall hits
system.l2.demand_misses::.cpu.inst                659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             276695                       # number of demand (read+write) misses
system.l2.demand_misses::total                 277354                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               659                       # number of overall misses
system.l2.overall_misses::.cpu.data            276695                       # number of overall misses
system.l2.overall_misses::total                277354                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65095000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  29442941000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29508036000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65095000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  29442941000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29508036000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              676                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           635432                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               636108                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             676                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          635432                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              636108                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.974852                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.435444                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.436017                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.974852                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.435444                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.436017                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98778.452200                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106409.371329                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106391.240076                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98778.452200                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106409.371329                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106391.240076                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              190532                       # number of writebacks
system.l2.writebacks::total                    190532                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        276692                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            277351                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       276692                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           277351                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51915000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23908873000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23960788000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51915000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23908873000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23960788000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.974852                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.435439                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.436012                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.974852                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.435439                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.436012                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78778.452200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86409.701039                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86391.568806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78778.452200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86409.701039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86391.568806                       # average overall mshr miss latency
system.l2.replacements                         269467                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       540991                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           540991                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       540991                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       540991                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           40                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               40                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           40                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           40                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           23                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            23                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            105161                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                105161                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          168286                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              168286                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  18312971000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18312971000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        273447                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            273447                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.615425                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.615425                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108820.525772                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108820.525772                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       168286                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         168286                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14947271000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14947271000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.615425                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.615425                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88820.644617                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88820.644617                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65095000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65095000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.974852                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974852                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98778.452200                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98778.452200                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51915000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51915000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.974852                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974852                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78778.452200                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78778.452200                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        253576                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            253576                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108409                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108409                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11129970000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11129970000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       361985                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        361985                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.299485                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.299485                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102666.476031                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102666.476031                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108406                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108406                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8961602000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8961602000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.299476                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.299476                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82667.029500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82667.029500                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 163996518000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8083.771914                       # Cycle average of tags in use
system.l2.tags.total_refs                     1270455                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    277659                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.575595                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.040488                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        25.130811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8036.600616                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.981030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986789                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          286                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2553                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          119                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10441515                       # Number of tag accesses
system.l2.tags.data_accesses                 10441515                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 163996518000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       17708288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17750464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12194048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12194048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          276692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              277351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       190532                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             190532                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            257176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         107979658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             108236835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       257176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           257176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       74355530                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             74355530                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       74355530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           257176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        107979658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            182592365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    190532.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    276070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.021169828250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11177                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11177                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              773809                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             179565                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      277351                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     190532                       # Number of write requests accepted
system.mem_ctrls.readBursts                    277351                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   190532                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    622                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             17214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             11535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11930                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4506599500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1383645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9695268250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16285.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35035.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   147002                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   97359                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                277351                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               190532                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  222474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       222863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    134.173335                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.760235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   191.952296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       169575     76.09%     76.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        28119     12.62%     88.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5725      2.57%     91.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2058      0.92%     92.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9316      4.18%     96.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          886      0.40%     96.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          483      0.22%     96.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          471      0.21%     97.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6230      2.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       222863                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.758075                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.143641                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     36.299485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11051     98.87%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           65      0.58%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           12      0.11%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            5      0.04%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           29      0.26%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.01%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            3      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            3      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11177                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11177                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.044556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.011701                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.061116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5501     49.22%     49.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              222      1.99%     51.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4917     43.99%     95.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              529      4.73%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11177                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               17710656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   39808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12192448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17750464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12194048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       107.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        74.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    108.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     74.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  163996477000                       # Total gap between requests
system.mem_ctrls.avgGap                     350507.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     17668480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12192448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 257176.191996954469                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 107736921.585127800703                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 74345773.609656751156                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          659                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       276692                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       190532                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18090750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9677177500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3955679676000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27451.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34974.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20761235.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            793825200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            421909125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           984884460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          495581580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12945547680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      39728211690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      29519327040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        84889286775                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        517.628592                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  76332714250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5476120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  82187683750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            797502300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            423855960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           990960600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          498864960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12945547680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      40138657290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      29173688640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        84969077430                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        518.115131                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  75433670000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5476120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  83086728000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    163996518000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 163996518000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662823                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662823                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662823                       # number of overall hits
system.cpu.icache.overall_hits::total         9662823                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          676                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            676                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          676                       # number of overall misses
system.cpu.icache.overall_misses::total           676                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     68865000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68865000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     68865000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68865000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663499                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663499                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663499                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663499                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101871.301775                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101871.301775                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101871.301775                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101871.301775                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           42                       # number of writebacks
system.cpu.icache.writebacks::total                42                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          676                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          676                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67513000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67513000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67513000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67513000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99871.301775                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99871.301775                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99871.301775                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99871.301775                       # average overall mshr miss latency
system.cpu.icache.replacements                     42                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662823                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662823                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          676                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           676                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     68865000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68865000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101871.301775                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101871.301775                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67513000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67513000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99871.301775                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99871.301775                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 163996518000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.629170                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663499                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               676                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14295.116864                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.629170                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.499638                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.499638                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          634                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          634                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.619141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          38654672                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         38654672                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 163996518000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 163996518000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 163996518000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51388715                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51388715                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51389223                       # number of overall hits
system.cpu.dcache.overall_hits::total        51389223                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       679818                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         679818                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       687729                       # number of overall misses
system.cpu.dcache.overall_misses::total        687729                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  41023180000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  41023180000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  41023180000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  41023180000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52068533                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52068533                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52076952                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52076952                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013056                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013056                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013206                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013206                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60344.356872                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60344.356872                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59650.211057                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59650.211057                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        91127                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3278                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.799573                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       540991                       # number of writebacks
system.cpu.dcache.writebacks::total            540991                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52292                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52292                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52292                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52292                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       627526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       627526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       635432                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       635432                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  38126851000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  38126851000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  38897058999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38897058999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012052                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012052                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012202                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012202                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60757.404474                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60757.404474                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61213.566517                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61213.566517                       # average overall mshr miss latency
system.cpu.dcache.replacements                 634407                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40764343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40764343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       354089                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        354089                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  17482796000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17482796000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41118432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41118432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008611                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008611                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49374.016137                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49374.016137                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       354079                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       354079                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  16773680000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16773680000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008611                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008611                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47372.704961                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47372.704961                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10624372                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10624372                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       325729                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       325729                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23540384000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23540384000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029747                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029747                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72269.843950                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72269.843950                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52282                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52282                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       273447                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       273447                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  21353171000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21353171000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024972                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024972                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78088.883769                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78088.883769                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    770207999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    770207999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 97420.693018                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 97420.693018                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 163996518000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.972738                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52024730                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            635431                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             81.873138                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.972738                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989231                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989231                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          316                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          573                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208943543                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208943543                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 163996518000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 163996518000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
