---
title: CHIPS Alliance Fall Workshop 2022
date: 2022-12-15
---

Check out the presentations below, and [watch the replay here](https://youtube.com/playlist?list=PLWm-dtUGVJtDkvxTpThB3cAu0dNxwrlHc)

- Caliptra â€“ Bryan Kelly, Microsoft 
- SBOM and HBOM / Zephyr - Kate Stewart, Linux Foundation
- F4PGA tools in the classroom - Mike Wirthlin, Jeff Goeders, BYU ([slides](https://drive.google.com/file/d/1zpINI7TaM99YFFsGjjvicwwG04jwMlvZ/view?usp=sharing))
- Datasets for Machine Learning for Chip Design - Aman Arora, UT-Austin ([slides](https://drive.google.com/file/d/1Df-lPpZ-XhMcqfMe4hkK19ECPdtmZep5/view?usp=sharing))
- Open source SystemVerilog / UVM support and scaling for large designs in Verilator 5.0 and beyond, Michael Gielda, Antmicro ([slides](https://github.com/chipsalliance/presentations/raw/main/2022-fall-update/Antmicro--Open-source-SystemVerilog-UVM-support-and-scaling-for-large-designs-in-Verilator.pdf))
- Lowering barriers to chip design using OpenFASOC, AWG activities and tapeouts, Mehdi Saligane, University of Michigan ([slides](https://drive.google.com/file/d/12t_dZHL7nIFWo6OXcnw7YBujIg1fSrV-/view?usp=sharing))
- Global Foundries Open PDK, Karthik Chandrasekaran, Global Foundries 
- Caravel SOC Learnings, Mohammed Kassem, Efabless, ([slides](https://drive.google.com/file/d/1sZ82ahy_oCg6kbkKOcZkkN1W0iQx4Ulm/view?usp=sharing))
- Intel Compiler for SystemC, Mikhail Moiseev, Intel ([slides](https://drive.google.com/file/d/1pQ90HjaEwrfan0FN9Qk63aw5LVWqnhpI/view?usp=sharing))
- Renode co-simulation for Caravel, Peter Gielda, Antmicro ([slides](https://github.com/chipsalliance/presentations/raw/main/2022-fall-update/Antmicro--Renode-co-simulation-for-Caravel-MPW-Shuttle.pdf))

[Watch the Replay](https://youtube.com/playlist?list=PLWm-dtUGVJtDkvxTpThB3cAu0dNxwrlHc)
