-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             ls5382@newnano.poly.edu                             
-- Generated date:           Thu Sep 16 12:38:51 EDT 2021                        

Solution Settings: ntt_flat.v12
  Current state: schedule
  Project: Catapult_1
  
  Design Input Files Specified
    $PROJECT_HOME/flat_md/src/utils.cpp
      $PROJECT_HOME/flat_md/include/utils.h
        $PROJECT_HOME/flat_md/include/config.h
          $MGC_HOME/shared/include/ac_math.h
            $MGC_HOME/shared/include/ac_math/ac_abs.h
              $MGC_HOME/shared/include/ac_int.h
              $MGC_HOME/shared/include/ac_fixed.h
              $MGC_HOME/shared/include/ac_float.h
              $MGC_HOME/shared/include/ac_complex.h
              $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
                $MGC_HOME/shared/include/ac_math/ac_shift.h
                $MGC_HOME/shared/include/ac_math/ac_normalize.h
            $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
              $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
              $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
            $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_div.h
            $MGC_HOME/shared/include/ac_math/ac_hcordic.h
            $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
            $MGC_HOME/shared/include/ac_math/ac_sqrt.h
            $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
    $PROJECT_HOME/flat_md/src/ntt.cpp
      $PROJECT_HOME/flat_md/include/ntt.h
        $PROJECT_HOME/flat_md/include/config.h
          $MGC_HOME/shared/include/ac_math.h
            $MGC_HOME/shared/include/ac_math/ac_abs.h
              $MGC_HOME/shared/include/ac_int.h
              $MGC_HOME/shared/include/ac_fixed.h
              $MGC_HOME/shared/include/ac_float.h
              $MGC_HOME/shared/include/ac_complex.h
              $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
                $MGC_HOME/shared/include/ac_math/ac_shift.h
                $MGC_HOME/shared/include/ac_math/ac_normalize.h
            $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
              $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
              $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
            $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_div.h
            $MGC_HOME/shared/include/ac_math/ac_hcordic.h
            $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
            $MGC_HOME/shared/include/ac_math/ac_sqrt.h
            $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
        $PROJECT_HOME/flat_md/include/utils.h
    $PROJECT_HOME/flat_md/src/main.cpp
    $PROJECT_HOME/flat_md/include/utils.h
      $PROJECT_HOME/flat_md/include/config.h
        $MGC_HOME/shared/include/ac_math.h
          $MGC_HOME/shared/include/ac_math/ac_abs.h
            $MGC_HOME/shared/include/ac_int.h
            $MGC_HOME/shared/include/ac_fixed.h
            $MGC_HOME/shared/include/ac_float.h
            $MGC_HOME/shared/include/ac_complex.h
            $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
              $MGC_HOME/shared/include/ac_math/ac_shift.h
              $MGC_HOME/shared/include/ac_math/ac_normalize.h
          $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
          $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
          $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
            $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
          $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
          $MGC_HOME/shared/include/ac_math/ac_div.h
          $MGC_HOME/shared/include/ac_math/ac_hcordic.h
          $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
          $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
          $MGC_HOME/shared/include/ac_math/ac_sqrt.h
          $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
    $PROJECT_HOME/flat_md/include/ntt.h
    $PROJECT_HOME/flat_md/include/config.h
      $MGC_HOME/shared/include/ac_math.h
        $MGC_HOME/shared/include/ac_math/ac_abs.h
          $MGC_HOME/shared/include/ac_int.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_shift.h
            $MGC_HOME/shared/include/ac_math/ac_normalize.h
        $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
        $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_div.h
        $MGC_HOME/shared/include/ac_math/ac_hcordic.h
        $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
        $MGC_HOME/shared/include/ac_math/ac_sqrt.h
        $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
    $PROJECT_HOME/flat_md/directives.tcl
  
  Processes/Blocks in Design
    Process        Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------- ----------------------- ------- ---------- ------------ -- --------
    /ntt_flat/core                     152   16483      16488            0  0          
    Design Total:                      152   16483      16488            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising  5.990             20.00    0.000000 /ntt_flat/core           
    
  I/O Data Ranges
    Port                        Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    --------------------------- ---- -------- --------- --------- ------- -------- --------
    clk                         IN   Unsigned         1                                     
    rst                         IN   Unsigned         1                                     
    vec:rsc.qa                  IN   Unsigned        32                                     
    vec:rsc.qb                  IN   Unsigned        32                                     
    p:rsc.dat                   IN   Unsigned        32                                     
    r:rsc.dat                   IN   Unsigned        32                                     
    twiddle:rsc.qa              IN   Unsigned        32                                     
    twiddle:rsc.qb              IN   Unsigned        32                                     
    twiddle_h:rsc.qa            IN   Unsigned        32                                     
    twiddle_h:rsc.qb            IN   Unsigned        32                                     
    result:rsc(0)(0).qa         IN   Unsigned        32                                     
    result:rsc(0)(0).qb         IN   Unsigned        32                                     
    result:rsc(1)(0).qa         IN   Unsigned        32                                     
    result:rsc(1)(0).qb         IN   Unsigned        32                                     
    result:rsc(2)(0).qa         IN   Unsigned        32                                     
    result:rsc(2)(0).qb         IN   Unsigned        32                                     
    result:rsc(3)(0).qa         IN   Unsigned        32                                     
    result:rsc(3)(0).qb         IN   Unsigned        32                                     
    result:rsc(4)(0).qa         IN   Unsigned        32                                     
    result:rsc(4)(0).qb         IN   Unsigned        32                                     
    result:rsc(5)(0).qa         IN   Unsigned        32                                     
    result:rsc(5)(0).qb         IN   Unsigned        32                                     
    result:rsc(6)(0).qa         IN   Unsigned        32                                     
    result:rsc(6)(0).qb         IN   Unsigned        32                                     
    result:rsc(7)(0).qa         IN   Unsigned        32                                     
    result:rsc(7)(0).qb         IN   Unsigned        32                                     
    result:rsc(8)(0).qa         IN   Unsigned        32                                     
    result:rsc(8)(0).qb         IN   Unsigned        32                                     
    result:rsc(9)(0).qa         IN   Unsigned        32                                     
    result:rsc(9)(0).qb         IN   Unsigned        32                                     
    result:rsc(10)(0).qa        IN   Unsigned        32                                     
    result:rsc(10)(0).qb        IN   Unsigned        32                                     
    vec:rsc.adra                OUT  Unsigned        10                                     
    vec:rsc.da                  OUT  Unsigned        32                                     
    vec:rsc.wea                 OUT  Unsigned         1                                     
    vec:rsc.adrb                OUT  Unsigned        10                                     
    vec:rsc.db                  OUT  Unsigned        32                                     
    vec:rsc.web                 OUT  Unsigned         1                                     
    vec:rsc.triosy.lz           OUT  Unsigned         1                                     
    p:rsc.triosy.lz             OUT  Unsigned         1                                     
    r:rsc.triosy.lz             OUT  Unsigned         1                                     
    twiddle:rsc.adra            OUT  Unsigned        10                                     
    twiddle:rsc.da              OUT  Unsigned        32                                     
    twiddle:rsc.wea             OUT  Unsigned         1                                     
    twiddle:rsc.adrb            OUT  Unsigned        10                                     
    twiddle:rsc.db              OUT  Unsigned        32                                     
    twiddle:rsc.web             OUT  Unsigned         1                                     
    twiddle:rsc.triosy.lz       OUT  Unsigned         1                                     
    twiddle_h:rsc.adra          OUT  Unsigned        10                                     
    twiddle_h:rsc.da            OUT  Unsigned        32                                     
    twiddle_h:rsc.wea           OUT  Unsigned         1                                     
    twiddle_h:rsc.adrb          OUT  Unsigned        10                                     
    twiddle_h:rsc.db            OUT  Unsigned        32                                     
    twiddle_h:rsc.web           OUT  Unsigned         1                                     
    twiddle_h:rsc.triosy.lz     OUT  Unsigned         1                                     
    result:rsc(0)(0).adra       OUT  Unsigned        10                                     
    result:rsc(0)(0).da         OUT  Unsigned        32                                     
    result:rsc(0)(0).wea        OUT  Unsigned         1                                     
    result:rsc(0)(0).adrb       OUT  Unsigned        10                                     
    result:rsc(0)(0).db         OUT  Unsigned        32                                     
    result:rsc(0)(0).web        OUT  Unsigned         1                                     
    result:rsc.triosy(0)(0).lz  OUT  Unsigned         1                                     
    result:rsc(1)(0).adra       OUT  Unsigned        10                                     
    result:rsc(1)(0).da         OUT  Unsigned        32                                     
    result:rsc(1)(0).wea        OUT  Unsigned         1                                     
    result:rsc(1)(0).adrb       OUT  Unsigned        10                                     
    result:rsc(1)(0).db         OUT  Unsigned        32                                     
    result:rsc(1)(0).web        OUT  Unsigned         1                                     
    result:rsc.triosy(1)(0).lz  OUT  Unsigned         1                                     
    result:rsc(2)(0).adra       OUT  Unsigned        10                                     
    result:rsc(2)(0).da         OUT  Unsigned        32                                     
    result:rsc(2)(0).wea        OUT  Unsigned         1                                     
    result:rsc(2)(0).adrb       OUT  Unsigned        10                                     
    result:rsc(2)(0).db         OUT  Unsigned        32                                     
    result:rsc(2)(0).web        OUT  Unsigned         1                                     
    result:rsc.triosy(2)(0).lz  OUT  Unsigned         1                                     
    result:rsc(3)(0).adra       OUT  Unsigned        10                                     
    result:rsc(3)(0).da         OUT  Unsigned        32                                     
    result:rsc(3)(0).wea        OUT  Unsigned         1                                     
    result:rsc(3)(0).adrb       OUT  Unsigned        10                                     
    result:rsc(3)(0).db         OUT  Unsigned        32                                     
    result:rsc(3)(0).web        OUT  Unsigned         1                                     
    result:rsc.triosy(3)(0).lz  OUT  Unsigned         1                                     
    result:rsc(4)(0).adra       OUT  Unsigned        10                                     
    result:rsc(4)(0).da         OUT  Unsigned        32                                     
    result:rsc(4)(0).wea        OUT  Unsigned         1                                     
    result:rsc(4)(0).adrb       OUT  Unsigned        10                                     
    result:rsc(4)(0).db         OUT  Unsigned        32                                     
    result:rsc(4)(0).web        OUT  Unsigned         1                                     
    result:rsc.triosy(4)(0).lz  OUT  Unsigned         1                                     
    result:rsc(5)(0).adra       OUT  Unsigned        10                                     
    result:rsc(5)(0).da         OUT  Unsigned        32                                     
    result:rsc(5)(0).wea        OUT  Unsigned         1                                     
    result:rsc(5)(0).adrb       OUT  Unsigned        10                                     
    result:rsc(5)(0).db         OUT  Unsigned        32                                     
    result:rsc(5)(0).web        OUT  Unsigned         1                                     
    result:rsc.triosy(5)(0).lz  OUT  Unsigned         1                                     
    result:rsc(6)(0).adra       OUT  Unsigned        10                                     
    result:rsc(6)(0).da         OUT  Unsigned        32                                     
    result:rsc(6)(0).wea        OUT  Unsigned         1                                     
    result:rsc(6)(0).adrb       OUT  Unsigned        10                                     
    result:rsc(6)(0).db         OUT  Unsigned        32                                     
    result:rsc(6)(0).web        OUT  Unsigned         1                                     
    result:rsc.triosy(6)(0).lz  OUT  Unsigned         1                                     
    result:rsc(7)(0).adra       OUT  Unsigned        10                                     
    result:rsc(7)(0).da         OUT  Unsigned        32                                     
    result:rsc(7)(0).wea        OUT  Unsigned         1                                     
    result:rsc(7)(0).adrb       OUT  Unsigned        10                                     
    result:rsc(7)(0).db         OUT  Unsigned        32                                     
    result:rsc(7)(0).web        OUT  Unsigned         1                                     
    result:rsc.triosy(7)(0).lz  OUT  Unsigned         1                                     
    result:rsc(8)(0).adra       OUT  Unsigned        10                                     
    result:rsc(8)(0).da         OUT  Unsigned        32                                     
    result:rsc(8)(0).wea        OUT  Unsigned         1                                     
    result:rsc(8)(0).adrb       OUT  Unsigned        10                                     
    result:rsc(8)(0).db         OUT  Unsigned        32                                     
    result:rsc(8)(0).web        OUT  Unsigned         1                                     
    result:rsc.triosy(8)(0).lz  OUT  Unsigned         1                                     
    result:rsc(9)(0).adra       OUT  Unsigned        10                                     
    result:rsc(9)(0).da         OUT  Unsigned        32                                     
    result:rsc(9)(0).wea        OUT  Unsigned         1                                     
    result:rsc(9)(0).adrb       OUT  Unsigned        10                                     
    result:rsc(9)(0).db         OUT  Unsigned        32                                     
    result:rsc(9)(0).web        OUT  Unsigned         1                                     
    result:rsc.triosy(9)(0).lz  OUT  Unsigned         1                                     
    result:rsc(10)(0).adra      OUT  Unsigned        10                                     
    result:rsc(10)(0).da        OUT  Unsigned        32                                     
    result:rsc(10)(0).wea       OUT  Unsigned         1                                     
    result:rsc(10)(0).adrb      OUT  Unsigned        10                                     
    result:rsc(10)(0).db        OUT  Unsigned        32                                     
    result:rsc(10)(0).web       OUT  Unsigned         1                                     
    result:rsc.triosy(10)(0).lz OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /ntt_flat/vec:rsc
      Memory Component: BLOCK_DPRAM_RBW              Size:         1024 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable      Indices Phys Memory Address        
      ------------- ------- --------------------------
      /ntt_flat/vec    0:31 000003ff-00000000 (1023-0) 
      
    Resource Name: /ntt_flat/p:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable    Indices Phys Memory Address     
      ----------- ------- -----------------------
      /ntt_flat/p    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /ntt_flat/r:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable    Indices Phys Memory Address     
      ----------- ------- -----------------------
      /ntt_flat/r    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /ntt_flat/twiddle:rsc
      Memory Component: BLOCK_DPRAM_RBW              Size:         1024 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable          Indices Phys Memory Address        
      ----------------- ------- --------------------------
      /ntt_flat/twiddle    0:31 000003ff-00000000 (1023-0) 
      
    Resource Name: /ntt_flat/twiddle_h:rsc
      Memory Component: BLOCK_DPRAM_RBW              Size:         1024 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable            Indices Phys Memory Address        
      ------------------- ------- --------------------------
      /ntt_flat/twiddle_h    0:31 000003ff-00000000 (1023-0) 
      
    Resource Name: /ntt_flat/result:rsc
      Memory Component: BLOCK_DPRAM_RBW              Size:         11264 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable         Indices Phys Memory Address         
      ---------------- ------- ---------------------------
      /ntt_flat/result    0:31 00002bff-00000000 (11263-0) 
      
      Splitting: 
      Block             Original Addresses         
      ----------------- --------------------------
      result:rsc(0)(0)    0, 1, ..., 1023          
      result:rsc(1)(0)    1024, 1025, ..., 2047    
      result:rsc(2)(0)    2048, 2049, ..., 3071    
      result:rsc(3)(0)    3072, 3073, ..., 4095    
      result:rsc(4)(0)    4096, 4097, ..., 5119    
      result:rsc(5)(0)    5120, 5121, ..., 6143    
      result:rsc(6)(0)    6144, 6145, ..., 7167    
      result:rsc(7)(0)    7168, 7169, ..., 8191    
      result:rsc(8)(0)    8192, 8193, ..., 9215    
      result:rsc(9)(0)    9216, 9217, ..., 10239   
      result:rsc(10)(0)   10240, 10241, ..., 11263 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process        Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
    -------------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
    /ntt_flat/core core:rlp           Infinite       0        16488  98.76 us                       
    /ntt_flat/core  main              Infinite       2        16488  98.76 us                       
    /ntt_flat/core   for                  1024       3         1026   6.15 us            1          
    /ntt_flat/core   STAGE_LOOP             10       2        15460  92.61 us                       
    /ntt_flat/core    INNER_LOOP           512      11         1544   9.25 us            3          
    
  Loop Execution Profile
    Process        Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    -------------- ---------------- ------------ -------------------------- ----------------- --------
    /ntt_flat/core core:rlp                   0                        0.00            16488           
    /ntt_flat/core  main                      2                        0.01            16488           
    /ntt_flat/core   for                   1026                        6.22                1           
    /ntt_flat/core   STAGE_LOOP              20                        0.12            15460           
    /ntt_flat/core    INNER_LOOP          15440                       93.64                3           
    
  End of Report
