Source Block: verilog-ethernet/rtl/rgmii_phy_if.v@163:173@HdlIdDef
end

reg [3:0] rgmii_txd_1;
reg [3:0] rgmii_txd_2;
reg rgmii_tx_ctl_1;
reg rgmii_tx_ctl_2;

reg gmii_clk_en;

always @* begin
    if (speed == 2'b00) begin

Diff Content:
- 168 reg rgmii_tx_ctl_2;
+ 168 reg [3:0] rgmii_txd_1 = 0;
+ 168 reg [3:0] rgmii_txd_2 = 0;
+ 168 reg rgmii_tx_ctl_1 = 1'b0;
+ 168 reg rgmii_tx_ctl_2 = 1'b0;

Clone Blocks:
Clone Blocks 1:
verilog-ethernet/rtl/rgmii_phy_if.v@160:170
            rgmii_tx_clk_fall <= 1'b1;
        end
    end
end

reg [3:0] rgmii_txd_1;
reg [3:0] rgmii_txd_2;
reg rgmii_tx_ctl_1;
reg rgmii_tx_ctl_2;

reg gmii_clk_en;

Clone Blocks 2:
verilog-ethernet/rtl/rgmii_phy_if.v@162:172
    end
end

reg [3:0] rgmii_txd_1;
reg [3:0] rgmii_txd_2;
reg rgmii_tx_ctl_1;
reg rgmii_tx_ctl_2;

reg gmii_clk_en;

always @* begin

Clone Blocks 3:
verilog-ethernet/rtl/rgmii_phy_if.v@165:175
reg [3:0] rgmii_txd_1;
reg [3:0] rgmii_txd_2;
reg rgmii_tx_ctl_1;
reg rgmii_tx_ctl_2;

reg gmii_clk_en;

always @* begin
    if (speed == 2'b00) begin
        // 10M
        rgmii_txd_1 = mac_gmii_txd[3:0];

Clone Blocks 4:
verilog-ethernet/rtl/rgmii_phy_if.v@161:171
        end
    end
end

reg [3:0] rgmii_txd_1;
reg [3:0] rgmii_txd_2;
reg rgmii_tx_ctl_1;
reg rgmii_tx_ctl_2;

reg gmii_clk_en;


