// Seed: 4042879916
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  inout id_2;
  inout id_1;
  logic  id_7;
  string id_8 = "";
  type_12 id_9 (
      .id_0(1),
      .id_1(id_1)
  );
  always @(id_3 or negedge 1) begin
    id_1 = id_4[1];
  end
endmodule
