Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'Piano'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off
-c 100 -o Piano_map.ncd Piano.ngd Piano.pcf 
Target Device  : xc3s100e
Target Package : cp132
Target Speed   : -5
Mapper Version : spartan3e -- $Revision: 1.55 $
Mapped Date    : Wed Nov 12 10:43:13 2014

Mapping design into LUTs...
Running directed packing...
WARNING:Pack:249 - The following adjacent carry multiplexers occupy different
   slice components.  The resulting carry chain will have suboptimal timing.
   	sound_i/Mcompar_count_cmp_le0000_cy<12>
   	sound_i/Maddsub_remainder_accum_mux0000_cy<0>
Running delay-based LUT packing...
Running related packing...
Updating timing models...
WARNING:PhysDesignRules:372 - Gated clock. Clock net clk512 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <sw<0>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sw<1>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sw<2>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sw<3>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sw<4>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sw<5>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sw<6>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sw<7>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <btn<1>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <btn<2>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <btn<3>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp salida_pwm
   is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp HSYNC is
   set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp VSYNC is
   set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   OutGreen<0> is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   OutGreen<1> is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   OutGreen<2> is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp OutBlue<1>
   is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp OutBlue<2>
   is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp OutRed<0>
   is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp OutRed<1>
   is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp OutRed<2>
   is set but the tri state is not configured. 
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<sound_i/siner/sin_instance/U0/xst_blk_mem_generator/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<sound_i/siner/sin_instance/U0/xst_blk_mem_generator/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<sound_i/siner/sin_instance/U0/xst_blk_mem_generator/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<sound_i/siner/sin_instance/U0/xst_blk_mem_generator/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<sound_i/siner/sin_instance/U0/xst_blk_mem_generator/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<sound_i/siner/sin_instance/U0/xst_blk_mem_generator/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<sound_i/siner/sin_instance/U0/xst_blk_mem_generator/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<sound_i/siner/sin_instance/U0/xst_blk_mem_generator/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<sound_i/siner/sin_instance/U0/xst_blk_mem_generator/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<sound_i/siner/sin_instance/U0/xst_blk_mem_generator/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<sound_i/siner/sin_instance/U0/xst_blk_mem_generator/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<sound_i/siner/sin_instance/U0/xst_blk_mem_generator/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<sound_i/siner/sin_instance/U0/xst_blk_mem_generator/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<sound_i/siner/sin_instance/U0/xst_blk_mem_generator/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<sound_i/siner/sin_instance/U0/xst_blk_mem_generator/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<sound_i/siner/sin_instance/U0/xst_blk_mem_generator/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<sound_i/siner/sin_instance/U0/xst_blk_mem_generator/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<sound_i/siner/sin_instance/U0/xst_blk_mem_generator/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<sound_i/siner/sin_instance/U0/xst_blk_mem_generator/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<sound_i/siner/sin_instance/U0/xst_blk_mem_generator/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<sound_i/siner/sin_instance/U0/xst_blk_mem_generator/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<sound_i/siner/sin_instance/U0/xst_blk_mem_generator/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<sound_i/siner/sin_instance/U0/xst_blk_mem_generator/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<sound_i/siner/sin_instance/U0/xst_blk_mem_generator/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<sound_i/siner/sin_instance/U0/xst_blk_mem_generator/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<sound_i/siner/sin_instance/U0/xst_blk_mem_generator/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<sound_i/siner/sin_instance/U0/xst_blk_mem_generator/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<sound_i/siner/sin_instance/U0/xst_blk_mem_generator/gnativebmg.native_
   blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB
   16B>.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   52
Logic Utilization:
  Number of Slice Flip Flops:           242 out of   1,920   12%
  Number of 4 input LUTs:             1,219 out of   1,920   63%
Logic Distribution:
  Number of occupied Slices:            862 out of     960   89%
    Number of Slices containing only related logic:     862 out of     862 100%
    Number of Slices containing unrelated logic:          0 out of     862   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       1,608 out of   1,920   83%
    Number used as logic:             1,219
    Number used as a route-thru:        389

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 35 out of      83   42%
  Number of RAMB16s:                      2 out of       4   50%
  Number of BUFGMUXs:                     3 out of      24   12%

Average Fanout of Non-Clock Nets:                3.05

Peak Memory Usage:  314 MB
Total REAL time to MAP completion:  7 secs 
Total CPU time to MAP completion:   3 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "Piano_map.mrp" for details.
