m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dA:/Programs/Quartus
Ebinarytobcd
Z0 w1587030589
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay
Z5 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/BinaryToBCD.vhd
Z6 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/BinaryToBCD.vhd
l0
L5
Vl>h6bj=Q:P:k]if27QgT[1
!s100 YK;8j5:Ld0NZ^a1o7ab922
Z7 OV;C;10.5b;63
32
Z8 !s110 1587031087
!i10b 1
Z9 !s108 1587031087.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/BinaryToBCD.vhd|
Z11 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/BinaryToBCD.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Asim
R1
R2
R3
Z14 DEx4 work 11 binarytobcd 0 22 l>h6bj=Q:P:k]if27QgT[1
l33
L12
V??GCa]WmOf1;KO[<i4>H90
!s100 OiVNj6FVY2oT0JfFj8D=;1
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eclockdividermodule
Z15 w1586648680
Z16 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R1
Z17 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
R2
R3
R4
Z18 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/ClockDividerModule.vhd
Z19 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/ClockDividerModule.vhd
l0
L7
V?318Md7F0>Tj=YVej8PzL2
!s100 a^A8MlnSJ[YA?Nf>GGDFb1
R7
32
R8
!i10b 1
R9
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/ClockDividerModule.vhd|
Z21 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/ClockDividerModule.vhd|
!i113 1
R12
R13
Asim
R16
R1
R17
R2
R3
Z22 DEx4 work 18 clockdividermodule 0 22 ?318Md7F0>Tj=YVej8PzL2
l23
L16
VTghK7Hf;DKg?`VOcEADig2
!s100 <;zV`FBb@08<7Eg@Ci^>e3
R7
32
R8
!i10b 1
R9
R20
R21
!i113 1
R12
R13
Edisplay
Z23 w1586788796
R1
R2
R3
R4
Z24 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Display.vhd
Z25 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Display.vhd
l0
L5
V^cWcTIBCUeW6H6M<gb47a0
!s100 F[BS2[T1^WAXniIh;A`0l2
R7
32
R8
!i10b 1
R9
Z26 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Display.vhd|
Z27 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Display.vhd|
!i113 1
R12
R13
Asim
R1
R2
R3
Z28 DEx4 work 7 display 0 22 ^cWcTIBCUeW6H6M<gb47a0
l23
L15
VH=>obUQ>100BVUbj^[mTF1
!s100 [^kegh`jP[PaBLE0?`>8G2
R7
32
R8
!i10b 1
R9
R26
R27
!i113 1
R12
R13
Enumpad
Z29 w1587030143
R1
R2
R3
R4
Z30 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Numpad.vhd
Z31 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Numpad.vhd
l0
L5
V62R@h1RTAID?CAdjAQYF12
!s100 OgTWGjzG1EV[OEoRJT^g33
R7
32
R8
!i10b 1
R9
Z32 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Numpad.vhd|
Z33 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Numpad.vhd|
!i113 1
R12
R13
Asim
R1
R2
R3
Z34 DEx4 work 6 numpad 0 22 62R@h1RTAID?CAdjAQYF12
l40
L18
VgX=RBcNnLBmfNczEPo`H@1
!s100 JVfY>hY1F]Q5gYSgeBgQh3
R7
32
R8
!i10b 1
R9
R32
R33
!i113 1
R12
R13
Etestbench
Z35 w1587031084
R1
R2
R3
R4
Z36 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd
Z37 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd
l0
L5
VHKE8B9bBlz<mgSDbBU5gh1
!s100 3YHC>;3z0@kjD9QD`JO[i3
R7
32
R8
!i10b 1
R9
Z38 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd|
Z39 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd|
!i113 1
R12
R13
Asim
R34
R28
R14
R16
R17
R22
R1
R2
R3
Z40 DEx4 work 9 testbench 0 22 HKE8B9bBlz<mgSDbBU5gh1
l24
L8
V6HibUcJ7Xd>Cj[H>S56Gm0
!s100 ;gXll4GEV:THQMaE6fh[51
R7
32
R8
!i10b 1
R9
R38
R39
!i113 1
R12
R13
