{
  "module_name": "phy-rcar-gen2.c",
  "hash_id": "fae82cd1470cca93d9ab48ccba8de8b6ef4182b7b33f11d5c89b3e4be8497521",
  "original_prompt": "Ingested from linux-6.6.14/drivers/phy/renesas/phy-rcar-gen2.c",
  "human_readable_source": "\n \n\n#include <linux/clk.h>\n#include <linux/delay.h>\n#include <linux/io.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/phy/phy.h>\n#include <linux/platform_device.h>\n#include <linux/spinlock.h>\n#include <linux/atomic.h>\n\n#define USBHS_LPSTS\t\t\t0x02\n#define USBHS_UGCTRL\t\t\t0x80\n#define USBHS_UGCTRL2\t\t\t0x84\n#define USBHS_UGSTS\t\t\t0x88\t \n\n \n#define USBHS_LPSTS_SUSPM\t\t0x4000\n\n \n#define USBHS_UGCTRL_CONNECT\t\t0x00000004\n#define USBHS_UGCTRL_PLLRESET\t\t0x00000001\n\n \n#define USBHS_UGCTRL2_USB2SEL\t\t0x80000000\n#define USBHS_UGCTRL2_USB2SEL_PCI\t0x00000000\n#define USBHS_UGCTRL2_USB2SEL_USB30\t0x80000000\n#define USBHS_UGCTRL2_USB0SEL\t\t0x00000030\n#define USBHS_UGCTRL2_USB0SEL_PCI\t0x00000010\n#define USBHS_UGCTRL2_USB0SEL_HS_USB\t0x00000030\n#define USBHS_UGCTRL2_USB0SEL_USB20\t0x00000010\n#define USBHS_UGCTRL2_USB0SEL_HS_USB20\t0x00000020\n\n \n#define USBHS_UGSTS_LOCK\t\t0x00000100  \n\n#define PHYS_PER_CHANNEL\t2\n\nstruct rcar_gen2_phy {\n\tstruct phy *phy;\n\tstruct rcar_gen2_channel *channel;\n\tint number;\n\tu32 select_value;\n};\n\nstruct rcar_gen2_channel {\n\tstruct device_node *of_node;\n\tstruct rcar_gen2_phy_driver *drv;\n\tstruct rcar_gen2_phy phys[PHYS_PER_CHANNEL];\n\tint selected_phy;\n\tu32 select_mask;\n};\n\nstruct rcar_gen2_phy_driver {\n\tvoid __iomem *base;\n\tstruct clk *clk;\n\tspinlock_t lock;\n\tint num_channels;\n\tstruct rcar_gen2_channel *channels;\n};\n\nstruct rcar_gen2_phy_data {\n\tconst struct phy_ops *gen2_phy_ops;\n\tconst u32 (*select_value)[PHYS_PER_CHANNEL];\n\tconst u32 num_channels;\n};\n\nstatic int rcar_gen2_phy_init(struct phy *p)\n{\n\tstruct rcar_gen2_phy *phy = phy_get_drvdata(p);\n\tstruct rcar_gen2_channel *channel = phy->channel;\n\tstruct rcar_gen2_phy_driver *drv = channel->drv;\n\tunsigned long flags;\n\tu32 ugctrl2;\n\n\t \n\tif (cmpxchg(&channel->selected_phy, -1, phy->number) != -1)\n\t\treturn -EBUSY;\n\n\tclk_prepare_enable(drv->clk);\n\n\tspin_lock_irqsave(&drv->lock, flags);\n\tugctrl2 = readl(drv->base + USBHS_UGCTRL2);\n\tugctrl2 &= ~channel->select_mask;\n\tugctrl2 |= phy->select_value;\n\twritel(ugctrl2, drv->base + USBHS_UGCTRL2);\n\tspin_unlock_irqrestore(&drv->lock, flags);\n\treturn 0;\n}\n\nstatic int rcar_gen2_phy_exit(struct phy *p)\n{\n\tstruct rcar_gen2_phy *phy = phy_get_drvdata(p);\n\tstruct rcar_gen2_channel *channel = phy->channel;\n\n\tclk_disable_unprepare(channel->drv->clk);\n\n\tchannel->selected_phy = -1;\n\n\treturn 0;\n}\n\nstatic int rcar_gen2_phy_power_on(struct phy *p)\n{\n\tstruct rcar_gen2_phy *phy = phy_get_drvdata(p);\n\tstruct rcar_gen2_phy_driver *drv = phy->channel->drv;\n\tvoid __iomem *base = drv->base;\n\tunsigned long flags;\n\tu32 value;\n\tint err = 0, i;\n\n\t \n\tif (phy->select_value != USBHS_UGCTRL2_USB0SEL_HS_USB)\n\t\treturn 0;\n\n\tspin_lock_irqsave(&drv->lock, flags);\n\n\t \n\tvalue = readl(base + USBHS_UGCTRL);\n\tvalue &= ~USBHS_UGCTRL_PLLRESET;\n\twritel(value, base + USBHS_UGCTRL);\n\n\tvalue = readw(base + USBHS_LPSTS);\n\tvalue |= USBHS_LPSTS_SUSPM;\n\twritew(value, base + USBHS_LPSTS);\n\n\tfor (i = 0; i < 20; i++) {\n\t\tvalue = readl(base + USBHS_UGSTS);\n\t\tif ((value & USBHS_UGSTS_LOCK) == USBHS_UGSTS_LOCK) {\n\t\t\tvalue = readl(base + USBHS_UGCTRL);\n\t\t\tvalue |= USBHS_UGCTRL_CONNECT;\n\t\t\twritel(value, base + USBHS_UGCTRL);\n\t\t\tgoto out;\n\t\t}\n\t\tudelay(1);\n\t}\n\n\t \n\terr = -ETIMEDOUT;\n\nout:\n\tspin_unlock_irqrestore(&drv->lock, flags);\n\n\treturn err;\n}\n\nstatic int rcar_gen2_phy_power_off(struct phy *p)\n{\n\tstruct rcar_gen2_phy *phy = phy_get_drvdata(p);\n\tstruct rcar_gen2_phy_driver *drv = phy->channel->drv;\n\tvoid __iomem *base = drv->base;\n\tunsigned long flags;\n\tu32 value;\n\n\t \n\tif (phy->select_value != USBHS_UGCTRL2_USB0SEL_HS_USB)\n\t\treturn 0;\n\n\tspin_lock_irqsave(&drv->lock, flags);\n\n\t \n\tvalue = readl(base + USBHS_UGCTRL);\n\tvalue &= ~USBHS_UGCTRL_CONNECT;\n\twritel(value, base + USBHS_UGCTRL);\n\n\tvalue = readw(base + USBHS_LPSTS);\n\tvalue &= ~USBHS_LPSTS_SUSPM;\n\twritew(value, base + USBHS_LPSTS);\n\n\tvalue = readl(base + USBHS_UGCTRL);\n\tvalue |= USBHS_UGCTRL_PLLRESET;\n\twritel(value, base + USBHS_UGCTRL);\n\n\tspin_unlock_irqrestore(&drv->lock, flags);\n\n\treturn 0;\n}\n\nstatic int rz_g1c_phy_power_on(struct phy *p)\n{\n\tstruct rcar_gen2_phy *phy = phy_get_drvdata(p);\n\tstruct rcar_gen2_phy_driver *drv = phy->channel->drv;\n\tvoid __iomem *base = drv->base;\n\tunsigned long flags;\n\tu32 value;\n\n\tspin_lock_irqsave(&drv->lock, flags);\n\n\t \n\tvalue = readl(base + USBHS_UGCTRL);\n\tvalue &= ~USBHS_UGCTRL_PLLRESET;\n\twritel(value, base + USBHS_UGCTRL);\n\n\t \n\tudelay(340);\n\n\tif (phy->select_value == USBHS_UGCTRL2_USB0SEL_HS_USB20) {\n\t\tvalue = readw(base + USBHS_LPSTS);\n\t\tvalue |= USBHS_LPSTS_SUSPM;\n\t\twritew(value, base + USBHS_LPSTS);\n\t}\n\n\tspin_unlock_irqrestore(&drv->lock, flags);\n\n\treturn 0;\n}\n\nstatic int rz_g1c_phy_power_off(struct phy *p)\n{\n\tstruct rcar_gen2_phy *phy = phy_get_drvdata(p);\n\tstruct rcar_gen2_phy_driver *drv = phy->channel->drv;\n\tvoid __iomem *base = drv->base;\n\tunsigned long flags;\n\tu32 value;\n\n\tspin_lock_irqsave(&drv->lock, flags);\n\t \n\tif (phy->select_value == USBHS_UGCTRL2_USB0SEL_HS_USB20) {\n\t\tvalue = readw(base + USBHS_LPSTS);\n\t\tvalue &= ~USBHS_LPSTS_SUSPM;\n\t\twritew(value, base + USBHS_LPSTS);\n\t}\n\n\tvalue = readl(base + USBHS_UGCTRL);\n\tvalue |= USBHS_UGCTRL_PLLRESET;\n\twritel(value, base + USBHS_UGCTRL);\n\n\tspin_unlock_irqrestore(&drv->lock, flags);\n\n\treturn 0;\n}\n\nstatic const struct phy_ops rcar_gen2_phy_ops = {\n\t.init\t\t= rcar_gen2_phy_init,\n\t.exit\t\t= rcar_gen2_phy_exit,\n\t.power_on\t= rcar_gen2_phy_power_on,\n\t.power_off\t= rcar_gen2_phy_power_off,\n\t.owner\t\t= THIS_MODULE,\n};\n\nstatic const struct phy_ops rz_g1c_phy_ops = {\n\t.init\t\t= rcar_gen2_phy_init,\n\t.exit\t\t= rcar_gen2_phy_exit,\n\t.power_on\t= rz_g1c_phy_power_on,\n\t.power_off\t= rz_g1c_phy_power_off,\n\t.owner\t\t= THIS_MODULE,\n};\n\nstatic const u32 pci_select_value[][PHYS_PER_CHANNEL] = {\n\t[0]\t= { USBHS_UGCTRL2_USB0SEL_PCI, USBHS_UGCTRL2_USB0SEL_HS_USB },\n\t[2]\t= { USBHS_UGCTRL2_USB2SEL_PCI, USBHS_UGCTRL2_USB2SEL_USB30 },\n};\n\nstatic const u32 usb20_select_value[][PHYS_PER_CHANNEL] = {\n\t{ USBHS_UGCTRL2_USB0SEL_USB20, USBHS_UGCTRL2_USB0SEL_HS_USB20 },\n};\n\nstatic const struct rcar_gen2_phy_data rcar_gen2_usb_phy_data = {\n\t.gen2_phy_ops = &rcar_gen2_phy_ops,\n\t.select_value = pci_select_value,\n\t.num_channels = ARRAY_SIZE(pci_select_value),\n};\n\nstatic const struct rcar_gen2_phy_data rz_g1c_usb_phy_data = {\n\t.gen2_phy_ops = &rz_g1c_phy_ops,\n\t.select_value = usb20_select_value,\n\t.num_channels = ARRAY_SIZE(usb20_select_value),\n};\n\nstatic const struct of_device_id rcar_gen2_phy_match_table[] = {\n\t{\n\t\t.compatible = \"renesas,usb-phy-r8a77470\",\n\t\t.data = &rz_g1c_usb_phy_data,\n\t},\n\t{\n\t\t.compatible = \"renesas,usb-phy-r8a7790\",\n\t\t.data = &rcar_gen2_usb_phy_data,\n\t},\n\t{\n\t\t.compatible = \"renesas,usb-phy-r8a7791\",\n\t\t.data = &rcar_gen2_usb_phy_data,\n\t},\n\t{\n\t\t.compatible = \"renesas,usb-phy-r8a7794\",\n\t\t.data = &rcar_gen2_usb_phy_data,\n\t},\n\t{\n\t\t.compatible = \"renesas,rcar-gen2-usb-phy\",\n\t\t.data = &rcar_gen2_usb_phy_data,\n\t},\n\t{   },\n};\nMODULE_DEVICE_TABLE(of, rcar_gen2_phy_match_table);\n\nstatic struct phy *rcar_gen2_phy_xlate(struct device *dev,\n\t\t\t\t       struct of_phandle_args *args)\n{\n\tstruct rcar_gen2_phy_driver *drv;\n\tstruct device_node *np = args->np;\n\tint i;\n\n\tdrv = dev_get_drvdata(dev);\n\tif (!drv)\n\t\treturn ERR_PTR(-EINVAL);\n\n\tfor (i = 0; i < drv->num_channels; i++) {\n\t\tif (np == drv->channels[i].of_node)\n\t\t\tbreak;\n\t}\n\n\tif (i >= drv->num_channels || args->args[0] >= 2)\n\t\treturn ERR_PTR(-ENODEV);\n\n\treturn drv->channels[i].phys[args->args[0]].phy;\n}\n\nstatic const u32 select_mask[] = {\n\t[0]\t= USBHS_UGCTRL2_USB0SEL,\n\t[2]\t= USBHS_UGCTRL2_USB2SEL,\n};\n\nstatic int rcar_gen2_phy_probe(struct platform_device *pdev)\n{\n\tstruct device *dev = &pdev->dev;\n\tstruct rcar_gen2_phy_driver *drv;\n\tstruct phy_provider *provider;\n\tstruct device_node *np;\n\tvoid __iomem *base;\n\tstruct clk *clk;\n\tconst struct rcar_gen2_phy_data *data;\n\tint i = 0;\n\n\tif (!dev->of_node) {\n\t\tdev_err(dev,\n\t\t\t\"This driver is required to be instantiated from device tree\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\tclk = devm_clk_get(dev, \"usbhs\");\n\tif (IS_ERR(clk)) {\n\t\tdev_err(dev, \"Can't get USBHS clock\\n\");\n\t\treturn PTR_ERR(clk);\n\t}\n\n\tbase = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(base))\n\t\treturn PTR_ERR(base);\n\n\tdrv = devm_kzalloc(dev, sizeof(*drv), GFP_KERNEL);\n\tif (!drv)\n\t\treturn -ENOMEM;\n\n\tspin_lock_init(&drv->lock);\n\n\tdrv->clk = clk;\n\tdrv->base = base;\n\n\tdata = of_device_get_match_data(dev);\n\tif (!data)\n\t\treturn -EINVAL;\n\n\tdrv->num_channels = of_get_child_count(dev->of_node);\n\tdrv->channels = devm_kcalloc(dev, drv->num_channels,\n\t\t\t\t     sizeof(struct rcar_gen2_channel),\n\t\t\t\t     GFP_KERNEL);\n\tif (!drv->channels)\n\t\treturn -ENOMEM;\n\n\tfor_each_child_of_node(dev->of_node, np) {\n\t\tstruct rcar_gen2_channel *channel = drv->channels + i;\n\t\tu32 channel_num;\n\t\tint error, n;\n\n\t\tchannel->of_node = np;\n\t\tchannel->drv = drv;\n\t\tchannel->selected_phy = -1;\n\n\t\terror = of_property_read_u32(np, \"reg\", &channel_num);\n\t\tif (error || channel_num >= data->num_channels) {\n\t\t\tdev_err(dev, \"Invalid \\\"reg\\\" property\\n\");\n\t\t\tof_node_put(np);\n\t\t\treturn error;\n\t\t}\n\t\tchannel->select_mask = select_mask[channel_num];\n\n\t\tfor (n = 0; n < PHYS_PER_CHANNEL; n++) {\n\t\t\tstruct rcar_gen2_phy *phy = &channel->phys[n];\n\n\t\t\tphy->channel = channel;\n\t\t\tphy->number = n;\n\t\t\tphy->select_value = data->select_value[channel_num][n];\n\n\t\t\tphy->phy = devm_phy_create(dev, NULL,\n\t\t\t\t\t\t   data->gen2_phy_ops);\n\t\t\tif (IS_ERR(phy->phy)) {\n\t\t\t\tdev_err(dev, \"Failed to create PHY\\n\");\n\t\t\t\tof_node_put(np);\n\t\t\t\treturn PTR_ERR(phy->phy);\n\t\t\t}\n\t\t\tphy_set_drvdata(phy->phy, phy);\n\t\t}\n\n\t\ti++;\n\t}\n\n\tprovider = devm_of_phy_provider_register(dev, rcar_gen2_phy_xlate);\n\tif (IS_ERR(provider)) {\n\t\tdev_err(dev, \"Failed to register PHY provider\\n\");\n\t\treturn PTR_ERR(provider);\n\t}\n\n\tdev_set_drvdata(dev, drv);\n\n\treturn 0;\n}\n\nstatic struct platform_driver rcar_gen2_phy_driver = {\n\t.driver = {\n\t\t.name\t\t= \"phy_rcar_gen2\",\n\t\t.of_match_table\t= rcar_gen2_phy_match_table,\n\t},\n\t.probe\t= rcar_gen2_phy_probe,\n};\n\nmodule_platform_driver(rcar_gen2_phy_driver);\n\nMODULE_LICENSE(\"GPL v2\");\nMODULE_DESCRIPTION(\"Renesas R-Car Gen2 PHY\");\nMODULE_AUTHOR(\"Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}