// Seed: 3697541191
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_17 = id_14 >> id_8;
  wire id_18;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    output wire id_2,
    output uwire id_3,
    input supply0 id_4,
    input wire id_5,
    input wand id_6,
    input supply1 id_7
);
  assign id_2 = id_0 ? id_7 : 1'b0 - id_6;
  wire id_9;
  assign id_1 = id_4;
  wire id_10;
  module_0(
      id_10,
      id_10,
      id_10,
      id_9,
      id_9,
      id_9,
      id_10,
      id_10,
      id_10,
      id_9,
      id_10,
      id_9,
      id_10,
      id_9,
      id_9,
      id_10,
      id_10
  );
  assign id_3 = id_4;
endmodule
