part=xcku5p-ffva676-3-e

[hls]
flow_target=vitis
package.output.format=xo
package.output.syn=1
syn.top=SABR
syn.file=C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c
tb.file=C:/Users/steve/thesis-monte-carlo/SABR/test_func.c
tb.file=C:/Users/steve/thesis-monte-carlo/SABR/in.dat
tb.file=C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat
clock=8ns
clock_uncertainty=12%
package.output.file=/Users/steve/thesis-monte-carlo/SABR/FPGA/output.xo
csim.code_analyzer=1