// Seed: 4251025565
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_16 = 1;
endmodule
module module_0 (
    input wand id_0,
    output uwire id_1,
    input tri1 id_2,
    output tri0 id_3,
    output wor id_4,
    input supply1 id_5,
    input wire id_6,
    output wor id_7,
    input supply0 id_8,
    input tri0 id_9,
    input wire id_10,
    input wire id_11,
    input wire id_12,
    input wire id_13,
    output tri0 id_14,
    input wor id_15,
    output tri0 id_16,
    input supply1 module_1,
    input supply0 id_18,
    input supply0 id_19,
    input supply1 id_20
);
  wire id_22;
  module_0(
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22
  ); specify
    (id_23 => id_24) = 1;
    (id_25 => id_26) = 0;
    (id_27 => id_28) = 1;
  endspecify
endmodule
