{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685370620405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685370620411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 17:30:20 2023 " "Processing started: Mon May 29 17:30:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685370620411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685370620411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_8_4 -c lab_8_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_8_4 -c lab_8_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685370620411 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685370620673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_8_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab_8_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab_8_4 " "Found entity 1: lab_8_4" {  } { { "lab_8_4.bdf" "" { Schematic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_4/lab_8_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685370627698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685370627698 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_8_4 " "Elaborating entity \"lab_8_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685370627720 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "lab_8_4.bdf" "" { Schematic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_4/lab_8_4.bdf" { { 96 416 457 112 "RESET" "" } { 8 840 881 24 "RESET" "" } { 120 840 881 136 "RESET" "" } { 232 840 881 248 "RESET" "" } { 344 840 881 360 "RESET" "" } { 8 840 840 24 "" "" } { -40 840 840 8 "" "" } { 120 840 840 136 "" "" } { 232 840 840 248 "" "" } { 344 840 840 360 "" "" } { 360 840 840 376 "" "" } { 248 840 840 264 "" "" } { 136 840 840 152 "" "" } { 24 840 840 40 "" "" } { -8 936 976 8 "p1" "" } { 104 936 976 120 "p2" "" } { 216 936 976 232 "p3" "" } { 328 936 976 344 "p4" "" } { 24 840 874 40 "Kp1" "" } { 104 840 874 120 "Jp2" "" } { 136 840 874 152 "Kp2" "" } { 216 840 874 232 "Jp3" "" } { 248 840 874 264 "Kp3" "" } { 328 840 874 344 "Jp4" "" } { 360 840 874 376 "Kp4" "" } { 440 976 984 440 "" "" } { 80 976 976 120 "" "" } { 80 840 840 120 "" "" } { 40 840 840 80 "" "" } { 120 976 976 192 "" "" } { 192 976 976 232 "" "" } { 192 840 840 232 "" "" } { 152 840 840 192 "" "" } { 232 976 976 304 "" "" } { 304 976 976 344 "" "" } { 304 840 840 344 "" "" } { 264 840 840 304 "" "" } { 416 840 840 432 "" "" } { 376 840 840 416 "" "" } { 344 976 976 416 "" "" } { 416 976 976 440 "" "" } { 64 840 880 80 "p1" "" } { 176 840 880 192 "p2" "" } { 288 840 880 304 "p3" "" } { 400 840 880 416 "p4" "" } { 64 928 976 80 "p1_i" "" } { 176 928 976 192 "p2_i" "" } { 288 928 976 304 "p3_i" "" } { 400 928 976 416 "p4_i" "" } { -32 440 448 -32 "" "" } { -55 424 440 -31 "Vcc" "" } { -8 840 874 8 "Vcc" "" } { -40 448 832 -40 "" "" } { -40 832 840 -40 "" "" } { -40 840 976 -40 "" "" } { -40 832 832 16 "" "" } { -40 976 976 8 "" "" } { -40 448 448 -32 "" "" } { -32 448 448 -16 "" "" } { -16 448 448 0 "" "" } { 0 448 448 32 "" "" } { 32 448 448 48 "" "" } { 0 712 832 16 "Jp2" "" } { -32 448 552 -16 "p1" "" } { -16 448 552 0 "p3_i" "" } { 16 448 552 32 "p1" "" } { 32 448 552 48 "p4" "" } { 16 832 832 88 "" "" } { 72 616 832 88 "Jp3" "" } { 48 448 448 80 "" "" } { 80 448 448 96 "" "" } { 96 448 448 112 "" "" } { 64 448 552 80 "p2_i" "" } { 80 448 552 96 "p4_i" "" } { 88 832 832 136 "" "" } { 120 616 832 136 "Jp4" "" } { 112 448 448 128 "" "" } { 128 448 448 136 "" "" } { 136 448 448 144 "" "" } { 112 448 552 128 "p1_i" "" } { 120 448 552 136 "p2_i" "" } { 128 448 552 144 "p3_i" "" } { 136 832 832 208 "" "" } { 144 448 448 176 "" "" } { 176 448 448 192 "" "" } { 192 448 448 224 "" "" } { 224 448 448 240 "" "" } { 192 712 832 208 "Kp1" "" } { 160 448 552 176 "p2_i" "" } { 176 448 552 192 "p4_i" "" } { 208 448 552 224 "p2_i" "" } { 224 448 552 240 "p3" "" } { 288 712 832 304 "Kp2" "" } { 296 448 648 312 "p3" "" } { 240 448 448 272 "" "" } { 272 448 448 288 "" "" } { 256 448 552 272 "p1" "" } { 272 448 552 288 "p4_i" "" } { 208 832 832 304 "" "" } { 288 448 448 312 "" "" } { 304 832 832 368 "" "" } { 312 448 448 336 "" "" } { 336 448 448 352 "" "" } { 352 448 448 384 "" "" } { 384 448 448 400 "" "" } { 352 712 832 368 "Kp3" "" } { 320 448 552 336 "p1" "" } { 336 448 552 352 "p4_i" "" } { 368 448 552 384 "p2" "" } { 384 448 552 400 "p4" "" } { 400 448 448 432 "" "" } { 432 448 448 440 "" "" } { 440 448 448 448 "" "" } { 448 448 448 560 "" "" } { 416 448 552 432 "p1" "" } { 424 448 552 440 "p2" "" } { 432 448 552 448 "p4" "" } { 368 832 832 440 "" "" } { 440 832 832 544 "" "" } { 424 616 832 440 "Kp4" "" } { 24 976 992 24 "" "" } { 8 976 976 24 "" "" } { 72 976 992 72 "" "" } { 72 976 976 80 "" "" } { 56 976 992 56 "" "" } { 56 976 976 72 "" "" } { 40 976 992 40 "" "" } { 24 976 976 40 "" "" } { 40 976 976 56 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1685370627721 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rs_trig.bdf 1 1 " "Using design file rs_trig.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RS_trig " "Found entity 1: RS_trig" {  } { { "rs_trig.bdf" "" { Schematic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_4/rs_trig.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685370627730 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685370627730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS_trig RS_trig:inst " "Elaborating entity \"RS_trig\" for hierarchy \"RS_trig:inst\"" {  } { { "lab_8_4.bdf" "inst" { Schematic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_4/lab_8_4.bdf" { { 80 304 416 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685370627732 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685370628072 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685370628385 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685370628385 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685370628402 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685370628402 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685370628402 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685370628402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5011 " "Peak virtual memory: 5011 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685370628430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 17:30:28 2023 " "Processing ended: Mon May 29 17:30:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685370628430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685370628430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685370628430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685370628430 ""}
