<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Resource Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v2022.1 (Version 2022.1.0.10)</text>
<text>Date: Fri Sep 20 09:45:57 2024
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>IGLOO2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2GL010</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>400 VF</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>0:25:85</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>3.3V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 3.3V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>Yes</cell>
</row>
<row>
 <cell>Restrict SPI Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>top</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/synthesis/top.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Enable Single Event Transient mitigation</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>2817</cell>
 <cell>12084</cell>
 <cell>23.31</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>1633</cell>
 <cell>12084</cell>
 <cell>13.51</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>585</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>10</cell>
 <cell>195</cell>
 <cell>5.13</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>10</cell>
 <cell>195</cell>
 <cell>5.13</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>97</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>2</cell>
 <cell>22</cell>
 <cell>9.09</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>4</cell>
 <cell>21</cell>
 <cell>19.05</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>0</cell>
 <cell>22</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>5</cell>
 <cell>8</cell>
 <cell>62.50</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>1</cell>
 <cell>2</cell>
 <cell>50.00</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>HPMS</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>2601</cell>
 <cell>1417</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>72</cell>
 <cell>72</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>144</cell>
 <cell>144</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>2817</cell>
 <cell>1633</cell>
</row>
</table>
<section><name>HPMS Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>eNVM (256KB)*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eSRAM*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>SPI</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MDDR</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HPDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
</table>
<text>* These resources are always marked as used when you are using the HPMS</text>
<text></text>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>31</cell>
</row>
<row>
 <cell>10</cell>
 <cell>2</cell>
</row>
<row>
 <cell>11</cell>
 <cell>2</cell>
</row>
<row>
 <cell>13</cell>
 <cell>1</cell>
</row>
<row>
 <cell>17</cell>
 <cell>2</cell>
</row>
<row>
 <cell>30</cell>
 <cell>1</cell>
</row>
<row>
 <cell>31</cell>
 <cell>1</cell>
</row>
<row>
 <cell>32</cell>
 <cell>2</cell>
</row>
<row>
 <cell>33</cell>
 <cell>4</cell>
</row>
<row>
 <cell>34</cell>
 <cell>4</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>50</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>1</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>9</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS33</cell>
 <cell> 3.30v</cell>
 <cell> N/A</cell>
 <cell> 1</cell>
 <cell> 9</cell>
 <cell> 0</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>1422</cell>
 <cell>INT_NET</cell>
 <cell>Net   : top_sb_0_FIC_0_CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: top_sb_0/CCC_0/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1230</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_Minimal_0/neorv32_inst/rstn_sys_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_Minimal_0/neorv32_inst/rstn_sys_RNI3A74/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>58</cell>
 <cell>INT_NET</cell>
 <cell>Net   : top_sb_0/MSS_HPMS_READY_int_arst</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIBTFF/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>20</cell>
 <cell>INT_NET</cell>
 <cell>Net   : top_sb_0/CORERESETP_0/sm0_areset_n_clk_base_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: top_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIGLBB/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>9</cell>
 <cell>INT_NET</cell>
 <cell>Net   : top_sb_0/FABOSC_0_RCOSC_25_50MHZ_O2F</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>131</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_Minimal_0/neorv32_inst/ir_funct3_i[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_Minimal_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine.ir[13]</cell>
</row>
<row>
 <cell>105</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_Minimal_0/neorv32_inst/core_complex.neorv32_cpu_inst/alu_op[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_Minimal_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl.alu_op[0]</cell>
</row>
<row>
 <cell>80</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_Minimal_0/neorv32_inst/addr_1[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_Minimal_0/neorv32_inst/core_complex.neorv32_core_bus_switch_inst/x_req_o.addr[2]</cell>
</row>
<row>
 <cell>80</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_Minimal_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/we</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_Minimal_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr.we</cell>
</row>
<row>
 <cell>79</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_Minimal_0/neorv32_inst/addr_1[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_Minimal_0/neorv32_inst/core_complex.neorv32_core_bus_switch_inst/x_req_o.addr[3]</cell>
</row>
<row>
 <cell>78</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_Minimal_0/neorv32_inst/ir_funct3[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_Minimal_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine.ir[14]</cell>
</row>
<row>
 <cell>78</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_Minimal_0/neorv32_inst/ir_funct3_i[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_Minimal_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine.ir[12]</cell>
</row>
<row>
 <cell>74</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_Minimal_0/neorv32_inst/rw</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_Minimal_0/neorv32_inst/core_complex.neorv32_core_bus_switch_inst/x_req_o.rw</cell>
</row>
<row>
 <cell>72</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_Minimal_0/neorv32_inst/core_complex.neorv32_cpu_inst/alu_cp_trig[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_Minimal_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl.alu_cp_trig[0]</cell>
</row>
<row>
 <cell>72</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_Minimal_0/neorv32_inst/core_complex.neorv32_cpu_inst/lsu_mo_we</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_Minimal_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine.state[1]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>131</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_Minimal_0/neorv32_inst/ir_funct3_i[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_Minimal_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine.ir[13]</cell>
</row>
<row>
 <cell>105</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_Minimal_0/neorv32_inst/core_complex.neorv32_cpu_inst/alu_op[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_Minimal_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl.alu_op[0]</cell>
</row>
<row>
 <cell>80</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_Minimal_0/neorv32_inst/addr_1[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_Minimal_0/neorv32_inst/core_complex.neorv32_core_bus_switch_inst/x_req_o.addr[2]</cell>
</row>
<row>
 <cell>80</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_Minimal_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/we</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_Minimal_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr.we</cell>
</row>
<row>
 <cell>79</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_Minimal_0/neorv32_inst/addr_1[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_Minimal_0/neorv32_inst/core_complex.neorv32_core_bus_switch_inst/x_req_o.addr[3]</cell>
</row>
<row>
 <cell>78</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_Minimal_0/neorv32_inst/ir_funct3[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_Minimal_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine.ir[14]</cell>
</row>
<row>
 <cell>78</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_Minimal_0/neorv32_inst/ir_funct3_i[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_Minimal_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine.ir[12]</cell>
</row>
<row>
 <cell>74</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_Minimal_0/neorv32_inst/rw</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_Minimal_0/neorv32_inst/core_complex.neorv32_core_bus_switch_inst/x_req_o.rw</cell>
</row>
<row>
 <cell>72</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_Minimal_0/neorv32_inst/core_complex.neorv32_cpu_inst/alu_cp_trig[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_Minimal_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl.alu_cp_trig[0]</cell>
</row>
<row>
 <cell>72</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_Minimal_0/neorv32_inst/core_complex.neorv32_cpu_inst/lsu_mo_we</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_Minimal_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine.state[1]</cell>
</row>
</table>
</doc>
