<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>18-349 Kernel: uart.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">18-349 Kernel
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_dc43877d82dd332f9fb2071fcca799d6.html">kernel</a></li><li class="navelem"><a class="el" href="dir_3dd30a497388ee684638f120a124721c.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">uart.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>lower level hardware interactions for uart on pi  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;<a class="el" href="BCM2836_8h_source.html">BCM2836.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="kstdint_8h_source.html">kstdint.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="gpio_8h_source.html">gpio.h</a>&gt;</code><br/>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aa7089c01538b339ae745173c117f95b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa7089c01538b339ae745173c117f95b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#aa7089c01538b339ae745173c117f95b9">RX_PIN</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:aa7089c01538b339ae745173c117f95b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO UART RX pin. <br/></td></tr>
<tr class="separator:aa7089c01538b339ae745173c117f95b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bb17f5daa2b1eaef58c8aa2d989e27e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3bb17f5daa2b1eaef58c8aa2d989e27e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#a3bb17f5daa2b1eaef58c8aa2d989e27e">TX_PIN</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:a3bb17f5daa2b1eaef58c8aa2d989e27e"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO UART TX pin. <br/></td></tr>
<tr class="separator:a3bb17f5daa2b1eaef58c8aa2d989e27e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4455691936f92fdd6c37566fc58ba1f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad4455691936f92fdd6c37566fc58ba1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#ad4455691936f92fdd6c37566fc58ba1f">BAUD_RATE</a>&#160;&#160;&#160;270</td></tr>
<tr class="memdesc:ad4455691936f92fdd6c37566fc58ba1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets baud rate to desired 115200. <br/></td></tr>
<tr class="separator:ad4455691936f92fdd6c37566fc58ba1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28e00ad7fefc91782274c17f8c337c23"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28e00ad7fefc91782274c17f8c337c23"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#a28e00ad7fefc91782274c17f8c337c23">IER_DISABLE_INTERRUPTS</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a28e00ad7fefc91782274c17f8c337c23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interrupts in IER. <br/></td></tr>
<tr class="separator:a28e00ad7fefc91782274c17f8c337c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c8f0b1198470d6d7e3080ec737825ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c8f0b1198470d6d7e3080ec737825ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#a4c8f0b1198470d6d7e3080ec737825ee">IIR_SET</a>&#160;&#160;&#160;198</td></tr>
<tr class="memdesc:a4c8f0b1198470d6d7e3080ec737825ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set IIR to 198 to enable and clear fifo. <br/></td></tr>
<tr class="separator:a4c8f0b1198470d6d7e3080ec737825ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23b054428daffe721add842778fc9343"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a23b054428daffe721add842778fc9343"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#a23b054428daffe721add842778fc9343">ENABLE_UART</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:a23b054428daffe721add842778fc9343"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable UART in control reg. <br/></td></tr>
<tr class="separator:a23b054428daffe721add842778fc9343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a514ad415fb6125ba296793df7d1a468a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a514ad415fb6125ba296793df7d1a468a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#a514ad415fb6125ba296793df7d1a468a">ENABLE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a514ad415fb6125ba296793df7d1a468a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable UART. <br/></td></tr>
<tr class="separator:a514ad415fb6125ba296793df7d1a468a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99496f7308834e8b220f7894efa0b6ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a99496f7308834e8b220f7894efa0b6ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#a99496f7308834e8b220f7894efa0b6ab">DISABLE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a99496f7308834e8b220f7894efa0b6ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable UART. <br/></td></tr>
<tr class="separator:a99496f7308834e8b220f7894efa0b6ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade98e19cbc82d5fef6f3251c92113c84"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade98e19cbc82d5fef6f3251c92113c84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#ade98e19cbc82d5fef6f3251c92113c84">IIR_CLEAR</a>&#160;&#160;&#160;0x6;</td></tr>
<tr class="memdesc:ade98e19cbc82d5fef6f3251c92113c84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear FIFO. <br/></td></tr>
<tr class="separator:ade98e19cbc82d5fef6f3251c92113c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf4e34d2c76c7ce661f1c21c7ad8dcb7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf4e34d2c76c7ce661f1c21c7ad8dcb7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#aaf4e34d2c76c7ce661f1c21c7ad8dcb7">CLEAR_SEND</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memdesc:aaf4e34d2c76c7ce661f1c21c7ad8dcb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear send FIFO. <br/></td></tr>
<tr class="separator:aaf4e34d2c76c7ce661f1c21c7ad8dcb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a8555b105492298d4090ffab5a92676"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a8555b105492298d4090ffab5a92676"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#a3a8555b105492298d4090ffab5a92676">SEND_DONE</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:a3a8555b105492298d4090ffab5a92676"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send FIFO done. <br/></td></tr>
<tr class="separator:a3a8555b105492298d4090ffab5a92676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a747e247a11e9352d376cdc78ed00c2fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a747e247a11e9352d376cdc78ed00c2fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#a747e247a11e9352d376cdc78ed00c2fa">STAT_READY</a>&#160;&#160;&#160;0x200</td></tr>
<tr class="memdesc:a747e247a11e9352d376cdc78ed00c2fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">STat ready check. <br/></td></tr>
<tr class="separator:a747e247a11e9352d376cdc78ed00c2fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5df988257819fae29be802cec28fc3c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5df988257819fae29be802cec28fc3c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#a5df988257819fae29be802cec28fc3c7">RECEIVE_DONE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:a5df988257819fae29be802cec28fc3c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO done. <br/></td></tr>
<tr class="separator:a5df988257819fae29be802cec28fc3c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4c86eb600e81f138962457dd19ecd98"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af4c86eb600e81f138962457dd19ecd98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#af4c86eb600e81f138962457dd19ecd98">AUX_MU_BAUD_REG</a>&#160;&#160;&#160;(volatile <a class="el" href="kstdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *)(<a class="el" href="gpio_8c.html#afe180326329f8988b33be9789eca7d20">MMIO_BASE_PHYSICAL</a> + 0x215068)</td></tr>
<tr class="memdesc:af4c86eb600e81f138962457dd19ecd98"><td class="mdescLeft">&#160;</td><td class="mdescRight">physical address of AUX_MU_BAUD register <br/></td></tr>
<tr class="separator:af4c86eb600e81f138962457dd19ecd98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47fe3efe9f1bbd5be74ba9c138096215"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47fe3efe9f1bbd5be74ba9c138096215"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#a47fe3efe9f1bbd5be74ba9c138096215">AUXENB_REG</a>&#160;&#160;&#160;(volatile <a class="el" href="kstdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *)(<a class="el" href="gpio_8c.html#afe180326329f8988b33be9789eca7d20">MMIO_BASE_PHYSICAL</a> + 0x215004)</td></tr>
<tr class="memdesc:a47fe3efe9f1bbd5be74ba9c138096215"><td class="mdescLeft">&#160;</td><td class="mdescRight">physical address of AUXENB register for MMIO <br/></td></tr>
<tr class="separator:a47fe3efe9f1bbd5be74ba9c138096215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e2b92b2400eb5a061a296dfa1d155bb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e2b92b2400eb5a061a296dfa1d155bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#a8e2b92b2400eb5a061a296dfa1d155bb">AUX_MU_IO_REG_REG</a>&#160;&#160;&#160;(volatile <a class="el" href="kstdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *)(<a class="el" href="gpio_8c.html#afe180326329f8988b33be9789eca7d20">MMIO_BASE_PHYSICAL</a> + 0x215040)</td></tr>
<tr class="memdesc:a8e2b92b2400eb5a061a296dfa1d155bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">physical address of AUX_MU_IO_REG register <br/></td></tr>
<tr class="separator:a8e2b92b2400eb5a061a296dfa1d155bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa206eb9bda69889fd8ba8558113a96f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa206eb9bda69889fd8ba8558113a96f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#aa206eb9bda69889fd8ba8558113a96f2">AUX_MU_IER_REG_REG</a>&#160;&#160;&#160;(volatile <a class="el" href="kstdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *)(<a class="el" href="gpio_8c.html#afe180326329f8988b33be9789eca7d20">MMIO_BASE_PHYSICAL</a> + 0x215044)</td></tr>
<tr class="memdesc:aa206eb9bda69889fd8ba8558113a96f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">physical address of AUX_MU_IER_REG register <br/></td></tr>
<tr class="separator:aa206eb9bda69889fd8ba8558113a96f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2cf9d07a2b0a0613d1e8e9a94c127f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2cf9d07a2b0a0613d1e8e9a94c127f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#ad2cf9d07a2b0a0613d1e8e9a94c127f1">AUX_MU_IIR_REG_REG</a>&#160;&#160;&#160;(volatile <a class="el" href="kstdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *)(<a class="el" href="gpio_8c.html#afe180326329f8988b33be9789eca7d20">MMIO_BASE_PHYSICAL</a> + 0x215048)</td></tr>
<tr class="memdesc:ad2cf9d07a2b0a0613d1e8e9a94c127f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">physical address of AUX_MU_IIR_REG register <br/></td></tr>
<tr class="separator:ad2cf9d07a2b0a0613d1e8e9a94c127f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78b3cf48b01945ff2ecc9d51132618ea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a78b3cf48b01945ff2ecc9d51132618ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#a78b3cf48b01945ff2ecc9d51132618ea">AUX_MU_LCR_REG_REG</a>&#160;&#160;&#160;(volatile <a class="el" href="kstdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *)(<a class="el" href="gpio_8c.html#afe180326329f8988b33be9789eca7d20">MMIO_BASE_PHYSICAL</a> + 0x21504C)</td></tr>
<tr class="memdesc:a78b3cf48b01945ff2ecc9d51132618ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">physical address of AUX_MU_LCR_REG register <br/></td></tr>
<tr class="separator:a78b3cf48b01945ff2ecc9d51132618ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a620281c9adb79ae2f27adb2be7b10570"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a620281c9adb79ae2f27adb2be7b10570"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#a620281c9adb79ae2f27adb2be7b10570">AUX_MU_LSR_REG_REG</a>&#160;&#160;&#160;(volatile <a class="el" href="kstdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *)(<a class="el" href="gpio_8c.html#afe180326329f8988b33be9789eca7d20">MMIO_BASE_PHYSICAL</a> + 0x215054)</td></tr>
<tr class="memdesc:a620281c9adb79ae2f27adb2be7b10570"><td class="mdescLeft">&#160;</td><td class="mdescRight">physical address of AUX_MU_LSR_REG register <br/></td></tr>
<tr class="separator:a620281c9adb79ae2f27adb2be7b10570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4b30bdaa0713c1c8cf48e3647fd804b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af4b30bdaa0713c1c8cf48e3647fd804b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#af4b30bdaa0713c1c8cf48e3647fd804b">AUX_MU_CNTL_REG_REG</a>&#160;&#160;&#160;(volatile <a class="el" href="kstdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *)(<a class="el" href="gpio_8c.html#afe180326329f8988b33be9789eca7d20">MMIO_BASE_PHYSICAL</a> + 0x215060)</td></tr>
<tr class="memdesc:af4b30bdaa0713c1c8cf48e3647fd804b"><td class="mdescLeft">&#160;</td><td class="mdescRight">physical address of AUX_MU_CNTL_REG register <br/></td></tr>
<tr class="separator:af4b30bdaa0713c1c8cf48e3647fd804b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0855e54a4575922112e531609e0727fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0855e54a4575922112e531609e0727fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#a0855e54a4575922112e531609e0727fa">AUX_MU_STAT_REG_REG</a>&#160;&#160;&#160;(volatile <a class="el" href="kstdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *)(<a class="el" href="gpio_8c.html#afe180326329f8988b33be9789eca7d20">MMIO_BASE_PHYSICAL</a> + 0x215064)</td></tr>
<tr class="memdesc:a0855e54a4575922112e531609e0727fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">physical address of AUX_MU_STAT_REG <br/></td></tr>
<tr class="separator:a0855e54a4575922112e531609e0727fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a0c0ca72359ddf28dcd15900dfba19343"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c0ca72359ddf28dcd15900dfba19343"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#a0c0ca72359ddf28dcd15900dfba19343">uart_init</a> (void)</td></tr>
<tr class="memdesc:a0c0ca72359ddf28dcd15900dfba19343"><td class="mdescLeft">&#160;</td><td class="mdescRight">initializes UART to 115200 baud in 8-bit mode <br/></td></tr>
<tr class="separator:a0c0ca72359ddf28dcd15900dfba19343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0bac95aedf782b48c56810afd20b4df"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab0bac95aedf782b48c56810afd20b4df"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#ab0bac95aedf782b48c56810afd20b4df">uart_close</a> (void)</td></tr>
<tr class="memdesc:ab0bac95aedf782b48c56810afd20b4df"><td class="mdescLeft">&#160;</td><td class="mdescRight">closes UART <br/></td></tr>
<tr class="separator:ab0bac95aedf782b48c56810afd20b4df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a734987c6258d9848d98148660f366ee4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#a734987c6258d9848d98148660f366ee4">uart_put_byte</a> (<a class="el" href="kstdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> byte)</td></tr>
<tr class="memdesc:a734987c6258d9848d98148660f366ee4"><td class="mdescLeft">&#160;</td><td class="mdescRight">sends a byte over UART  <a href="#a734987c6258d9848d98148660f366ee4">More...</a><br/></td></tr>
<tr class="separator:a734987c6258d9848d98148660f366ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e53cca332095fc861cc0eeb66490fda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="kstdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#a1e53cca332095fc861cc0eeb66490fda">uart_get_byte</a> (void)</td></tr>
<tr class="memdesc:a1e53cca332095fc861cc0eeb66490fda"><td class="mdescLeft">&#160;</td><td class="mdescRight">reads a byte over UART  <a href="#a1e53cca332095fc861cc0eeb66490fda">More...</a><br/></td></tr>
<tr class="separator:a1e53cca332095fc861cc0eeb66490fda"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:aad5c97b70bc0ce9497290c0a56b0a860"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad5c97b70bc0ce9497290c0a56b0a860"></a>
static volatile <a class="el" href="kstdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#aad5c97b70bc0ce9497290c0a56b0a860">aux_mu_baud</a> = (volatile <a class="el" href="kstdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>*) <a class="el" href="uart_8c.html#af4c86eb600e81f138962457dd19ecd98">AUX_MU_BAUD_REG</a></td></tr>
<tr class="memdesc:aad5c97b70bc0ce9497290c0a56b0a860"><td class="mdescLeft">&#160;</td><td class="mdescRight">aux_mu_baud register set <br/></td></tr>
<tr class="separator:aad5c97b70bc0ce9497290c0a56b0a860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76eb15fd3fddf59f1d91c6e2675da742"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a76eb15fd3fddf59f1d91c6e2675da742"></a>
static volatile <a class="el" href="kstdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#a76eb15fd3fddf59f1d91c6e2675da742">auxenb</a> = (volatile <a class="el" href="kstdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>*) <a class="el" href="uart_8c.html#a47fe3efe9f1bbd5be74ba9c138096215">AUXENB_REG</a></td></tr>
<tr class="memdesc:a76eb15fd3fddf59f1d91c6e2675da742"><td class="mdescLeft">&#160;</td><td class="mdescRight">auxenb register set <br/></td></tr>
<tr class="separator:a76eb15fd3fddf59f1d91c6e2675da742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a8aa8974f16dcb1237d125b850b8f90"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a8aa8974f16dcb1237d125b850b8f90"></a>
static volatile <a class="el" href="kstdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#a5a8aa8974f16dcb1237d125b850b8f90">aux_mu_ier_reg</a> = (volatile <a class="el" href="kstdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>*) <a class="el" href="uart_8c.html#aa206eb9bda69889fd8ba8558113a96f2">AUX_MU_IER_REG_REG</a></td></tr>
<tr class="memdesc:a5a8aa8974f16dcb1237d125b850b8f90"><td class="mdescLeft">&#160;</td><td class="mdescRight">aux_mu_ier_reg register set <br/></td></tr>
<tr class="separator:a5a8aa8974f16dcb1237d125b850b8f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab88fe548368099f614852c870917fdcc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab88fe548368099f614852c870917fdcc"></a>
static volatile <a class="el" href="kstdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#ab88fe548368099f614852c870917fdcc">aux_mu_iir_reg</a> = (volatile <a class="el" href="kstdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>*) <a class="el" href="uart_8c.html#ad2cf9d07a2b0a0613d1e8e9a94c127f1">AUX_MU_IIR_REG_REG</a></td></tr>
<tr class="memdesc:ab88fe548368099f614852c870917fdcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">aux_mu_iier_reg register set <br/></td></tr>
<tr class="separator:ab88fe548368099f614852c870917fdcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fba93279854b595db9e700e4e8ad9e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3fba93279854b595db9e700e4e8ad9e6"></a>
static volatile <a class="el" href="kstdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#a3fba93279854b595db9e700e4e8ad9e6">aux_mu_lcr_reg</a> = (volatile <a class="el" href="kstdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>*) <a class="el" href="uart_8c.html#a78b3cf48b01945ff2ecc9d51132618ea">AUX_MU_LCR_REG_REG</a></td></tr>
<tr class="memdesc:a3fba93279854b595db9e700e4e8ad9e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">aux_mu_lcr register set <br/></td></tr>
<tr class="separator:a3fba93279854b595db9e700e4e8ad9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95a9e678ff3e2804c93d32e966e74bba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a95a9e678ff3e2804c93d32e966e74bba"></a>
static volatile <a class="el" href="kstdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#a95a9e678ff3e2804c93d32e966e74bba">aux_mu_io_reg</a> = (volatile <a class="el" href="kstdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>*) <a class="el" href="uart_8c.html#a8e2b92b2400eb5a061a296dfa1d155bb">AUX_MU_IO_REG_REG</a></td></tr>
<tr class="memdesc:a95a9e678ff3e2804c93d32e966e74bba"><td class="mdescLeft">&#160;</td><td class="mdescRight">aux_mu_io_reg register set <br/></td></tr>
<tr class="separator:a95a9e678ff3e2804c93d32e966e74bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5da2567df7bc21b6a13f1cb30e3fd76"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5da2567df7bc21b6a13f1cb30e3fd76"></a>
static volatile <a class="el" href="kstdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#ae5da2567df7bc21b6a13f1cb30e3fd76">aux_mu_cntl_reg</a> = (volatile <a class="el" href="kstdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>*) <a class="el" href="uart_8c.html#af4b30bdaa0713c1c8cf48e3647fd804b">AUX_MU_CNTL_REG_REG</a></td></tr>
<tr class="memdesc:ae5da2567df7bc21b6a13f1cb30e3fd76"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_MU_CNTL_REG register set. <br/></td></tr>
<tr class="separator:ae5da2567df7bc21b6a13f1cb30e3fd76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9577190f6b5ce9c07aa4ea15cd04f368"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9577190f6b5ce9c07aa4ea15cd04f368"></a>
static volatile <a class="el" href="kstdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#a9577190f6b5ce9c07aa4ea15cd04f368">aux_mu_lsr_reg</a> = (volatile <a class="el" href="kstdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>*) <a class="el" href="uart_8c.html#a620281c9adb79ae2f27adb2be7b10570">AUX_MU_LSR_REG_REG</a></td></tr>
<tr class="memdesc:a9577190f6b5ce9c07aa4ea15cd04f368"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_MU_LSR_REG register set. <br/></td></tr>
<tr class="separator:a9577190f6b5ce9c07aa4ea15cd04f368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3e0047d9dfd6d94eaabf173e7bc4c1e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af3e0047d9dfd6d94eaabf173e7bc4c1e"></a>
static volatile <a class="el" href="kstdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8c.html#af3e0047d9dfd6d94eaabf173e7bc4c1e">aux_mu_stat_reg</a> = (volatile <a class="el" href="kstdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>*) <a class="el" href="uart_8c.html#a0855e54a4575922112e531609e0727fa">AUX_MU_STAT_REG_REG</a></td></tr>
<tr class="memdesc:af3e0047d9dfd6d94eaabf173e7bc4c1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_MU_STAT_REG register set. <br/></td></tr>
<tr class="separator:af3e0047d9dfd6d94eaabf173e7bc4c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>lower level hardware interactions for uart on pi </p>
<dl class="section date"><dt>Date</dt><dd>9/24/2016 </dd></dl>
<dl class="section author"><dt>Author</dt><dd>Philip Lee <a href="#" onclick="location.href='mai'+'lto:'+'ple'+'e2'+'@an'+'dr'+'ew.'+'cm'+'u.e'+'du'; return false;">plee2<span style="display: none;">.nosp@m.</span>@and<span style="display: none;">.nosp@m.</span>rew.c<span style="display: none;">.nosp@m.</span>mu.e<span style="display: none;">.nosp@m.</span>du</a> </dd>
<dd>
Saurabh Sharma <a href="#" onclick="location.href='mai'+'lto:'+'sau'+'ra'+'bh2'+'@a'+'ndr'+'ew'+'.cm'+'u.'+'edu'; return false;">saura<span style="display: none;">.nosp@m.</span>bh2@<span style="display: none;">.nosp@m.</span>andre<span style="display: none;">.nosp@m.</span>w.cm<span style="display: none;">.nosp@m.</span>u.edu</a> </dd>
<dd>
Tong Bian <a href="#" onclick="location.href='mai'+'lto:'+'tbi'+'an'+'@an'+'dr'+'ew.'+'cm'+'u.e'+'du'; return false;">tbian<span style="display: none;">.nosp@m.</span>@and<span style="display: none;">.nosp@m.</span>rew.c<span style="display: none;">.nosp@m.</span>mu.e<span style="display: none;">.nosp@m.</span>du</a> </dd></dl>
</div><h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a1e53cca332095fc861cc0eeb66490fda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="kstdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> uart_get_byte </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>reads a byte over UART </p>
<dl class="section return"><dt>Returns</dt><dd>the byte received </dd></dl>

<p>References <a class="el" href="uart_8c.html#a5a8aa8974f16dcb1237d125b850b8f90">aux_mu_ier_reg</a>, <a class="el" href="uart_8c.html#a95a9e678ff3e2804c93d32e966e74bba">aux_mu_io_reg</a>, <a class="el" href="uart_8c.html#a9577190f6b5ce9c07aa4ea15cd04f368">aux_mu_lsr_reg</a>, <a class="el" href="uart_8c.html#aaf4e34d2c76c7ce661f1c21c7ad8dcb7">CLEAR_SEND</a>, and <a class="el" href="uart_8c.html#a5df988257819fae29be802cec28fc3c7">RECEIVE_DONE</a>.</p>

<p>Referenced by <a class="el" href="syscalls_8c.html#a605c25ad50882988ffd12ff8430af1e4">syscall_read()</a>.</p>

</div>
</div>
<a class="anchor" id="a734987c6258d9848d98148660f366ee4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_put_byte </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="kstdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>byte</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sends a byte over UART </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">byte</td><td>the byte to send </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="uart_8c.html#a95a9e678ff3e2804c93d32e966e74bba">aux_mu_io_reg</a>, <a class="el" href="uart_8c.html#a9577190f6b5ce9c07aa4ea15cd04f368">aux_mu_lsr_reg</a>, <a class="el" href="uart_8c.html#af3e0047d9dfd6d94eaabf173e7bc4c1e">aux_mu_stat_reg</a>, <a class="el" href="uart_8c.html#a3a8555b105492298d4090ffab5a92676">SEND_DONE</a>, and <a class="el" href="uart_8c.html#a747e247a11e9352d376cdc78ed00c2fa">STAT_READY</a>.</p>

<p>Referenced by <a class="el" href="printk_8c.html#a929c48d2c61fe71be34a9cdf0ab04fcc">printk()</a>, <a class="el" href="printk_8c.html#aa7673714eb0319ff678217c0da19b23a">printnumk()</a>, and <a class="el" href="syscalls_8c.html#a338afc7fa286117bbce50acd1a835d25">syscall_write()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Nov 15 2016 18:49:52 for 18-349 Kernel by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
