AArch64 ainc/3

{
       int64_t var;
       0:X0 = var;
       1:X0 = var;
       2:X0 = var;
}

P0                   | P1                  | P2             ;

LDXR X1, [X0]        | LDXR X1, [X0]       | LDXR X1, [X0]  ;
ADD X1, X1, #1       | ADD X1, X1, #1      | ADD X1, X1, #1 ;
STXR W13, X1, [X0]   | STXR W13, X1, [X0]  | STXR W13, X1, [X0]  ;
