Release 9.1i - xst J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.19 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.19 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: UART.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UART.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UART"
Output Format                      : NGC
Target Device                      : xc3s500e-4-pq208

---- Source Options
Top Module Name                    : UART
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : UART.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "UART.v" in library work
Module <UART> compiled
No errors in compilation
Analysis of file <"UART.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <UART> in library <work> with parameters.
	div_par = "0000000101000101"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <UART>.
	div_par = 16'b0000000101000101
Module <UART> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <txd_buf<7>> in unit <UART> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <UART>.
    Related source file is "UART.v".
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
    Found 1-bit register for signal <clkbaud8x>.
    Found 20-bit up counter for signal <cnt_delay>.
    Found 3-bit up counter for signal <div8_rec_reg>.
    Found 3-bit up counter for signal <div8_tras_reg>.
    Found 16-bit up counter for signal <div_reg>.
    Found 1-bit register for signal <key_entry1>.
    Found 1-bit register for signal <key_entry2>.
    Found 1-bit register for signal <recstart>.
    Found 1-bit register for signal <recstart_tmp>.
    Found 8-bit register for signal <rxd_buf>.
    Found 1-bit register for signal <rxd_reg1>.
    Found 1-bit register for signal <rxd_reg2>.
    Found 3-bit up counter for signal <send_state>.
    Found 1-bit register for signal <start_delaycnt>.
    Found 4-bit register for signal <state_rec>.
    Found 4-bit adder for signal <state_rec$addsub0000> created at line 306.
    Found 4-bit comparator greatequal for signal <state_rec$cmp_ge0000> created at line 302.
    Found 4-bit comparator greater for signal <state_rec$cmp_gt0000> created at line 302.
    Found 4-bit comparator lessequal for signal <state_rec$cmp_le0000> created at line 302.
    Found 4-bit comparator less for signal <state_rec$cmp_lt0000> created at line 302.
    Found 4-bit register for signal <state_tras>.
    Found 4-bit adder for signal <state_tras$addsub0000> created at line 271.
    Found 1-bit register for signal <trasstart>.
    Found 7-bit register for signal <txd_buf<6:0>>.
    Found 1-bit register for signal <txd_reg>.
    Found 3-bit comparator less for signal <txd_reg$cmp_lt0000> created at line 170.
    Summary:
	inferred   5 Counter(s).
	inferred  33 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <UART> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 2
# Counters                                             : 5
 16-bit up counter                                     : 1
 20-bit up counter                                     : 1
 3-bit up counter                                      : 3
# Registers                                            : 27
 1-bit register                                        : 25
 4-bit register                                        : 2
# Comparators                                          : 5
 3-bit comparator less                                 : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator greater                              : 1
 4-bit comparator less                                 : 1
 4-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s500e.nph' in environment C:\Xilinx91i.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 2
# Counters                                             : 5
 16-bit up counter                                     : 1
 20-bit up counter                                     : 1
 3-bit up counter                                      : 3
# Registers                                            : 33
 Flip-Flops                                            : 33
# Comparators                                          : 5
 3-bit comparator less                                 : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator greater                              : 1
 4-bit comparator less                                 : 1
 4-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <UART> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block UART, actual ratio is 2.
FlipFlop state_tras_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 79
 Flip-Flops                                            : 79

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : UART.ngr
Top Level Output File Name         : UART
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 264
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 34
#      LUT2                        : 10
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 24
#      LUT3_D                      : 2
#      LUT3_L                      : 1
#      LUT4                        : 79
#      LUT4_D                      : 4
#      LUT4_L                      : 22
#      MUXCY                       : 34
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 34
# FlipFlops/Latches                : 79
#      FDC                         : 2
#      FDCE                        : 37
#      FDPE                        : 1
#      FDR                         : 16
#      FDRE                        : 23
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 3
#      OBUF                        : 18
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500epq208-4 

 Number of Slices:                      97  out of   4656     2%  
 Number of Slice Flip Flops:            79  out of   9312     0%  
 Number of 4 input LUTs:               188  out of   9312     2%  
 Number of IOs:                         22
 Number of bonded IOBs:                 22  out of    158    13%  
 Number of GCLKs:                        2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 39    |
clkbaud8x1                         | BUFG                   | 40    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst_inv(rst_inv1_INV_0:O)          | NONE(div8_tras_reg_0)  | 40    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.391ns (Maximum Frequency: 156.470MHz)
   Minimum input arrival time before clock: 5.359ns
   Maximum output required time after clock: 11.391ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.391ns (frequency: 156.470MHz)
  Total number of paths / destination ports: 1108 / 97
-------------------------------------------------------------------------
Delay:               6.391ns (Levels of Logic = 3)
  Source:            div_reg_3 (FF)
  Destination:       div_reg_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: div_reg_3 to div_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  div_reg_3 (div_reg_3)
     LUT4:I0->O            1   0.704   0.595  clkbaud8x_cmp_eq000011 (clkbaud8x_cmp_eq0000_map5)
     LUT4:I0->O            2   0.704   0.526  clkbaud8x_cmp_eq000073 (clkbaud8x_cmp_eq0000)
     LUT2:I1->O           16   0.704   1.034  div_reg_or00001 (div_reg_or0000)
     FDR:R                     0.911          div_reg_0
    ----------------------------------------
    Total                      6.391ns (3.614ns logic, 2.777ns route)
                                       (56.5% logic, 43.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkbaud8x1'
  Clock period: 6.091ns (frequency: 164.177MHz)
  Total number of paths / destination ports: 545 / 77
-------------------------------------------------------------------------
Delay:               6.091ns (Levels of Logic = 4)
  Source:            state_tras_2 (FF)
  Destination:       txd_buf_5 (FF)
  Source Clock:      clkbaud8x1 rising
  Destination Clock: clkbaud8x1 rising

  Data Path: state_tras_2 to txd_buf_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            17   0.591   1.226  state_tras_2 (state_tras_2)
     LUT3_D:I0->O          4   0.704   0.622  txd_buf_6_or000121 (N48)
     LUT4:I2->O            1   0.704   0.424  txd_buf_5_mux000016 (txd_buf_5_mux0000_map6)
     LUT4_L:I3->LO         1   0.704   0.104  txd_buf_5_mux000021 (txd_buf_5_mux0000_map7)
     LUT4:I3->O            1   0.704   0.000  txd_buf_5_mux000043 (txd_buf_5_mux0000)
     FDCE:D                    0.308          txd_buf_5
    ----------------------------------------
    Total                      6.091ns (3.715ns logic, 2.376ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 41 / 41
-------------------------------------------------------------------------
Offset:              5.359ns (Levels of Logic = 4)
  Source:            key_input (PAD)
  Destination:       start_delaycnt (FF)
  Destination Clock: clk rising

  Data Path: key_input to start_delaycnt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.451  key_input_IBUF (key_input_IBUF)
     LUT4:I3->O            1   0.704   0.499  start_delaycnt_not000126 (start_delaycnt_not0001_map14)
     LUT2_L:I1->LO         1   0.704   0.104  start_delaycnt_not000127 (start_delaycnt_not0001_map15)
     LUT4:I3->O            1   0.704   0.420  start_delaycnt_not000152 (start_delaycnt_not0001)
     FDRE:CE                   0.555          start_delaycnt
    ----------------------------------------
    Total                      5.359ns (3.885ns logic, 1.474ns route)
                                       (72.5% logic, 27.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkbaud8x1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            rxd (PAD)
  Destination:       rxd_reg1 (FF)
  Destination Clock: clkbaud8x1 rising

  Data Path: rxd to rxd_reg1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  rxd_IBUF (rxd_IBUF)
     FDC:D                     0.308          rxd_reg1
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkbaud8x1'
  Total number of paths / destination ports: 251 / 8
-------------------------------------------------------------------------
Offset:              11.391ns (Levels of Logic = 6)
  Source:            rxd_buf_2 (FF)
  Destination:       seg_data<1> (PAD)
  Source Clock:      clkbaud8x1 rising

  Data Path: rxd_buf_2 to seg_data<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            18   0.591   1.243  rxd_buf_2 (rxd_buf_2)
     LUT3:I0->O            1   0.704   0.424  seg_data_or000022 (seg_data_or0000_map10)
     LUT4:I3->O            2   0.704   0.622  seg_data_or000034 (seg_data_or0000_map12)
     LUT4:I0->O            6   0.704   0.844  seg_data_or000070 (seg_data_or0000)
     LUT4:I0->O            1   0.704   0.455  seg_data<1>100 (seg_data<1>_map25)
     LUT3:I2->O            1   0.704   0.420  seg_data<1>102 (seg_data_1_OBUF)
     OBUF:I->O                 3.272          seg_data_1_OBUF (seg_data<1>)
    ----------------------------------------
    Total                     11.391ns (7.383ns logic, 4.008ns route)
                                       (64.8% logic, 35.2% route)

=========================================================================
CPU : 6.81 / 7.03 s | Elapsed : 7.00 / 7.00 s
 
--> 

Total memory usage is 159708 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

