###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID 192.168.188.128)
#  Generated on:      Fri Oct  6 01:23:53 2023
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -sla...
###############################################################
Path 1: MET Hold Check with Pin u2/internal_reg/CK 
Endpoint:   u2/internal_reg/RN (^) checked with  leading edge of 'REF_CLK'
Beginpoint: RST                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.028
  Arrival Time                  0.109
  Slack Time                    0.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |           |       |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+---------+----------| 
     |                 | RST ^      |           | 0.000 |       |   0.000 |   -0.082 | 
     | rstmux/U1       | A ^ -> Y ^ | MX2X2M    | 0.131 | 0.109 |   0.109 |    0.027 | 
     | u2/internal_reg | RN ^       | SDFFRQX2M | 0.131 | 0.001 |   0.109 |    0.028 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | REF_CLK ^  |            | 0.050 |       |   0.000 |    0.082 | 
     | REF_CLK__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | REF_CLK__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | refmux/U1        | A ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.082 | 
     | ref_clock__L1_I0 | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | ref_clock__L2_I0 | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | ref_clock__L3_I0 | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | ref_clock__L4_I0 | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | ref_clock__L5_I0 | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | ref_clock__L6_I1 | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | ref_clock__L7_I2 | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | u2/internal_reg  | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.082 | 
     +---------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin u3/internal_reg/CK 
Endpoint:   u3/internal_reg/RN (^) checked with  leading edge of 'UART_CLK'
Beginpoint: RST                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.028
  Arrival Time                  0.109
  Slack Time                    0.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |           |       |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+---------+----------| 
     |                 | RST ^      |           | 0.000 |       |   0.000 |   -0.082 | 
     | rstmux/U1       | A ^ -> Y ^ | MX2X2M    | 0.131 | 0.109 |   0.109 |    0.027 | 
     | u3/internal_reg | RN ^       | SDFFRQX2M | 0.131 | 0.001 |   0.109 |    0.028 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | UART_CLK ^ |            | 0.050 |       |   0.000 |    0.082 | 
     | UART_CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | UART_CLK__L2_I0    | A v -> Y ^ | CLKINVX8M  | 0.050 | 0.000 |   0.000 |    0.082 | 
     | uartmux/U1         | A ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.082 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | uart_clock__L12_I0 | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.082 | 
     | u3/internal_reg    | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.082 | 
     +-----------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin u2/SYNC_RST_reg/CK 
Endpoint:   u2/SYNC_RST_reg/RN (^) checked with  leading edge of 'REF_CLK'
Beginpoint: RST                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.024
  Arrival Time                  0.109
  Slack Time                    0.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |           |       |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+---------+----------| 
     |                 | RST ^      |           | 0.000 |       |   0.000 |   -0.085 | 
     | rstmux/U1       | A ^ -> Y ^ | MX2X2M    | 0.131 | 0.109 |   0.109 |    0.023 | 
     | u2/SYNC_RST_reg | RN ^       | SDFFRQX1M | 0.131 | 0.001 |   0.109 |    0.024 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | REF_CLK ^  |            | 0.050 |       |   0.000 |    0.085 | 
     | REF_CLK__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.085 | 
     | REF_CLK__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.050 | 0.000 |   0.000 |    0.085 | 
     | refmux/U1        | A ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.085 | 
     | ref_clock__L1_I0 | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.085 | 
     | ref_clock__L2_I0 | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.085 | 
     | ref_clock__L3_I0 | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.085 | 
     | ref_clock__L4_I0 | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.085 | 
     | ref_clock__L5_I0 | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.085 | 
     | ref_clock__L6_I1 | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.085 | 
     | ref_clock__L7_I2 | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.085 | 
     | u2/SYNC_RST_reg  | CK ^       | SDFFRQX1M  | 0.050 | 0.000 |   0.000 |    0.085 | 
     +---------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin u3/SYNC_RST_reg/CK 
Endpoint:   u3/SYNC_RST_reg/RN (^) checked with  leading edge of 'UART_CLK'
Beginpoint: RST                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.024
  Arrival Time                  0.109
  Slack Time                    0.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |           |       |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+---------+----------| 
     |                 | RST ^      |           | 0.000 |       |   0.000 |   -0.086 | 
     | rstmux/U1       | A ^ -> Y ^ | MX2X2M    | 0.131 | 0.109 |   0.109 |    0.023 | 
     | u3/SYNC_RST_reg | RN ^       | SDFFRQX1M | 0.131 | 0.001 |   0.109 |    0.024 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | UART_CLK ^ |            | 0.050 |       |   0.000 |    0.086 | 
     | UART_CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.086 | 
     | UART_CLK__L2_I0    | A v -> Y ^ | CLKINVX8M  | 0.050 | 0.000 |   0.000 |    0.086 | 
     | uartmux/U1         | A ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.086 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.086 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.086 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.086 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.086 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.086 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.086 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.086 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.086 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.086 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.086 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.086 | 
     | uart_clock__L12_I0 | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.086 | 
     | u3/SYNC_RST_reg    | CK ^       | SDFFRQX1M  | 0.050 | 0.000 |   0.000 |    0.086 | 
     +-----------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin data_synch/ex_enable_reg/CK 
Endpoint:   data_synch/ex_enable_reg/D (^) checked with  leading edge of 'REF_
CLK'
Beginpoint: data_synch/enable_reg/Q    (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.147
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^   |            | 0.050 |       |   0.000 |   -0.099 | 
     | REF_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | REF_CLK__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | refmux/U1                | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | ref_clock__L1_I0         | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | ref_clock__L2_I0         | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | ref_clock__L3_I0         | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | ref_clock__L4_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | ref_clock__L5_I0         | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | ref_clock__L6_I1         | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | ref_clock__L7_I2         | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | data_synch/enable_reg    | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.147 |   0.147 |    0.048 | 
     | data_synch/ex_enable_reg | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.147 |    0.048 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^  |            | 0.050 |       |   0.000 |    0.099 | 
     | REF_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | REF_CLK__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | refmux/U1                | A ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.099 | 
     | ref_clock__L1_I0         | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | ref_clock__L2_I0         | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | ref_clock__L3_I0         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | ref_clock__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | ref_clock__L5_I0         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | ref_clock__L6_I1         | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | ref_clock__L7_I2         | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | data_synch/ex_enable_reg | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.099 | 
     +-----------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin fifo/write_synch/\synchronized_pointer_reg[1] /
CK 
Endpoint:   fifo/write_synch/\synchronized_pointer_reg[1] /D (^) checked with  
leading edge of 'TX_CLK'
Beginpoint: fifo/write_synch/\internal_pointer_reg[1] /Q     (^) triggered by  
leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.147
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                               |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     | u0/U34                                        | Y ^         |               | 0.050 |       |   0.000 |   -0.099 | 
     | u0                                            | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.000 |   -0.099 | 
     | txmux/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | tx_clock__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | tx_clock__L2_I0                               | A v -> Y v  | BUFX20M       | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | tx_clock__L3_I0                               | A v -> Y ^  | CLKINVX32M    | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | fifo/write_synch/\internal_pointer_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M     | 0.035 | 0.147 |   0.147 |    0.048 | 
     | fifo/write_synch/\synchronized_pointer_reg[1] | D ^         | SDFFRQX2M     | 0.035 | 0.000 |   0.147 |    0.048 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                               |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     | u0/U34                                        | Y ^         |               | 0.050 |       |   0.000 |    0.099 | 
     | u0                                            | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.000 |    0.099 | 
     | txmux/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.050 | 0.000 |   0.000 |    0.099 | 
     | tx_clock__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.050 | 0.000 |   0.000 |    0.099 | 
     | tx_clock__L2_I0                               | A v -> Y v  | BUFX20M       | 0.050 | 0.000 |   0.000 |    0.099 | 
     | tx_clock__L3_I0                               | A v -> Y ^  | CLKINVX32M    | 0.050 | 0.000 |   0.000 |    0.099 | 
     | fifo/write_synch/\synchronized_pointer_reg[1] | CK ^        | SDFFRQX2M     | 0.050 | 0.000 |   0.000 |    0.099 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin fifo/read_synch/\synchronized_pointer_reg[0] /
CK 
Endpoint:   fifo/read_synch/\synchronized_pointer_reg[0] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: fifo/read_synch/\internal_pointer_reg[0] /Q     (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.148
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | REF_CLK ^   |            | 0.050 |       |   0.000 |   -0.101 | 
     | REF_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.101 | 
     | REF_CLK__L2_I0                               | A v -> Y ^  | CLKINVX16M | 0.050 | 0.000 |   0.000 |   -0.101 | 
     | refmux/U1                                    | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.101 | 
     | ref_clock__L1_I0                             | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.101 | 
     | ref_clock__L2_I0                             | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.101 | 
     | ref_clock__L3_I0                             | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.101 | 
     | ref_clock__L4_I0                             | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.101 | 
     | ref_clock__L5_I0                             | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.101 | 
     | ref_clock__L6_I0                             | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.101 | 
     | ref_clock__L7_I0                             | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.101 | 
     | fifo/read_synch/\internal_pointer_reg[0]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.148 |   0.148 |    0.048 | 
     | fifo/read_synch/\synchronized_pointer_reg[0] | D ^         | SDFFRQX2M  | 0.037 | 0.000 |   0.148 |    0.048 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | REF_CLK ^  |            | 0.050 |       |   0.000 |    0.101 | 
     | REF_CLK__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.101 | 
     | REF_CLK__L2_I0                               | A v -> Y ^ | CLKINVX16M | 0.050 | 0.000 |   0.000 |    0.101 | 
     | refmux/U1                                    | A ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.101 | 
     | ref_clock__L1_I0                             | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.101 | 
     | ref_clock__L2_I0                             | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.101 | 
     | ref_clock__L3_I0                             | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.101 | 
     | ref_clock__L4_I0                             | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.101 | 
     | ref_clock__L5_I0                             | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.101 | 
     | ref_clock__L6_I0                             | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.101 | 
     | ref_clock__L7_I0                             | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.101 | 
     | fifo/read_synch/\synchronized_pointer_reg[0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.101 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin fifo/read_synch/\synchronized_pointer_reg[1] /
CK 
Endpoint:   fifo/read_synch/\synchronized_pointer_reg[1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: fifo/read_synch/\internal_pointer_reg[1] /Q     (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.149
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | REF_CLK ^   |            | 0.050 |       |   0.000 |   -0.102 | 
     | REF_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | REF_CLK__L2_I0                               | A v -> Y ^  | CLKINVX16M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | refmux/U1                                    | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | ref_clock__L1_I0                             | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | ref_clock__L2_I0                             | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | ref_clock__L3_I0                             | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | ref_clock__L4_I0                             | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | ref_clock__L5_I0                             | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | ref_clock__L6_I0                             | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | ref_clock__L7_I0                             | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | fifo/read_synch/\internal_pointer_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.149 |   0.149 |    0.047 | 
     | fifo/read_synch/\synchronized_pointer_reg[1] | D ^         | SDFFRQX2M  | 0.038 | 0.000 |   0.149 |    0.048 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | REF_CLK ^  |            | 0.050 |       |   0.000 |    0.102 | 
     | REF_CLK__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | REF_CLK__L2_I0                               | A v -> Y ^ | CLKINVX16M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | refmux/U1                                    | A ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.102 | 
     | ref_clock__L1_I0                             | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | ref_clock__L2_I0                             | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | ref_clock__L3_I0                             | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | ref_clock__L4_I0                             | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | ref_clock__L5_I0                             | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | ref_clock__L6_I0                             | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | ref_clock__L7_I0                             | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | fifo/read_synch/\synchronized_pointer_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.102 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin fifo/mem/\mem_reg[7][0] /CK 
Endpoint:   fifo/mem/\mem_reg[7][0] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[6][7] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.144
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | ref_clock__L6_I0        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | ref_clock__L7_I0        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | fifo/mem/\mem_reg[6][7] | CK ^ -> Q ^ | SDFFQX2M   | 0.051 | 0.144 |   0.144 |    0.041 | 
     | fifo/mem/\mem_reg[7][0] | SI ^        | SDFFQX2M   | 0.051 | 0.000 |   0.144 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.103 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | ref_clock__L6_I0        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | ref_clock__L7_I0        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | fifo/mem/\mem_reg[7][0] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.103 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin fifo/mem/\mem_reg[1][6] /CK 
Endpoint:   fifo/mem/\mem_reg[1][6] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[1][5] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.146
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | ref_clock__L6_I2        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | ref_clock__L7_I4        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | fifo/mem/\mem_reg[1][5] | CK ^ -> Q ^ | SDFFQX2M   | 0.054 | 0.146 |   0.146 |    0.041 | 
     | fifo/mem/\mem_reg[1][6] | SI ^        | SDFFQX2M   | 0.054 | 0.000 |   0.146 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.104 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | ref_clock__L6_I2        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | ref_clock__L7_I4        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | fifo/mem/\mem_reg[1][6] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.104 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin fifo/mem/\mem_reg[1][1] /CK 
Endpoint:   fifo/mem/\mem_reg[1][1] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[1][0] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.146
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L6_I2        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L7_I3        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | fifo/mem/\mem_reg[1][0] | CK ^ -> Q ^ | SDFFQX2M   | 0.054 | 0.146 |   0.146 |    0.041 | 
     | fifo/mem/\mem_reg[1][1] | SI ^        | SDFFQX2M   | 0.054 | 0.000 |   0.146 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L6_I2        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L7_I3        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | fifo/mem/\mem_reg[1][1] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.105 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin fifo/mem/\mem_reg[3][3] /CK 
Endpoint:   fifo/mem/\mem_reg[3][3] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[3][2] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.146
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L6_I2        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L7_I4        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | fifo/mem/\mem_reg[3][2] | CK ^ -> Q ^ | SDFFQX2M   | 0.054 | 0.146 |   0.146 |    0.041 | 
     | fifo/mem/\mem_reg[3][3] | SI ^        | SDFFQX2M   | 0.054 | 0.000 |   0.146 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L6_I2        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L7_I4        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | fifo/mem/\mem_reg[3][3] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.105 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin fifo/mem/\mem_reg[5][4] /CK 
Endpoint:   fifo/mem/\mem_reg[5][4] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[5][3] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.147
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L6_I0        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L7_I0        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | fifo/mem/\mem_reg[5][3] | CK ^ -> Q ^ | SDFFQX2M   | 0.055 | 0.146 |   0.146 |    0.041 | 
     | fifo/mem/\mem_reg[5][4] | SI ^        | SDFFQX2M   | 0.055 | 0.000 |   0.147 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L6_I0        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L7_I0        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | fifo/mem/\mem_reg[5][4] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.105 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin fifo/mem/\mem_reg[3][0] /CK 
Endpoint:   fifo/mem/\mem_reg[3][0] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[2][7] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.147
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L6_I2        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L7_I3        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | fifo/mem/\mem_reg[2][7] | CK ^ -> Q ^ | SDFFQX2M   | 0.055 | 0.146 |   0.146 |    0.041 | 
     | fifo/mem/\mem_reg[3][0] | SI ^        | SDFFQX2M   | 0.055 | 0.000 |   0.147 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L6_I2        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L7_I3        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | fifo/mem/\mem_reg[3][0] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.105 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin fifo/mem/\mem_reg[2][5] /CK 
Endpoint:   fifo/mem/\mem_reg[2][5] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[2][4] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.147
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L6_I2        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L7_I4        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | fifo/mem/\mem_reg[2][4] | CK ^ -> Q ^ | SDFFQX2M   | 0.055 | 0.147 |   0.147 |    0.041 | 
     | fifo/mem/\mem_reg[2][5] | SI ^        | SDFFQX2M   | 0.055 | 0.000 |   0.147 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L6_I2        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L7_I4        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | fifo/mem/\mem_reg[2][5] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.105 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin fifo/mem/\mem_reg[7][5] /CK 
Endpoint:   fifo/mem/\mem_reg[7][5] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[7][4] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.147
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L6_I0        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ref_clock__L7_I0        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | fifo/mem/\mem_reg[7][4] | CK ^ -> Q ^ | SDFFQX2M   | 0.055 | 0.147 |   0.147 |    0.041 | 
     | fifo/mem/\mem_reg[7][5] | SI ^        | SDFFQX2M   | 0.055 | 0.000 |   0.147 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L6_I0        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ref_clock__L7_I0        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | fifo/mem/\mem_reg[7][5] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.105 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin fifo/read_synch/\synchronized_pointer_reg[2] /
CK 
Endpoint:   fifo/read_synch/\synchronized_pointer_reg[2] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: fifo/read_synch/\internal_pointer_reg[2] /Q     (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.153
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | REF_CLK ^   |            | 0.050 |       |   0.000 |   -0.106 | 
     | REF_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | REF_CLK__L2_I0                               | A v -> Y ^  | CLKINVX16M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | refmux/U1                                    | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L1_I0                             | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L2_I0                             | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L3_I0                             | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L4_I0                             | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L5_I0                             | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L6_I0                             | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L7_I0                             | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | fifo/read_synch/\internal_pointer_reg[2]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.153 |   0.153 |    0.047 | 
     | fifo/read_synch/\synchronized_pointer_reg[2] | D ^         | SDFFRQX2M  | 0.043 | 0.000 |   0.153 |    0.047 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | REF_CLK ^  |            | 0.050 |       |   0.000 |    0.106 | 
     | REF_CLK__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | REF_CLK__L2_I0                               | A v -> Y ^ | CLKINVX16M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | refmux/U1                                    | A ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L1_I0                             | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L2_I0                             | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L3_I0                             | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L4_I0                             | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L5_I0                             | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L6_I0                             | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L7_I0                             | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | fifo/read_synch/\synchronized_pointer_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.106 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin fifo/mem/\mem_reg[7][4] /CK 
Endpoint:   fifo/mem/\mem_reg[7][4] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[7][3] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.147
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L6_I0        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L7_I0        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | fifo/mem/\mem_reg[7][3] | CK ^ -> Q ^ | SDFFQX2M   | 0.056 | 0.147 |   0.147 |    0.041 | 
     | fifo/mem/\mem_reg[7][4] | SI ^        | SDFFQX2M   | 0.056 | 0.000 |   0.147 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L6_I0        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L7_I0        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | fifo/mem/\mem_reg[7][4] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.106 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin fifo/mem/\mem_reg[3][1] /CK 
Endpoint:   fifo/mem/\mem_reg[3][1] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[3][0] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.147
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L6_I2        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L7_I3        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | fifo/mem/\mem_reg[3][0] | CK ^ -> Q ^ | SDFFQX2M   | 0.055 | 0.147 |   0.147 |    0.041 | 
     | fifo/mem/\mem_reg[3][1] | SI ^        | SDFFQX2M   | 0.055 | 0.000 |   0.147 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L6_I2        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L7_I3        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | fifo/mem/\mem_reg[3][1] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.106 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin fifo/read_synch/\synchronized_pointer_reg[3] /
CK 
Endpoint:   fifo/read_synch/\synchronized_pointer_reg[3] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: fifo/read_synch/\internal_pointer_reg[3] /Q     (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.153
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | REF_CLK ^   |            | 0.050 |       |   0.000 |   -0.106 | 
     | REF_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | REF_CLK__L2_I0                               | A v -> Y ^  | CLKINVX16M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | refmux/U1                                    | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L1_I0                             | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L2_I0                             | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L3_I0                             | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L4_I0                             | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L5_I0                             | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L6_I1                             | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L7_I2                             | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | fifo/read_synch/\internal_pointer_reg[3]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.153 |   0.153 |    0.047 | 
     | fifo/read_synch/\synchronized_pointer_reg[3] | D ^         | SDFFRQX2M  | 0.043 | 0.000 |   0.153 |    0.047 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | REF_CLK ^  |            | 0.050 |       |   0.000 |    0.106 | 
     | REF_CLK__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | REF_CLK__L2_I0                               | A v -> Y ^ | CLKINVX16M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | refmux/U1                                    | A ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L1_I0                             | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L2_I0                             | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L3_I0                             | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L4_I0                             | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L5_I0                             | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L6_I1                             | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L7_I2                             | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | fifo/read_synch/\synchronized_pointer_reg[3] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.106 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin fifo/mem/\mem_reg[6][5] /CK 
Endpoint:   fifo/mem/\mem_reg[6][5] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[6][4] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.147
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L6_I0        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L7_I0        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | fifo/mem/\mem_reg[6][4] | CK ^ -> Q ^ | SDFFQX2M   | 0.056 | 0.147 |   0.147 |    0.041 | 
     | fifo/mem/\mem_reg[6][5] | SI ^        | SDFFQX2M   | 0.056 | 0.000 |   0.147 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L6_I0        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L7_I0        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | fifo/mem/\mem_reg[6][5] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.106 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin fifo/mem/\mem_reg[0][5] /CK 
Endpoint:   fifo/mem/\mem_reg[0][5] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[0][4] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.147
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L6_I2        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L7_I4        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | fifo/mem/\mem_reg[0][4] | CK ^ -> Q ^ | SDFFQX2M   | 0.056 | 0.147 |   0.147 |    0.041 | 
     | fifo/mem/\mem_reg[0][5] | SI ^        | SDFFQX2M   | 0.056 | 0.000 |   0.147 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L6_I0        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L7_I0        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | fifo/mem/\mem_reg[0][5] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.106 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin fifo/mem/\mem_reg[1][0] /CK 
Endpoint:   fifo/mem/\mem_reg[1][0] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[0][7] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.147
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L6_I2        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L7_I3        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | fifo/mem/\mem_reg[0][7] | CK ^ -> Q ^ | SDFFQX2M   | 0.056 | 0.147 |   0.147 |    0.041 | 
     | fifo/mem/\mem_reg[1][0] | SI ^        | SDFFQX2M   | 0.056 | 0.000 |   0.147 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L6_I2        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L7_I3        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | fifo/mem/\mem_reg[1][0] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.106 | 
     +----------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin fifo/mem/\mem_reg[4][0] /CK 
Endpoint:   fifo/mem/\mem_reg[4][0] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[3][7] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.147
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L6_I2        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L7_I3        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | fifo/mem/\mem_reg[3][7] | CK ^ -> Q ^ | SDFFQX2M   | 0.056 | 0.147 |   0.147 |    0.041 | 
     | fifo/mem/\mem_reg[4][0] | SI ^        | SDFFQX2M   | 0.056 | 0.000 |   0.147 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L6_I2        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L7_I3        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | fifo/mem/\mem_reg[4][0] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.106 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin fifo/mem/\mem_reg[1][5] /CK 
Endpoint:   fifo/mem/\mem_reg[1][5] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[1][4] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.147
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L6_I2        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L7_I4        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | fifo/mem/\mem_reg[1][4] | CK ^ -> Q ^ | SDFFQX2M   | 0.056 | 0.147 |   0.147 |    0.041 | 
     | fifo/mem/\mem_reg[1][5] | SI ^        | SDFFQX2M   | 0.056 | 0.000 |   0.147 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L6_I2        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L7_I4        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | fifo/mem/\mem_reg[1][5] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.106 | 
     +----------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin fifo/mem/\mem_reg[5][1] /CK 
Endpoint:   fifo/mem/\mem_reg[5][1] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[5][0] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.147
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L6_I0        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L7_I0        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | fifo/mem/\mem_reg[5][0] | CK ^ -> Q ^ | SDFFQX2M   | 0.056 | 0.147 |   0.147 |    0.041 | 
     | fifo/mem/\mem_reg[5][1] | SI ^        | SDFFQX2M   | 0.056 | 0.000 |   0.147 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L6_I0        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L7_I0        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | fifo/mem/\mem_reg[5][1] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.106 | 
     +----------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin data_synch/ex_enable_reg/CK 
Endpoint:   data_synch/ex_enable_reg/SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: data_synch/enable_reg/Q     (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.147
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L2_I0          | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L3_I0          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L4_I0          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L5_I0          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L6_I0          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L7_I0          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L8_I0          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | refmux/U1                | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L1_I0         | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L2_I0         | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L3_I0         | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L4_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L5_I0         | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L6_I1         | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L7_I2         | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | data_synch/enable_reg    | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.147 |   0.147 |    0.041 | 
     | data_synch/ex_enable_reg | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.147 |    0.041 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.050 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L3_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L4_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L5_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L6_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L7_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L8_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | refmux/U1                | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L1_I0         | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L2_I0         | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L3_I0         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L5_I0         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L6_I1         | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L7_I2         | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | data_synch/ex_enable_reg | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.106 | 
     +-----------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin fifo/mem/\mem_reg[3][5] /CK 
Endpoint:   fifo/mem/\mem_reg[3][5] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[3][4] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.148
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L6_I2        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L7_I4        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | fifo/mem/\mem_reg[3][4] | CK ^ -> Q ^ | SDFFQX2M   | 0.057 | 0.147 |   0.147 |    0.041 | 
     | fifo/mem/\mem_reg[3][5] | SI ^        | SDFFQX2M   | 0.057 | 0.000 |   0.148 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L6_I2        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L7_I4        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | fifo/mem/\mem_reg[3][5] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.106 | 
     +----------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin fifo/write_synch/\internal_pointer_reg[2] /CK 
Endpoint:   fifo/write_synch/\internal_pointer_reg[2] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: fifo/write_synch/\internal_pointer_reg[1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.147
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L11_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L12_I0                          | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | txmux/U1                                  | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | tx_clock__L1_I0                           | A ^ -> Y v  | CLKINVX6M  | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | tx_clock__L2_I0                           | A v -> Y v  | BUFX20M    | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | tx_clock__L3_I0                           | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | fifo/write_synch/\internal_pointer_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.147 |   0.147 |    0.040 | 
     | fifo/write_synch/\internal_pointer_reg[2] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.147 |    0.041 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.050 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L11_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L12_I0                          | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | txmux/U1                                  | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.106 | 
     | tx_clock__L1_I0                           | A ^ -> Y v | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.106 | 
     | tx_clock__L2_I0                           | A v -> Y v | BUFX20M    | 0.050 | 0.000 |   0.000 |    0.106 | 
     | tx_clock__L3_I0                           | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | fifo/write_synch/\internal_pointer_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.106 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin fifo/mem/\mem_reg[2][4] /CK 
Endpoint:   fifo/mem/\mem_reg[2][4] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[2][3] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.148
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L6_I2        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ref_clock__L7_I4        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | fifo/mem/\mem_reg[2][3] | CK ^ -> Q ^ | SDFFQX2M   | 0.057 | 0.148 |   0.148 |    0.041 | 
     | fifo/mem/\mem_reg[2][4] | SI ^        | SDFFQX2M   | 0.057 | 0.000 |   0.148 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L6_I2        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ref_clock__L7_I4        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | fifo/mem/\mem_reg[2][4] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.106 | 
     +----------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin fifo/mem/\mem_reg[1][4] /CK 
Endpoint:   fifo/mem/\mem_reg[1][4] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[1][3] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.148
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ref_clock__L6_I2        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ref_clock__L7_I4        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | fifo/mem/\mem_reg[1][3] | CK ^ -> Q ^ | SDFFQX2M   | 0.058 | 0.148 |   0.148 |    0.041 | 
     | fifo/mem/\mem_reg[1][4] | SI ^        | SDFFQX2M   | 0.058 | 0.000 |   0.148 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ref_clock__L6_I2        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ref_clock__L7_I4        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | fifo/mem/\mem_reg[1][4] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.107 | 
     +----------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin fifo/mem/\mem_reg[2][1] /CK 
Endpoint:   fifo/mem/\mem_reg[2][1] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[2][0] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.148
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ref_clock__L6_I2        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ref_clock__L7_I3        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | fifo/mem/\mem_reg[2][0] | CK ^ -> Q ^ | SDFFQX2M   | 0.057 | 0.148 |   0.148 |    0.041 | 
     | fifo/mem/\mem_reg[2][1] | SI ^        | SDFFQX2M   | 0.057 | 0.000 |   0.148 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ref_clock__L6_I2        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ref_clock__L7_I4        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | fifo/mem/\mem_reg[2][1] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.107 | 
     +----------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin fifo/mem/\mem_reg[2][6] /CK 
Endpoint:   fifo/mem/\mem_reg[2][6] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[2][5] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.148
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ref_clock__L6_I2        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ref_clock__L7_I4        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | fifo/mem/\mem_reg[2][5] | CK ^ -> Q ^ | SDFFQX2M   | 0.057 | 0.148 |   0.148 |    0.041 | 
     | fifo/mem/\mem_reg[2][6] | SI ^        | SDFFQX2M   | 0.057 | 0.000 |   0.148 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ref_clock__L6_I2        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ref_clock__L7_I4        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | fifo/mem/\mem_reg[2][6] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.107 | 
     +----------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin fifo/mem/\mem_reg[2][2] /CK 
Endpoint:   fifo/mem/\mem_reg[2][2] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[2][1] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.149
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ref_clock__L6_I2        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ref_clock__L7_I4        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | fifo/mem/\mem_reg[2][1] | CK ^ -> Q ^ | SDFFQX2M   | 0.058 | 0.148 |   0.148 |    0.041 | 
     | fifo/mem/\mem_reg[2][2] | SI ^        | SDFFQX2M   | 0.058 | 0.000 |   0.149 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ref_clock__L6_I2        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ref_clock__L7_I4        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | fifo/mem/\mem_reg[2][2] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.107 | 
     +----------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin fifo/mem/\mem_reg[6][1] /CK 
Endpoint:   fifo/mem/\mem_reg[6][1] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[6][0] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.149
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L6_I0        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L7_I0        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | fifo/mem/\mem_reg[6][0] | CK ^ -> Q ^ | SDFFQX2M   | 0.058 | 0.148 |   0.148 |    0.041 | 
     | fifo/mem/\mem_reg[6][1] | SI ^        | SDFFQX2M   | 0.058 | 0.000 |   0.149 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L6_I0        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L7_I0        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | fifo/mem/\mem_reg[6][1] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.108 | 
     +----------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin fifo/mem/\mem_reg[2][0] /CK 
Endpoint:   fifo/mem/\mem_reg[2][0] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[1][7] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.149
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L6_I2        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L7_I4        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | fifo/mem/\mem_reg[1][7] | CK ^ -> Q ^ | SDFFQX2M   | 0.058 | 0.148 |   0.148 |    0.041 | 
     | fifo/mem/\mem_reg[2][0] | SI ^        | SDFFQX2M   | 0.058 | 0.000 |   0.149 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L6_I2        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L7_I3        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | fifo/mem/\mem_reg[2][0] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.108 | 
     +----------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin fifo/mem/\mem_reg[7][1] /CK 
Endpoint:   fifo/mem/\mem_reg[7][1] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[7][0] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.149
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L6_I0        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L7_I0        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | fifo/mem/\mem_reg[7][0] | CK ^ -> Q ^ | SDFFQX2M   | 0.058 | 0.148 |   0.148 |    0.041 | 
     | fifo/mem/\mem_reg[7][1] | SI ^        | SDFFQX2M   | 0.058 | 0.000 |   0.149 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L6_I2        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L7_I3        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | fifo/mem/\mem_reg[7][1] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.108 | 
     +----------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin fifo/write_synch/\synchronized_pointer_reg[3] /
CK 
Endpoint:   fifo/write_synch/\synchronized_pointer_reg[3] /D (^) checked with  
leading edge of 'TX_CLK'
Beginpoint: fifo/write_synch/\internal_pointer_reg[3] /Q     (^) triggered by  
leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.155
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                               |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     | u0/U34                                        | Y ^         |               | 0.050 |       |   0.000 |   -0.108 | 
     | u0                                            | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.000 |   -0.108 | 
     | txmux/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | tx_clock__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | tx_clock__L2_I0                               | A v -> Y v  | BUFX20M       | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | tx_clock__L3_I0                               | A v -> Y ^  | CLKINVX32M    | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | fifo/write_synch/\internal_pointer_reg[3]     | CK ^ -> Q ^ | SDFFRQX2M     | 0.046 | 0.154 |   0.154 |    0.047 | 
     | fifo/write_synch/\synchronized_pointer_reg[3] | D ^         | SDFFRQX2M     | 0.046 | 0.000 |   0.155 |    0.047 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                               |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     | u0/U34                                        | Y ^         |               | 0.050 |       |   0.000 |    0.108 | 
     | u0                                            | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.000 |    0.108 | 
     | txmux/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.050 | 0.000 |   0.000 |    0.108 | 
     | tx_clock__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.050 | 0.000 |   0.000 |    0.108 | 
     | tx_clock__L2_I0                               | A v -> Y v  | BUFX20M       | 0.050 | 0.000 |   0.000 |    0.108 | 
     | tx_clock__L3_I0                               | A v -> Y ^  | CLKINVX32M    | 0.050 | 0.000 |   0.000 |    0.108 | 
     | fifo/write_synch/\synchronized_pointer_reg[3] | CK ^        | SDFFRQX2M     | 0.050 | 0.000 |   0.000 |    0.108 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin fifo/read_synch/\internal_pointer_reg[1] /CK 
Endpoint:   fifo/read_synch/\internal_pointer_reg[1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: fifo/read_synch/\internal_pointer_reg[0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.148
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L2_I0                          | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L3_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L4_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L5_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L6_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L7_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L8_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | refmux/U1                                | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L1_I0                         | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L2_I0                         | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L3_I0                         | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L4_I0                         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L5_I0                         | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L6_I0                         | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L7_I0                         | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | fifo/read_synch/\internal_pointer_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.148 |   0.148 |    0.040 | 
     | fifo/read_synch/\internal_pointer_reg[1] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   0.148 |    0.040 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.050 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L2_I0                          | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L3_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L4_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L5_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L6_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L7_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L8_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | refmux/U1                                | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L1_I0                         | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L2_I0                         | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L3_I0                         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L4_I0                         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L5_I0                         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L6_I0                         | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L7_I0                         | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | fifo/read_synch/\internal_pointer_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.108 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin u2/SYNC_RST_reg/CK 
Endpoint:   u2/SYNC_RST_reg/D (^) checked with  leading edge of 'REF_CLK'
Beginpoint: u2/internal_reg/Q (^) triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.043
  Arrival Time                  0.152
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | REF_CLK ^   |            | 0.050 |       |   0.000 |   -0.108 | 
     | REF_CLK__L1_I0   | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | REF_CLK__L2_I0   | A v -> Y ^  | CLKINVX16M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | refmux/U1        | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L1_I0 | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L2_I0 | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L3_I0 | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L4_I0 | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L5_I0 | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L6_I1 | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L7_I2 | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | u2/internal_reg  | CK ^ -> Q ^ | SDFFRQX2M  | 0.041 | 0.151 |   0.151 |    0.043 | 
     | u2/SYNC_RST_reg  | D ^         | SDFFRQX1M  | 0.041 | 0.000 |   0.152 |    0.043 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | REF_CLK ^  |            | 0.050 |       |   0.000 |    0.108 | 
     | REF_CLK__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | REF_CLK__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | refmux/U1        | A ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L1_I0 | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L2_I0 | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L3_I0 | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L4_I0 | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L5_I0 | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L6_I1 | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L7_I2 | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | u2/SYNC_RST_reg  | CK ^       | SDFFRQX1M  | 0.050 | 0.000 |   0.000 |    0.108 | 
     +---------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin fifo/write_synch/\synchronized_pointer_reg[2] /
CK 
Endpoint:   fifo/write_synch/\synchronized_pointer_reg[2] /D (^) checked with  
leading edge of 'TX_CLK'
Beginpoint: fifo/write_synch/\internal_pointer_reg[2] /Q     (^) triggered by  
leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.155
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                               |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     | u0/U34                                        | Y ^         |               | 0.050 |       |   0.000 |   -0.108 | 
     | u0                                            | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.000 |   -0.108 | 
     | txmux/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | tx_clock__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | tx_clock__L2_I0                               | A v -> Y v  | BUFX20M       | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | tx_clock__L3_I0                               | A v -> Y ^  | CLKINVX32M    | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | fifo/write_synch/\internal_pointer_reg[2]     | CK ^ -> Q ^ | SDFFRQX2M     | 0.047 | 0.155 |   0.155 |    0.047 | 
     | fifo/write_synch/\synchronized_pointer_reg[2] | D ^         | SDFFRQX2M     | 0.047 | 0.000 |   0.155 |    0.047 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                               |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     | u0/U34                                        | Y ^         |               | 0.050 |       |   0.000 |    0.108 | 
     | u0                                            | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.000 |    0.108 | 
     | txmux/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.050 | 0.000 |   0.000 |    0.108 | 
     | tx_clock__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.050 | 0.000 |   0.000 |    0.108 | 
     | tx_clock__L2_I0                               | A v -> Y v  | BUFX20M       | 0.050 | 0.000 |   0.000 |    0.108 | 
     | tx_clock__L3_I0                               | A v -> Y ^  | CLKINVX32M    | 0.050 | 0.000 |   0.000 |    0.108 | 
     | fifo/write_synch/\synchronized_pointer_reg[2] | CK ^        | SDFFRQX2M     | 0.050 | 0.000 |   0.000 |    0.108 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin fifo/mem/\mem_reg[4][6] /CK 
Endpoint:   fifo/mem/\mem_reg[4][6] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[4][5] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.149
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L6_I0        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L7_I0        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | fifo/mem/\mem_reg[4][5] | CK ^ -> Q ^ | SDFFQX2M   | 0.060 | 0.149 |   0.149 |    0.041 | 
     | fifo/mem/\mem_reg[4][6] | SI ^        | SDFFQX2M   | 0.060 | 0.000 |   0.149 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L6_I0        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L7_I0        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | fifo/mem/\mem_reg[4][6] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.108 | 
     +----------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin fifo/mem/\mem_reg[4][4] /CK 
Endpoint:   fifo/mem/\mem_reg[4][4] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[4][3] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.150
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L6_I0        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | ref_clock__L7_I0        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | fifo/mem/\mem_reg[4][3] | CK ^ -> Q ^ | SDFFQX2M   | 0.060 | 0.149 |   0.149 |    0.041 | 
     | fifo/mem/\mem_reg[4][4] | SI ^        | SDFFQX2M   | 0.060 | 0.000 |   0.150 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L6_I0        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | ref_clock__L7_I0        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | fifo/mem/\mem_reg[4][4] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.108 | 
     +----------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin fifo/mem/\mem_reg[5][7] /CK 
Endpoint:   fifo/mem/\mem_reg[5][7] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[5][6] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.150
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L6_I0        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L7_I0        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | fifo/mem/\mem_reg[5][6] | CK ^ -> Q ^ | SDFFQX2M   | 0.060 | 0.150 |   0.150 |    0.041 | 
     | fifo/mem/\mem_reg[5][7] | SI ^        | SDFFQX1M   | 0.060 | 0.000 |   0.150 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L6_I0        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L7_I0        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | fifo/mem/\mem_reg[5][7] | CK ^       | SDFFQX1M   | 0.050 | 0.000 |   0.000 |    0.109 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin fifo/read_synch/\internal_pointer_reg[0] /CK 
Endpoint:   fifo/read_synch/\internal_pointer_reg[0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: fifo/mem/\mem_reg[7][7] /Q                   (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.148
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L2_I0                          | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L3_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L4_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L5_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L6_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L7_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L8_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | refmux/U1                                | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L1_I0                         | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L2_I0                         | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L3_I0                         | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L4_I0                         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L5_I0                         | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L6_I0                         | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L7_I0                         | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | fifo/mem/\mem_reg[7][7]                  | CK ^ -> Q ^ | SDFFQX2M   | 0.057 | 0.148 |   0.148 |    0.039 | 
     | fifo/read_synch/\internal_pointer_reg[0] | SI ^        | SDFFRQX2M  | 0.057 | 0.000 |   0.148 |    0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.050 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L2_I0                          | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L3_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L4_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L5_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L6_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L7_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L8_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | refmux/U1                                | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L1_I0                         | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L2_I0                         | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L3_I0                         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L4_I0                         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L5_I0                         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L6_I0                         | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L7_I0                         | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | fifo/read_synch/\internal_pointer_reg[0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.109 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin fifo/mem/\mem_reg[1][7] /CK 
Endpoint:   fifo/mem/\mem_reg[1][7] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[1][6] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.150
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L6_I2        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L7_I4        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | fifo/mem/\mem_reg[1][6] | CK ^ -> Q ^ | SDFFQX2M   | 0.060 | 0.150 |   0.150 |    0.041 | 
     | fifo/mem/\mem_reg[1][7] | SI ^        | SDFFQX2M   | 0.060 | 0.000 |   0.150 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L6_I2        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L7_I4        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | fifo/mem/\mem_reg[1][7] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.109 | 
     +----------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin fifo/read_synch/\internal_pointer_reg[2] /CK 
Endpoint:   fifo/read_synch/\internal_pointer_reg[2] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: fifo/read_synch/\internal_pointer_reg[1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.149
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L2_I0                          | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L3_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L4_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L5_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L6_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L7_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L8_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | refmux/U1                                | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L1_I0                         | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L2_I0                         | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L3_I0                         | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L4_I0                         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L5_I0                         | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L6_I0                         | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L7_I0                         | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | fifo/read_synch/\internal_pointer_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.149 |   0.149 |    0.040 | 
     | fifo/read_synch/\internal_pointer_reg[2] | SI ^        | SDFFRQX2M  | 0.038 | 0.000 |   0.149 |    0.040 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.050 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L2_I0                          | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L3_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L4_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L5_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L6_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L7_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L8_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | refmux/U1                                | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L1_I0                         | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L2_I0                         | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L3_I0                         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L4_I0                         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L5_I0                         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L6_I0                         | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L7_I0                         | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | fifo/read_synch/\internal_pointer_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.109 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin fifo/mem/\mem_reg[2][3] /CK 
Endpoint:   fifo/mem/\mem_reg[2][3] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[2][2] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.150
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L6_I2        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L7_I4        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | fifo/mem/\mem_reg[2][2] | CK ^ -> Q ^ | SDFFQX2M   | 0.061 | 0.150 |   0.150 |    0.041 | 
     | fifo/mem/\mem_reg[2][3] | SI ^        | SDFFQX2M   | 0.061 | 0.000 |   0.150 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L6_I2        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L7_I4        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | fifo/mem/\mem_reg[2][3] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.109 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin fifo/mem/\mem_reg[2][7] /CK 
Endpoint:   fifo/mem/\mem_reg[2][7] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[2][6] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.150
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L6_I2        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | ref_clock__L7_I4        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | fifo/mem/\mem_reg[2][6] | CK ^ -> Q ^ | SDFFQX2M   | 0.061 | 0.150 |   0.150 |    0.041 | 
     | fifo/mem/\mem_reg[2][7] | SI ^        | SDFFQX2M   | 0.061 | 0.000 |   0.150 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L6_I2        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | ref_clock__L7_I3        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | fifo/mem/\mem_reg[2][7] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.109 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin fifo/mem/\mem_reg[6][2] /CK 
Endpoint:   fifo/mem/\mem_reg[6][2] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[6][1] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.151
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.110 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | ref_clock__L1_I0        | A ^ -> Y v  | CLKINVX12M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | ref_clock__L2_I0        | A v -> Y v  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | ref_clock__L5_I0        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | ref_clock__L6_I0        | A ^ -> Y v  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | ref_clock__L7_I0        | A v -> Y ^  | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | fifo/mem/\mem_reg[6][1] | CK ^ -> Q ^ | SDFFQX2M   | 0.062 | 0.151 |   0.151 |    0.041 | 
     | fifo/mem/\mem_reg[6][2] | SI ^        | SDFFQX2M   | 0.062 | 0.000 |   0.151 |    0.041 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.110 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX12M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | ref_clock__L6_I0        | A ^ -> Y v | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | ref_clock__L7_I0        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | fifo/mem/\mem_reg[6][2] | CK ^       | SDFFQX2M   | 0.050 | 0.000 |   0.000 |    0.110 | 
     +----------------------------------------------------------------------------------------+ 

