Classic Timing Analyzer report for Ozy_Janus
Wed Sep 26 22:10:35 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'CLK_12MHZ'
  7. Clock Setup: 'PCLK_12MHZ'
  8. Clock Setup: 'SPI_SCK'
  9. Clock Setup: 'FX2_CLK'
 10. Clock Hold: 'IFCLK'
 11. Clock Hold: 'CLK_12MHZ'
 12. Clock Hold: 'PCLK_12MHZ'
 13. Clock Hold: 'SPI_SCK'
 14. Clock Hold: 'FX2_CLK'
 15. tsu
 16. tco
 17. tpd
 18. th
 19. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                    ; To                                                                                                                                                    ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 10.081 ns                        ; GPIO[20]                                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]                                                                                               ; --         ; SPI_SCK    ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 19.151 ns                        ; I2SAudioOut:I2SAO|outbit_o                              ; CDIN                                                                                                                                                  ; IFCLK      ; --         ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 8.334 ns                         ; CLK_12MHZ                                               ; CLK_MCLK                                                                                                                                              ; --         ; --         ; 0            ;
; Worst-case th                ; N/A       ; None                             ; 4.891 ns                         ; DOUT                                                    ; q[0]                                                                                                                                                  ; --         ; IFCLK      ; 0            ;
; Clock Setup: 'IFCLK'         ; 3.714 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 58.41 MHz ( period = 17.119 ns ) ; AD_state[0]_OTERM497                                    ; register[1]                                                                                                                                           ; IFCLK      ; IFCLK      ; 0            ;
; Clock Setup: 'SPI_SCK'       ; 12.919 ns ; 48.00 MHz ( period = 20.833 ns ) ; 126.36 MHz ( period = 7.914 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]                                                                                               ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 16.873 ns ; 48.00 MHz ( period = 20.833 ns ) ; 252.53 MHz ( period = 3.960 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]                                                                                                ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Clock Setup: 'PCLK_12MHZ'    ; 34.139 ns ; 12.50 MHz ( period = 80.000 ns ) ; 85.31 MHz ( period = 11.722 ns ) ; Tx_fifo_enable                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1 ; PCLK_12MHZ ; PCLK_12MHZ ; 0            ;
; Clock Setup: 'CLK_12MHZ'     ; 34.829 ns ; 12.29 MHz ( period = 81.380 ns ) ; 85.31 MHz ( period = 11.722 ns ) ; Tx_fifo_enable                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1 ; CLK_12MHZ  ; CLK_12MHZ  ; 0            ;
; Clock Hold: 'IFCLK'          ; -2.541 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; AD_state[0]_OTERM495                                    ; AD_state[0]_OTERM495                                                                                                                                  ; IFCLK      ; IFCLK      ; 17           ;
; Clock Hold: 'CLK_12MHZ'      ; -2.240 ns ; 12.29 MHz ( period = 81.380 ns ) ; N/A                              ; AD_state[0]_OTERM495                                    ; AD_state[0]_OTERM495                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ  ; 1            ;
; Clock Hold: 'PCLK_12MHZ'     ; -2.240 ns ; 12.50 MHz ( period = 80.000 ns ) ; N/A                              ; AD_state[0]_OTERM495                                    ; AD_state[0]_OTERM495                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 1            ;
; Clock Hold: 'SPI_SCK'        ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                                                    ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 1.199 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2                                                                                                 ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                         ;                                                                                                                                                       ;            ;            ; 19           ;
+------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                             ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                      ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Device Name                                           ; EP2C8Q208C8        ;                 ;                         ;             ;
; Timing Models                                         ; Final              ;                 ;                         ;             ;
; Default hold multicycle                               ; Same as Multicycle ;                 ;                         ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                         ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                         ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                         ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                         ;             ;
; fmax Requirement                                      ; 48 MHz             ;                 ;                         ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                         ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                         ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;                 ;                         ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                         ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                         ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                         ;             ;
; Number of paths to report                             ; 200                ;                 ;                         ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                         ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                         ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                         ;             ;
; Clock Settings                                        ; BCLK to AK5394A    ;                 ; BCLK                    ;             ;
; Clock Settings                                        ; CBCLK to TLV320    ;                 ; CBCLK                   ;             ;
; Clock Settings                                        ; CLK_12MHZ          ;                 ; CLK_12MHZ               ;             ;
; Clock Settings                                        ; CLRCLK to TLV320   ;                 ; CLRCLK                  ;             ;
; Clock Settings                                        ; 48MHz clock        ;                 ; IFCLK                   ;             ;
; Clock Settings                                        ; LRCLK to AD5394A   ;                 ; LRCLK                   ;             ;
; Clock Settings                                        ; PCLK_12MHZ         ;                 ; PCLK_12MHZ              ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe3|dffe4a ; dcfifo_6ae1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe6|dffe7a ; dcfifo_6ae1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a ; dcfifo_ege1 ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                   ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; 48MHz clock        ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_12MHZ       ; CLK_12MHZ          ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; PCLK_12MHZ      ; PCLK_12MHZ         ; User Pin      ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK to AK5394A    ; Internal Node ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 1                   ; AUTO   ;              ;
; LRCLK           ; LRCLK to AD5394A   ; Internal Node ; 0.19 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 64                  ; AUTO   ;              ;
; CBCLK           ; CBCLK to TLV320    ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 4                   ; AUTO   ;              ;
; CLRCLK          ; CLRCLK to TLV320   ; Internal Node ; 0.05 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 256                 ; AUTO   ;              ;
; SPI_SCK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                              ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 3.714 ns                                ; 58.41 MHz ( period = 17.119 ns )                    ; AD_state[0]_OTERM497                                                              ; register[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.525 ns                 ; 13.811 ns               ;
; 3.850 ns                                ; 58.88 MHz ( period = 16.983 ns )                    ; AD_state[0]_OTERM497                                                              ; register[13]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.511 ns                 ; 13.661 ns               ;
; 3.895 ns                                ; 59.04 MHz ( period = 16.938 ns )                    ; AD_state[0]_OTERM497                                                              ; register[12]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.530 ns                 ; 13.635 ns               ;
; 3.900 ns                                ; 59.06 MHz ( period = 16.933 ns )                    ; AD_state[0]_OTERM499                                                              ; register[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.525 ns                 ; 13.625 ns               ;
; 3.914 ns                                ; 59.11 MHz ( period = 16.919 ns )                    ; AD_state[0]_OTERM501                                                              ; register[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.525 ns                 ; 13.611 ns               ;
; 3.940 ns                                ; 59.20 MHz ( period = 16.893 ns )                    ; AD_state[0]_OTERM497                                                              ; register[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.500 ns                 ; 13.560 ns               ;
; 3.954 ns                                ; 59.25 MHz ( period = 16.879 ns )                    ; AD_state[0]_OTERM497                                                              ; register[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.511 ns                 ; 13.557 ns               ;
; 3.957 ns                                ; 59.26 MHz ( period = 16.876 ns )                    ; AD_state[0]_OTERM497                                                              ; register[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.530 ns                 ; 13.573 ns               ;
; 4.036 ns                                ; 59.53 MHz ( period = 16.797 ns )                    ; AD_state[0]_OTERM499                                                              ; register[13]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.511 ns                 ; 13.475 ns               ;
; 4.050 ns                                ; 59.58 MHz ( period = 16.783 ns )                    ; AD_state[0]_OTERM501                                                              ; register[13]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.511 ns                 ; 13.461 ns               ;
; 4.081 ns                                ; 59.69 MHz ( period = 16.752 ns )                    ; AD_state[0]_OTERM499                                                              ; register[12]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.530 ns                 ; 13.449 ns               ;
; 4.095 ns                                ; 59.74 MHz ( period = 16.738 ns )                    ; AD_state[0]_OTERM501                                                              ; register[12]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.530 ns                 ; 13.435 ns               ;
; 4.126 ns                                ; 59.86 MHz ( period = 16.707 ns )                    ; AD_state[0]_OTERM499                                                              ; register[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.500 ns                 ; 13.374 ns               ;
; 4.140 ns                                ; 59.91 MHz ( period = 16.693 ns )                    ; AD_state[0]_OTERM501                                                              ; register[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.500 ns                 ; 13.360 ns               ;
; 4.140 ns                                ; 59.91 MHz ( period = 16.693 ns )                    ; AD_state[0]_OTERM499                                                              ; register[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.511 ns                 ; 13.371 ns               ;
; 4.143 ns                                ; 59.92 MHz ( period = 16.690 ns )                    ; AD_state[0]_OTERM499                                                              ; register[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.530 ns                 ; 13.387 ns               ;
; 4.154 ns                                ; 59.96 MHz ( period = 16.679 ns )                    ; AD_state[0]_OTERM501                                                              ; register[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.511 ns                 ; 13.357 ns               ;
; 4.157 ns                                ; 59.97 MHz ( period = 16.676 ns )                    ; AD_state[0]_OTERM501                                                              ; register[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.530 ns                 ; 13.373 ns               ;
; 4.208 ns                                ; 60.15 MHz ( period = 16.625 ns )                    ; AD_state[0]_OTERM497                                                              ; register[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.533 ns                 ; 13.325 ns               ;
; 4.254 ns                                ; 81.14 MHz ( period = 12.324 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.178 ns                  ; 2.924 ns                ;
; 4.254 ns                                ; 81.14 MHz ( period = 12.324 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.198 ns                  ; 2.944 ns                ;
; 4.254 ns                                ; 81.14 MHz ( period = 12.324 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.198 ns                  ; 2.944 ns                ;
; 4.254 ns                                ; 81.14 MHz ( period = 12.324 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.198 ns                  ; 2.944 ns                ;
; 4.254 ns                                ; 81.14 MHz ( period = 12.324 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.198 ns                  ; 2.944 ns                ;
; 4.254 ns                                ; 81.14 MHz ( period = 12.324 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.198 ns                  ; 2.944 ns                ;
; 4.254 ns                                ; 81.14 MHz ( period = 12.324 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.198 ns                  ; 2.944 ns                ;
; 4.254 ns                                ; 81.14 MHz ( period = 12.324 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.198 ns                  ; 2.944 ns                ;
; 4.254 ns                                ; 81.14 MHz ( period = 12.324 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.198 ns                  ; 2.944 ns                ;
; 4.254 ns                                ; 81.14 MHz ( period = 12.324 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.198 ns                  ; 2.944 ns                ;
; 4.254 ns                                ; 81.14 MHz ( period = 12.324 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.198 ns                  ; 2.944 ns                ;
; 4.254 ns                                ; 81.14 MHz ( period = 12.324 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.198 ns                  ; 2.944 ns                ;
; 4.254 ns                                ; 81.14 MHz ( period = 12.324 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.178 ns                  ; 2.924 ns                ;
; 4.254 ns                                ; 81.14 MHz ( period = 12.324 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.198 ns                  ; 2.944 ns                ;
; 4.267 ns                                ; 81.31 MHz ( period = 12.298 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 2.907 ns                ;
; 4.267 ns                                ; 81.31 MHz ( period = 12.298 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.194 ns                  ; 2.927 ns                ;
; 4.267 ns                                ; 81.31 MHz ( period = 12.298 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.194 ns                  ; 2.927 ns                ;
; 4.267 ns                                ; 81.31 MHz ( period = 12.298 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.194 ns                  ; 2.927 ns                ;
; 4.267 ns                                ; 81.31 MHz ( period = 12.298 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.194 ns                  ; 2.927 ns                ;
; 4.267 ns                                ; 81.31 MHz ( period = 12.298 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.194 ns                  ; 2.927 ns                ;
; 4.267 ns                                ; 81.31 MHz ( period = 12.298 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.194 ns                  ; 2.927 ns                ;
; 4.267 ns                                ; 81.31 MHz ( period = 12.298 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.194 ns                  ; 2.927 ns                ;
; 4.267 ns                                ; 81.31 MHz ( period = 12.298 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.194 ns                  ; 2.927 ns                ;
; 4.267 ns                                ; 81.31 MHz ( period = 12.298 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.194 ns                  ; 2.927 ns                ;
; 4.267 ns                                ; 81.31 MHz ( period = 12.298 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.194 ns                  ; 2.927 ns                ;
; 4.267 ns                                ; 81.31 MHz ( period = 12.298 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.194 ns                  ; 2.927 ns                ;
; 4.267 ns                                ; 81.31 MHz ( period = 12.298 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 2.907 ns                ;
; 4.267 ns                                ; 81.31 MHz ( period = 12.298 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.194 ns                  ; 2.927 ns                ;
; 4.286 ns                                ; 81.57 MHz ( period = 12.260 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.175 ns                  ; 2.889 ns                ;
; 4.286 ns                                ; 81.57 MHz ( period = 12.260 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.195 ns                  ; 2.909 ns                ;
; 4.286 ns                                ; 81.57 MHz ( period = 12.260 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.195 ns                  ; 2.909 ns                ;
; 4.286 ns                                ; 81.57 MHz ( period = 12.260 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.195 ns                  ; 2.909 ns                ;
; 4.286 ns                                ; 81.57 MHz ( period = 12.260 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.195 ns                  ; 2.909 ns                ;
; 4.286 ns                                ; 81.57 MHz ( period = 12.260 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.195 ns                  ; 2.909 ns                ;
; 4.286 ns                                ; 81.57 MHz ( period = 12.260 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.195 ns                  ; 2.909 ns                ;
; 4.286 ns                                ; 81.57 MHz ( period = 12.260 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.195 ns                  ; 2.909 ns                ;
; 4.286 ns                                ; 81.57 MHz ( period = 12.260 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.195 ns                  ; 2.909 ns                ;
; 4.286 ns                                ; 81.57 MHz ( period = 12.260 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.195 ns                  ; 2.909 ns                ;
; 4.286 ns                                ; 81.57 MHz ( period = 12.260 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.195 ns                  ; 2.909 ns                ;
; 4.286 ns                                ; 81.57 MHz ( period = 12.260 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.195 ns                  ; 2.909 ns                ;
; 4.286 ns                                ; 81.57 MHz ( period = 12.260 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.175 ns                  ; 2.889 ns                ;
; 4.286 ns                                ; 81.57 MHz ( period = 12.260 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.195 ns                  ; 2.909 ns                ;
; 4.292 ns                                ; 81.65 MHz ( period = 12.248 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.172 ns                  ; 2.880 ns                ;
; 4.292 ns                                ; 81.65 MHz ( period = 12.248 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.192 ns                  ; 2.900 ns                ;
; 4.292 ns                                ; 81.65 MHz ( period = 12.248 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.192 ns                  ; 2.900 ns                ;
; 4.292 ns                                ; 81.65 MHz ( period = 12.248 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.192 ns                  ; 2.900 ns                ;
; 4.292 ns                                ; 81.65 MHz ( period = 12.248 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.192 ns                  ; 2.900 ns                ;
; 4.292 ns                                ; 81.65 MHz ( period = 12.248 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.192 ns                  ; 2.900 ns                ;
; 4.292 ns                                ; 81.65 MHz ( period = 12.248 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.192 ns                  ; 2.900 ns                ;
; 4.292 ns                                ; 81.65 MHz ( period = 12.248 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.192 ns                  ; 2.900 ns                ;
; 4.292 ns                                ; 81.65 MHz ( period = 12.248 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.192 ns                  ; 2.900 ns                ;
; 4.292 ns                                ; 81.65 MHz ( period = 12.248 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.192 ns                  ; 2.900 ns                ;
; 4.292 ns                                ; 81.65 MHz ( period = 12.248 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.192 ns                  ; 2.900 ns                ;
; 4.292 ns                                ; 81.65 MHz ( period = 12.248 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.192 ns                  ; 2.900 ns                ;
; 4.292 ns                                ; 81.65 MHz ( period = 12.248 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.172 ns                  ; 2.880 ns                ;
; 4.292 ns                                ; 81.65 MHz ( period = 12.248 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.192 ns                  ; 2.900 ns                ;
; 4.317 ns                                ; 60.55 MHz ( period = 16.516 ns )                    ; AD_state[0]_OTERM497                                                              ; register[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.500 ns                 ; 13.183 ns               ;
; 4.394 ns                                ; 60.83 MHz ( period = 16.439 ns )                    ; AD_state[0]_OTERM499                                                              ; register[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.533 ns                 ; 13.139 ns               ;
; 4.395 ns                                ; 60.83 MHz ( period = 16.438 ns )                    ; AD_state[0]_OTERM497                                                              ; register[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.523 ns                 ; 13.128 ns               ;
; 4.408 ns                                ; 60.88 MHz ( period = 16.425 ns )                    ; AD_state[0]_OTERM501                                                              ; register[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.533 ns                 ; 13.125 ns               ;
; 4.503 ns                                ; 61.24 MHz ( period = 16.330 ns )                    ; AD_state[0]_OTERM499                                                              ; register[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.500 ns                 ; 12.997 ns               ;
; 4.508 ns                                ; 61.26 MHz ( period = 16.325 ns )                    ; AD_state[0]_OTERM497                                                              ; register[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.530 ns                 ; 13.022 ns               ;
; 4.510 ns                                ; 61.26 MHz ( period = 16.323 ns )                    ; AD_state[0]_OTERM497                                                              ; register[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.508 ns                 ; 12.998 ns               ;
; 4.517 ns                                ; 61.29 MHz ( period = 16.316 ns )                    ; AD_state[0]_OTERM501                                                              ; register[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.500 ns                 ; 12.983 ns               ;
; 4.544 ns                                ; 85.15 MHz ( period = 11.744 ns )                    ; register[11]                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.123 ns                  ; 2.579 ns                ;
; 4.571 ns                                ; 85.54 MHz ( period = 11.690 ns )                    ; register[1]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.141 ns                  ; 2.570 ns                ;
; 4.581 ns                                ; 61.53 MHz ( period = 16.252 ns )                    ; AD_state[0]_OTERM499                                                              ; register[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.523 ns                 ; 12.942 ns               ;
; 4.595 ns                                ; 61.58 MHz ( period = 16.238 ns )                    ; AD_state[0]_OTERM501                                                              ; register[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.523 ns                 ; 12.928 ns               ;
; 4.628 ns                                ; 86.39 MHz ( period = 11.576 ns )                    ; CCcount[3]                                                                        ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.852 ns                  ; 5.224 ns                ;
; 4.644 ns                                ; 61.77 MHz ( period = 16.189 ns )                    ; AD_state[0]_OTERM497                                                              ; register[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.525 ns                 ; 12.881 ns               ;
; 4.650 ns                                ; 86.72 MHz ( period = 11.532 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.157 ns                  ; 2.507 ns                ;
; 4.650 ns                                ; 86.72 MHz ( period = 11.532 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.177 ns                  ; 2.527 ns                ;
; 4.650 ns                                ; 86.72 MHz ( period = 11.532 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.177 ns                  ; 2.527 ns                ;
; 4.650 ns                                ; 86.72 MHz ( period = 11.532 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.177 ns                  ; 2.527 ns                ;
; 4.650 ns                                ; 86.72 MHz ( period = 11.532 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.177 ns                  ; 2.527 ns                ;
; 4.650 ns                                ; 86.72 MHz ( period = 11.532 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.177 ns                  ; 2.527 ns                ;
; 4.650 ns                                ; 86.72 MHz ( period = 11.532 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.177 ns                  ; 2.527 ns                ;
; 4.650 ns                                ; 86.72 MHz ( period = 11.532 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.177 ns                  ; 2.527 ns                ;
; 4.650 ns                                ; 86.72 MHz ( period = 11.532 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.177 ns                  ; 2.527 ns                ;
; 4.650 ns                                ; 86.72 MHz ( period = 11.532 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.177 ns                  ; 2.527 ns                ;
; 4.650 ns                                ; 86.72 MHz ( period = 11.532 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.177 ns                  ; 2.527 ns                ;
; 4.650 ns                                ; 86.72 MHz ( period = 11.532 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.177 ns                  ; 2.527 ns                ;
; 4.650 ns                                ; 86.72 MHz ( period = 11.532 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.157 ns                  ; 2.507 ns                ;
; 4.650 ns                                ; 86.72 MHz ( period = 11.532 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.177 ns                  ; 2.527 ns                ;
; 4.658 ns                                ; 61.82 MHz ( period = 16.175 ns )                    ; AD_state[0]_OTERM497                                                              ; register[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.533 ns                 ; 12.875 ns               ;
; 4.661 ns                                ; 86.88 MHz ( period = 11.510 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.170 ns                  ; 2.509 ns                ;
; 4.661 ns                                ; 86.88 MHz ( period = 11.510 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.190 ns                  ; 2.529 ns                ;
; 4.661 ns                                ; 86.88 MHz ( period = 11.510 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.190 ns                  ; 2.529 ns                ;
; 4.661 ns                                ; 86.88 MHz ( period = 11.510 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.190 ns                  ; 2.529 ns                ;
; 4.661 ns                                ; 86.88 MHz ( period = 11.510 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.190 ns                  ; 2.529 ns                ;
; 4.661 ns                                ; 86.88 MHz ( period = 11.510 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.190 ns                  ; 2.529 ns                ;
; 4.661 ns                                ; 86.88 MHz ( period = 11.510 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.190 ns                  ; 2.529 ns                ;
; 4.661 ns                                ; 86.88 MHz ( period = 11.510 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.190 ns                  ; 2.529 ns                ;
; 4.661 ns                                ; 86.88 MHz ( period = 11.510 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.190 ns                  ; 2.529 ns                ;
; 4.661 ns                                ; 86.88 MHz ( period = 11.510 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.190 ns                  ; 2.529 ns                ;
; 4.661 ns                                ; 86.88 MHz ( period = 11.510 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.190 ns                  ; 2.529 ns                ;
; 4.661 ns                                ; 86.88 MHz ( period = 11.510 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.190 ns                  ; 2.529 ns                ;
; 4.661 ns                                ; 86.88 MHz ( period = 11.510 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.170 ns                  ; 2.509 ns                ;
; 4.661 ns                                ; 86.88 MHz ( period = 11.510 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.190 ns                  ; 2.529 ns                ;
; 4.681 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.162 ns                  ; 2.481 ns                ;
; 4.681 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.182 ns                  ; 2.501 ns                ;
; 4.681 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.182 ns                  ; 2.501 ns                ;
; 4.681 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.182 ns                  ; 2.501 ns                ;
; 4.681 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.182 ns                  ; 2.501 ns                ;
; 4.681 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.182 ns                  ; 2.501 ns                ;
; 4.681 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.182 ns                  ; 2.501 ns                ;
; 4.681 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.182 ns                  ; 2.501 ns                ;
; 4.681 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.182 ns                  ; 2.501 ns                ;
; 4.681 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.182 ns                  ; 2.501 ns                ;
; 4.681 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.182 ns                  ; 2.501 ns                ;
; 4.681 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.182 ns                  ; 2.501 ns                ;
; 4.681 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.162 ns                  ; 2.481 ns                ;
; 4.681 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.182 ns                  ; 2.501 ns                ;
; 4.681 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.167 ns                  ; 2.486 ns                ;
; 4.681 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.187 ns                  ; 2.506 ns                ;
; 4.681 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.187 ns                  ; 2.506 ns                ;
; 4.681 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.187 ns                  ; 2.506 ns                ;
; 4.681 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.187 ns                  ; 2.506 ns                ;
; 4.681 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.187 ns                  ; 2.506 ns                ;
; 4.681 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.187 ns                  ; 2.506 ns                ;
; 4.681 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.187 ns                  ; 2.506 ns                ;
; 4.681 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.187 ns                  ; 2.506 ns                ;
; 4.681 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.187 ns                  ; 2.506 ns                ;
; 4.681 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.187 ns                  ; 2.506 ns                ;
; 4.681 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.187 ns                  ; 2.506 ns                ;
; 4.681 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.167 ns                  ; 2.486 ns                ;
; 4.681 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.187 ns                  ; 2.506 ns                ;
; 4.694 ns                                ; 61.96 MHz ( period = 16.139 ns )                    ; AD_state[0]_OTERM499                                                              ; register[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.530 ns                 ; 12.836 ns               ;
; 4.696 ns                                ; 61.97 MHz ( period = 16.137 ns )                    ; AD_state[0]_OTERM499                                                              ; register[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.508 ns                 ; 12.812 ns               ;
; 4.706 ns                                ; 87.57 MHz ( period = 11.420 ns )                    ; register[6]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.135 ns                  ; 2.429 ns                ;
; 4.708 ns                                ; 62.02 MHz ( period = 16.125 ns )                    ; AD_state[0]_OTERM501                                                              ; register[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.530 ns                 ; 12.822 ns               ;
; 4.710 ns                                ; 62.02 MHz ( period = 16.123 ns )                    ; AD_state[0]_OTERM501                                                              ; register[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.508 ns                 ; 12.798 ns               ;
; 4.728 ns                                ; 87.89 MHz ( period = 11.378 ns )                    ; AK_reset~reg0                                                                     ; AD_state[1]_OTERM507                                                                                                                                     ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.779 ns                 ; 6.051 ns                ;
; 4.731 ns                                ; 87.94 MHz ( period = 11.372 ns )                    ; AK_reset~reg0                                                                     ; AD_state[0]_OTERM501                                                                                                                                     ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.779 ns                 ; 6.048 ns                ;
; 4.749 ns                                ; 88.21 MHz ( period = 11.336 ns )                    ; AK_reset~reg0                                                                     ; AD_state[0]_OTERM499                                                                                                                                     ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.779 ns                 ; 6.030 ns                ;
; 4.752 ns                                ; 62.19 MHz ( period = 16.081 ns )                    ; AD_state[0]_OTERM497                                                              ; AD_state[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.529 ns                 ; 12.777 ns               ;
; 4.760 ns                                ; 62.22 MHz ( period = 16.073 ns )                    ; AD_state[0]_OTERM497                                                              ; register[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.525 ns                 ; 12.765 ns               ;
; 4.771 ns                                ; 62.26 MHz ( period = 16.062 ns )                    ; AD_state[0]_OTERM497                                                              ; register[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.489 ns                 ; 12.718 ns               ;
; 4.791 ns                                ; 88.87 MHz ( period = 11.252 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; AD_state[1]_OTERM507                                                                                                                                     ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.779 ns                 ; 5.988 ns                ;
; 4.794 ns                                ; 88.92 MHz ( period = 11.246 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; AD_state[0]_OTERM501                                                                                                                                     ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.779 ns                 ; 5.985 ns                ;
; 4.812 ns                                ; 89.21 MHz ( period = 11.210 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; AD_state[0]_OTERM499                                                                                                                                     ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.779 ns                 ; 5.967 ns                ;
; 4.830 ns                                ; 62.49 MHz ( period = 16.003 ns )                    ; AD_state[0]_OTERM499                                                              ; register[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.525 ns                 ; 12.695 ns               ;
; 4.837 ns                                ; 62.52 MHz ( period = 15.996 ns )                    ; AD_state[0]_OTERM497                                                              ; register[15]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.530 ns                 ; 12.693 ns               ;
; 4.844 ns                                ; 62.54 MHz ( period = 15.989 ns )                    ; AD_state[0]_OTERM501                                                              ; register[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.525 ns                 ; 12.681 ns               ;
; 4.844 ns                                ; 62.54 MHz ( period = 15.989 ns )                    ; AD_state[0]_OTERM499                                                              ; register[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.533 ns                 ; 12.689 ns               ;
; 4.858 ns                                ; 62.60 MHz ( period = 15.975 ns )                    ; AD_state[0]_OTERM501                                                              ; register[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.533 ns                 ; 12.675 ns               ;
; 4.901 ns                                ; 90.66 MHz ( period = 11.030 ns )                    ; register[9]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.133 ns                  ; 2.232 ns                ;
; 4.915 ns                                ; 90.89 MHz ( period = 11.002 ns )                    ; CCcount[0]                                                                        ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.852 ns                  ; 4.937 ns                ;
; 4.936 ns                                ; 91.24 MHz ( period = 10.960 ns )                    ; register[8]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.130 ns                  ; 2.194 ns                ;
; 4.938 ns                                ; 62.91 MHz ( period = 15.895 ns )                    ; AD_state[0]_OTERM499                                                              ; AD_state[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.529 ns                 ; 12.591 ns               ;
; 4.946 ns                                ; 62.94 MHz ( period = 15.887 ns )                    ; AD_state[0]_OTERM499                                                              ; register[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.525 ns                 ; 12.579 ns               ;
; 4.952 ns                                ; 62.97 MHz ( period = 15.881 ns )                    ; AD_state[0]_OTERM501                                                              ; AD_state[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.529 ns                 ; 12.577 ns               ;
; 4.957 ns                                ; 62.99 MHz ( period = 15.876 ns )                    ; AD_state[0]_OTERM499                                                              ; register[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.489 ns                 ; 12.532 ns               ;
; 4.960 ns                                ; 63.00 MHz ( period = 15.873 ns )                    ; AD_state[0]_OTERM501                                                              ; register[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.525 ns                 ; 12.565 ns               ;
; 4.960 ns                                ; 91.64 MHz ( period = 10.912 ns )                    ; register[0]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.133 ns                  ; 2.173 ns                ;
; 4.966 ns                                ; 91.74 MHz ( period = 10.900 ns )                    ; register[10]                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.164 ns                  ; 2.198 ns                ;
; 4.968 ns                                ; 91.78 MHz ( period = 10.896 ns )                    ; register[7]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.133 ns                  ; 2.165 ns                ;
; 4.971 ns                                ; 63.04 MHz ( period = 15.862 ns )                    ; AD_state[0]_OTERM501                                                              ; register[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.489 ns                 ; 12.518 ns               ;
; 4.972 ns                                ; 91.84 MHz ( period = 10.888 ns )                    ; CCcount[2]                                                                        ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.852 ns                  ; 4.880 ns                ;
; 5.023 ns                                ; 63.25 MHz ( period = 15.810 ns )                    ; AD_state[0]_OTERM499                                                              ; register[15]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.530 ns                 ; 12.507 ns               ;
; 5.037 ns                                ; 63.31 MHz ( period = 15.796 ns )                    ; AD_state[0]_OTERM501                                                              ; register[15]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.530 ns                 ; 12.493 ns               ;
; 5.180 ns                                ; 95.49 MHz ( period = 10.472 ns )                    ; CCcount[1]                                                                        ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.852 ns                  ; 4.672 ns                ;
; 5.190 ns                                ; 95.68 MHz ( period = 10.452 ns )                    ; register[15]                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.118 ns                  ; 1.928 ns                ;
; 5.217 ns                                ; 96.17 MHz ( period = 10.398 ns )                    ; register[5]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.153 ns                  ; 1.936 ns                ;
; 5.224 ns                                ; 96.28 MHz ( period = 10.386 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6] ; AD_state[1]_OTERM507                                                                                                                                     ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.779 ns                 ; 5.555 ns                ;
; 5.227 ns                                ; 96.34 MHz ( period = 10.380 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6] ; AD_state[0]_OTERM501                                                                                                                                     ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.779 ns                 ; 5.552 ns                ;
; 5.229 ns                                ; 96.39 MHz ( period = 10.374 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.851 ns                  ; 4.622 ns                ;
; 5.245 ns                                ; 96.67 MHz ( period = 10.344 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6] ; AD_state[0]_OTERM499                                                                                                                                     ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.779 ns                 ; 5.534 ns                ;
; 5.262 ns                                ; 97.01 MHz ( period = 10.308 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.823 ns                  ; 4.561 ns                ;
; 5.280 ns                                ; 97.35 MHz ( period = 10.272 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.822 ns                  ; 4.542 ns                ;
; 5.280 ns                                ; 97.35 MHz ( period = 10.272 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.822 ns                  ; 4.542 ns                ;
; 5.280 ns                                ; 97.35 MHz ( period = 10.272 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.822 ns                  ; 4.542 ns                ;
; 5.280 ns                                ; 97.35 MHz ( period = 10.272 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.822 ns                  ; 4.542 ns                ;
; 5.280 ns                                ; 97.35 MHz ( period = 10.272 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.822 ns                  ; 4.542 ns                ;
; 5.280 ns                                ; 97.35 MHz ( period = 10.272 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.822 ns                  ; 4.542 ns                ;
; 5.280 ns                                ; 97.35 MHz ( period = 10.272 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.822 ns                  ; 4.542 ns                ;
; 5.280 ns                                ; 97.35 MHz ( period = 10.272 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.822 ns                  ; 4.542 ns                ;
; 5.280 ns                                ; 97.35 MHz ( period = 10.272 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.822 ns                  ; 4.542 ns                ;
; 5.280 ns                                ; 97.35 MHz ( period = 10.272 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.822 ns                  ; 4.542 ns                ;
; 5.280 ns                                ; 97.35 MHz ( period = 10.272 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.822 ns                  ; 4.542 ns                ;
; 5.280 ns                                ; 97.35 MHz ( period = 10.272 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.822 ns                  ; 4.542 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                   ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                              ; To                                                                                                                                                       ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 34.829 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.753 ns                 ; 2.924 ns                ;
; 34.829 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.773 ns                 ; 2.944 ns                ;
; 34.829 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.773 ns                 ; 2.944 ns                ;
; 34.829 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.773 ns                 ; 2.944 ns                ;
; 34.829 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.773 ns                 ; 2.944 ns                ;
; 34.829 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.773 ns                 ; 2.944 ns                ;
; 34.829 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.773 ns                 ; 2.944 ns                ;
; 34.829 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.773 ns                 ; 2.944 ns                ;
; 34.829 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.773 ns                 ; 2.944 ns                ;
; 34.829 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.773 ns                 ; 2.944 ns                ;
; 34.829 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.773 ns                 ; 2.944 ns                ;
; 34.829 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.773 ns                 ; 2.944 ns                ;
; 34.829 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.753 ns                 ; 2.924 ns                ;
; 34.829 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.773 ns                 ; 2.944 ns                ;
; 34.842 ns                               ; 85.50 MHz ( period = 11.696 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.749 ns                 ; 2.907 ns                ;
; 34.842 ns                               ; 85.50 MHz ( period = 11.696 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.769 ns                 ; 2.927 ns                ;
; 34.842 ns                               ; 85.50 MHz ( period = 11.696 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.769 ns                 ; 2.927 ns                ;
; 34.842 ns                               ; 85.50 MHz ( period = 11.696 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.769 ns                 ; 2.927 ns                ;
; 34.842 ns                               ; 85.50 MHz ( period = 11.696 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.769 ns                 ; 2.927 ns                ;
; 34.842 ns                               ; 85.50 MHz ( period = 11.696 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.769 ns                 ; 2.927 ns                ;
; 34.842 ns                               ; 85.50 MHz ( period = 11.696 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.769 ns                 ; 2.927 ns                ;
; 34.842 ns                               ; 85.50 MHz ( period = 11.696 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.769 ns                 ; 2.927 ns                ;
; 34.842 ns                               ; 85.50 MHz ( period = 11.696 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.769 ns                 ; 2.927 ns                ;
; 34.842 ns                               ; 85.50 MHz ( period = 11.696 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.769 ns                 ; 2.927 ns                ;
; 34.842 ns                               ; 85.50 MHz ( period = 11.696 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.769 ns                 ; 2.927 ns                ;
; 34.842 ns                               ; 85.50 MHz ( period = 11.696 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.769 ns                 ; 2.927 ns                ;
; 34.842 ns                               ; 85.50 MHz ( period = 11.696 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.749 ns                 ; 2.907 ns                ;
; 34.842 ns                               ; 85.50 MHz ( period = 11.696 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.769 ns                 ; 2.927 ns                ;
; 34.861 ns                               ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.750 ns                 ; 2.889 ns                ;
; 34.861 ns                               ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.770 ns                 ; 2.909 ns                ;
; 34.861 ns                               ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.770 ns                 ; 2.909 ns                ;
; 34.861 ns                               ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.770 ns                 ; 2.909 ns                ;
; 34.861 ns                               ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.770 ns                 ; 2.909 ns                ;
; 34.861 ns                               ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.770 ns                 ; 2.909 ns                ;
; 34.861 ns                               ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.770 ns                 ; 2.909 ns                ;
; 34.861 ns                               ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.770 ns                 ; 2.909 ns                ;
; 34.861 ns                               ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.770 ns                 ; 2.909 ns                ;
; 34.861 ns                               ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.770 ns                 ; 2.909 ns                ;
; 34.861 ns                               ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.770 ns                 ; 2.909 ns                ;
; 34.861 ns                               ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.770 ns                 ; 2.909 ns                ;
; 34.861 ns                               ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.750 ns                 ; 2.889 ns                ;
; 34.861 ns                               ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.770 ns                 ; 2.909 ns                ;
; 34.867 ns                               ; 85.87 MHz ( period = 11.646 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.747 ns                 ; 2.880 ns                ;
; 34.867 ns                               ; 85.87 MHz ( period = 11.646 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.767 ns                 ; 2.900 ns                ;
; 34.867 ns                               ; 85.87 MHz ( period = 11.646 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.767 ns                 ; 2.900 ns                ;
; 34.867 ns                               ; 85.87 MHz ( period = 11.646 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.767 ns                 ; 2.900 ns                ;
; 34.867 ns                               ; 85.87 MHz ( period = 11.646 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.767 ns                 ; 2.900 ns                ;
; 34.867 ns                               ; 85.87 MHz ( period = 11.646 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.767 ns                 ; 2.900 ns                ;
; 34.867 ns                               ; 85.87 MHz ( period = 11.646 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.767 ns                 ; 2.900 ns                ;
; 34.867 ns                               ; 85.87 MHz ( period = 11.646 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.767 ns                 ; 2.900 ns                ;
; 34.867 ns                               ; 85.87 MHz ( period = 11.646 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.767 ns                 ; 2.900 ns                ;
; 34.867 ns                               ; 85.87 MHz ( period = 11.646 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.767 ns                 ; 2.900 ns                ;
; 34.867 ns                               ; 85.87 MHz ( period = 11.646 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.767 ns                 ; 2.900 ns                ;
; 34.867 ns                               ; 85.87 MHz ( period = 11.646 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.767 ns                 ; 2.900 ns                ;
; 34.867 ns                               ; 85.87 MHz ( period = 11.646 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.747 ns                 ; 2.880 ns                ;
; 34.867 ns                               ; 85.87 MHz ( period = 11.646 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.767 ns                 ; 2.900 ns                ;
; 35.119 ns                               ; 89.75 MHz ( period = 11.142 ns )                    ; register[11]                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.698 ns                 ; 2.579 ns                ;
; 35.146 ns                               ; 90.19 MHz ( period = 11.088 ns )                    ; register[1]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.716 ns                 ; 2.570 ns                ;
; 35.203 ns                               ; 91.12 MHz ( period = 10.974 ns )                    ; CCcount[3]                                                                        ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.427 ns                 ; 5.224 ns                ;
; 35.225 ns                               ; 91.49 MHz ( period = 10.930 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.732 ns                 ; 2.507 ns                ;
; 35.225 ns                               ; 91.49 MHz ( period = 10.930 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.752 ns                 ; 2.527 ns                ;
; 35.225 ns                               ; 91.49 MHz ( period = 10.930 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.752 ns                 ; 2.527 ns                ;
; 35.225 ns                               ; 91.49 MHz ( period = 10.930 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.752 ns                 ; 2.527 ns                ;
; 35.225 ns                               ; 91.49 MHz ( period = 10.930 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.752 ns                 ; 2.527 ns                ;
; 35.225 ns                               ; 91.49 MHz ( period = 10.930 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.752 ns                 ; 2.527 ns                ;
; 35.225 ns                               ; 91.49 MHz ( period = 10.930 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.752 ns                 ; 2.527 ns                ;
; 35.225 ns                               ; 91.49 MHz ( period = 10.930 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.752 ns                 ; 2.527 ns                ;
; 35.225 ns                               ; 91.49 MHz ( period = 10.930 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.752 ns                 ; 2.527 ns                ;
; 35.225 ns                               ; 91.49 MHz ( period = 10.930 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.752 ns                 ; 2.527 ns                ;
; 35.225 ns                               ; 91.49 MHz ( period = 10.930 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.752 ns                 ; 2.527 ns                ;
; 35.225 ns                               ; 91.49 MHz ( period = 10.930 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.752 ns                 ; 2.527 ns                ;
; 35.225 ns                               ; 91.49 MHz ( period = 10.930 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.732 ns                 ; 2.507 ns                ;
; 35.225 ns                               ; 91.49 MHz ( period = 10.930 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.752 ns                 ; 2.527 ns                ;
; 35.236 ns                               ; 91.68 MHz ( period = 10.908 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.745 ns                 ; 2.509 ns                ;
; 35.236 ns                               ; 91.68 MHz ( period = 10.908 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.765 ns                 ; 2.529 ns                ;
; 35.236 ns                               ; 91.68 MHz ( period = 10.908 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.765 ns                 ; 2.529 ns                ;
; 35.236 ns                               ; 91.68 MHz ( period = 10.908 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.765 ns                 ; 2.529 ns                ;
; 35.236 ns                               ; 91.68 MHz ( period = 10.908 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.765 ns                 ; 2.529 ns                ;
; 35.236 ns                               ; 91.68 MHz ( period = 10.908 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.765 ns                 ; 2.529 ns                ;
; 35.236 ns                               ; 91.68 MHz ( period = 10.908 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.765 ns                 ; 2.529 ns                ;
; 35.236 ns                               ; 91.68 MHz ( period = 10.908 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.765 ns                 ; 2.529 ns                ;
; 35.236 ns                               ; 91.68 MHz ( period = 10.908 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.765 ns                 ; 2.529 ns                ;
; 35.236 ns                               ; 91.68 MHz ( period = 10.908 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.765 ns                 ; 2.529 ns                ;
; 35.236 ns                               ; 91.68 MHz ( period = 10.908 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.765 ns                 ; 2.529 ns                ;
; 35.236 ns                               ; 91.68 MHz ( period = 10.908 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.765 ns                 ; 2.529 ns                ;
; 35.236 ns                               ; 91.68 MHz ( period = 10.908 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.745 ns                 ; 2.509 ns                ;
; 35.236 ns                               ; 91.68 MHz ( period = 10.908 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.765 ns                 ; 2.529 ns                ;
; 35.256 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.737 ns                 ; 2.481 ns                ;
; 35.256 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.757 ns                 ; 2.501 ns                ;
; 35.256 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.757 ns                 ; 2.501 ns                ;
; 35.256 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.757 ns                 ; 2.501 ns                ;
; 35.256 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.757 ns                 ; 2.501 ns                ;
; 35.256 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.757 ns                 ; 2.501 ns                ;
; 35.256 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.757 ns                 ; 2.501 ns                ;
; 35.256 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.757 ns                 ; 2.501 ns                ;
; 35.256 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.757 ns                 ; 2.501 ns                ;
; 35.256 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.757 ns                 ; 2.501 ns                ;
; 35.256 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.757 ns                 ; 2.501 ns                ;
; 35.256 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.757 ns                 ; 2.501 ns                ;
; 35.256 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.737 ns                 ; 2.481 ns                ;
; 35.256 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.757 ns                 ; 2.501 ns                ;
; 35.256 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.742 ns                 ; 2.486 ns                ;
; 35.256 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.762 ns                 ; 2.506 ns                ;
; 35.256 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.762 ns                 ; 2.506 ns                ;
; 35.256 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.762 ns                 ; 2.506 ns                ;
; 35.256 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.762 ns                 ; 2.506 ns                ;
; 35.256 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.762 ns                 ; 2.506 ns                ;
; 35.256 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.762 ns                 ; 2.506 ns                ;
; 35.256 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.762 ns                 ; 2.506 ns                ;
; 35.256 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.762 ns                 ; 2.506 ns                ;
; 35.256 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.762 ns                 ; 2.506 ns                ;
; 35.256 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.762 ns                 ; 2.506 ns                ;
; 35.256 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.762 ns                 ; 2.506 ns                ;
; 35.256 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.742 ns                 ; 2.486 ns                ;
; 35.256 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.762 ns                 ; 2.506 ns                ;
; 35.281 ns                               ; 92.44 MHz ( period = 10.818 ns )                    ; register[6]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.710 ns                 ; 2.429 ns                ;
; 35.302 ns                               ; 92.80 MHz ( period = 10.776 ns )                    ; AK_reset~reg0                                                                     ; AD_state[1]_OTERM507                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.353 ns                 ; 6.051 ns                ;
; 35.305 ns                               ; 92.85 MHz ( period = 10.770 ns )                    ; AK_reset~reg0                                                                     ; AD_state[0]_OTERM501                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.353 ns                 ; 6.048 ns                ;
; 35.323 ns                               ; 93.16 MHz ( period = 10.734 ns )                    ; AK_reset~reg0                                                                     ; AD_state[0]_OTERM499                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.353 ns                 ; 6.030 ns                ;
; 35.365 ns                               ; 93.90 MHz ( period = 10.650 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; AD_state[1]_OTERM507                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.353 ns                 ; 5.988 ns                ;
; 35.368 ns                               ; 93.95 MHz ( period = 10.644 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; AD_state[0]_OTERM501                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.353 ns                 ; 5.985 ns                ;
; 35.386 ns                               ; 94.27 MHz ( period = 10.608 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; AD_state[0]_OTERM499                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.353 ns                 ; 5.967 ns                ;
; 35.476 ns                               ; 95.90 MHz ( period = 10.428 ns )                    ; register[9]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.708 ns                 ; 2.232 ns                ;
; 35.490 ns                               ; 96.15 MHz ( period = 10.400 ns )                    ; CCcount[0]                                                                        ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.427 ns                 ; 4.937 ns                ;
; 35.511 ns                               ; 96.54 MHz ( period = 10.358 ns )                    ; register[8]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.705 ns                 ; 2.194 ns                ;
; 35.535 ns                               ; 96.99 MHz ( period = 10.310 ns )                    ; register[0]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.708 ns                 ; 2.173 ns                ;
; 35.541 ns                               ; 97.11 MHz ( period = 10.298 ns )                    ; register[10]                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.739 ns                 ; 2.198 ns                ;
; 35.543 ns                               ; 97.14 MHz ( period = 10.294 ns )                    ; register[7]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.708 ns                 ; 2.165 ns                ;
; 35.547 ns                               ; 97.22 MHz ( period = 10.286 ns )                    ; CCcount[2]                                                                        ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.427 ns                 ; 4.880 ns                ;
; 35.755 ns                               ; 101.32 MHz ( period = 9.870 ns )                    ; CCcount[1]                                                                        ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.427 ns                 ; 4.672 ns                ;
; 35.765 ns                               ; 101.52 MHz ( period = 9.850 ns )                    ; register[15]                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.693 ns                 ; 1.928 ns                ;
; 35.792 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; register[5]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.728 ns                 ; 1.936 ns                ;
; 35.798 ns                               ; 102.21 MHz ( period = 9.784 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6] ; AD_state[1]_OTERM507                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.353 ns                 ; 5.555 ns                ;
; 35.801 ns                               ; 102.27 MHz ( period = 9.778 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6] ; AD_state[0]_OTERM501                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.353 ns                 ; 5.552 ns                ;
; 35.804 ns                               ; 102.33 MHz ( period = 9.772 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.622 ns                ;
; 35.819 ns                               ; 102.65 MHz ( period = 9.742 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6] ; AD_state[0]_OTERM499                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.353 ns                 ; 5.534 ns                ;
; 35.837 ns                               ; 103.03 MHz ( period = 9.706 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.398 ns                 ; 4.561 ns                ;
; 35.855 ns                               ; 103.41 MHz ( period = 9.670 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.397 ns                 ; 4.542 ns                ;
; 35.855 ns                               ; 103.41 MHz ( period = 9.670 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.397 ns                 ; 4.542 ns                ;
; 35.855 ns                               ; 103.41 MHz ( period = 9.670 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.397 ns                 ; 4.542 ns                ;
; 35.855 ns                               ; 103.41 MHz ( period = 9.670 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.397 ns                 ; 4.542 ns                ;
; 35.855 ns                               ; 103.41 MHz ( period = 9.670 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.397 ns                 ; 4.542 ns                ;
; 35.855 ns                               ; 103.41 MHz ( period = 9.670 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.397 ns                 ; 4.542 ns                ;
; 35.855 ns                               ; 103.41 MHz ( period = 9.670 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.397 ns                 ; 4.542 ns                ;
; 35.855 ns                               ; 103.41 MHz ( period = 9.670 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.397 ns                 ; 4.542 ns                ;
; 35.855 ns                               ; 103.41 MHz ( period = 9.670 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.397 ns                 ; 4.542 ns                ;
; 35.855 ns                               ; 103.41 MHz ( period = 9.670 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.397 ns                 ; 4.542 ns                ;
; 35.855 ns                               ; 103.41 MHz ( period = 9.670 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.397 ns                 ; 4.542 ns                ;
; 35.855 ns                               ; 103.41 MHz ( period = 9.670 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.397 ns                 ; 4.542 ns                ;
; 35.861 ns                               ; 103.54 MHz ( period = 9.658 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.430 ns                 ; 4.569 ns                ;
; 35.872 ns                               ; 103.78 MHz ( period = 9.636 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.377 ns                 ; 4.505 ns                ;
; 35.872 ns                               ; 103.78 MHz ( period = 9.636 ns )                    ; register[13]                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.729 ns                 ; 1.857 ns                ;
; 35.873 ns                               ; 103.80 MHz ( period = 9.634 ns )                    ; register[3]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.744 ns                 ; 1.871 ns                ;
; 35.876 ns                               ; 103.86 MHz ( period = 9.628 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.429 ns                 ; 4.553 ns                ;
; 35.880 ns                               ; 103.95 MHz ( period = 9.620 ns )                    ; I2SAudioOut:I2SIQO|data[0]                                                        ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.378 ns                 ; 4.498 ns                ;
; 35.887 ns                               ; 104.10 MHz ( period = 9.606 ns )                    ; register[2]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.744 ns                 ; 1.857 ns                ;
; 35.889 ns                               ; 104.14 MHz ( period = 9.602 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.416 ns                 ; 4.527 ns                ;
; 35.889 ns                               ; 104.14 MHz ( period = 9.602 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.416 ns                 ; 4.527 ns                ;
; 35.889 ns                               ; 104.14 MHz ( period = 9.602 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.416 ns                 ; 4.527 ns                ;
; 35.889 ns                               ; 104.14 MHz ( period = 9.602 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.416 ns                 ; 4.527 ns                ;
; 35.889 ns                               ; 104.14 MHz ( period = 9.602 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.416 ns                 ; 4.527 ns                ;
; 35.889 ns                               ; 104.14 MHz ( period = 9.602 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.416 ns                 ; 4.527 ns                ;
; 35.889 ns                               ; 104.14 MHz ( period = 9.602 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.416 ns                 ; 4.527 ns                ;
; 35.889 ns                               ; 104.14 MHz ( period = 9.602 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.416 ns                 ; 4.527 ns                ;
; 35.889 ns                               ; 104.14 MHz ( period = 9.602 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.416 ns                 ; 4.527 ns                ;
; 35.889 ns                               ; 104.14 MHz ( period = 9.602 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.416 ns                 ; 4.527 ns                ;
; 35.889 ns                               ; 104.14 MHz ( period = 9.602 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.416 ns                 ; 4.527 ns                ;
; 35.889 ns                               ; 104.14 MHz ( period = 9.602 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.416 ns                 ; 4.527 ns                ;
; 35.911 ns                               ; 104.62 MHz ( period = 9.558 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.437 ns                 ; 4.526 ns                ;
; 35.911 ns                               ; 104.62 MHz ( period = 9.558 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.437 ns                 ; 4.526 ns                ;
; 35.911 ns                               ; 104.62 MHz ( period = 9.558 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.437 ns                 ; 4.526 ns                ;
; 35.911 ns                               ; 104.62 MHz ( period = 9.558 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.437 ns                 ; 4.526 ns                ;
; 35.911 ns                               ; 104.62 MHz ( period = 9.558 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.437 ns                 ; 4.526 ns                ;
; 35.911 ns                               ; 104.62 MHz ( period = 9.558 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.437 ns                 ; 4.526 ns                ;
; 35.911 ns                               ; 104.62 MHz ( period = 9.558 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.437 ns                 ; 4.526 ns                ;
; 35.911 ns                               ; 104.62 MHz ( period = 9.558 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.437 ns                 ; 4.526 ns                ;
; 35.911 ns                               ; 104.62 MHz ( period = 9.558 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.437 ns                 ; 4.526 ns                ;
; 35.911 ns                               ; 104.62 MHz ( period = 9.558 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.437 ns                 ; 4.526 ns                ;
; 35.911 ns                               ; 104.62 MHz ( period = 9.558 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.437 ns                 ; 4.526 ns                ;
; 35.911 ns                               ; 104.62 MHz ( period = 9.558 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.437 ns                 ; 4.526 ns                ;
; 35.916 ns                               ; 104.73 MHz ( period = 9.548 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|countera0_OTERM119_OTERM177                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.706 ns                 ; 1.790 ns                ;
; 35.923 ns                               ; 104.89 MHz ( period = 9.534 ns )                    ; register[12]                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.710 ns                 ; 1.787 ns                ;
; 35.926 ns                               ; 104.95 MHz ( period = 9.528 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.378 ns                 ; 4.452 ns                ;
; 35.939 ns                               ; 105.24 MHz ( period = 9.502 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.432 ns                 ; 4.493 ns                ;
; 35.939 ns                               ; 105.24 MHz ( period = 9.502 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.432 ns                 ; 4.493 ns                ;
; 35.939 ns                               ; 105.24 MHz ( period = 9.502 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.432 ns                 ; 4.493 ns                ;
; 35.939 ns                               ; 105.24 MHz ( period = 9.502 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.432 ns                 ; 4.493 ns                ;
; 35.939 ns                               ; 105.24 MHz ( period = 9.502 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.432 ns                 ; 4.493 ns                ;
; 35.939 ns                               ; 105.24 MHz ( period = 9.502 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.432 ns                 ; 4.493 ns                ;
; 35.939 ns                               ; 105.24 MHz ( period = 9.502 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.432 ns                 ; 4.493 ns                ;
; 35.939 ns                               ; 105.24 MHz ( period = 9.502 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.432 ns                 ; 4.493 ns                ;
; 35.939 ns                               ; 105.24 MHz ( period = 9.502 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.432 ns                 ; 4.493 ns                ;
; 35.939 ns                               ; 105.24 MHz ( period = 9.502 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.432 ns                 ; 4.493 ns                ;
; 35.939 ns                               ; 105.24 MHz ( period = 9.502 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.432 ns                 ; 4.493 ns                ;
; 35.939 ns                               ; 105.24 MHz ( period = 9.502 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.432 ns                 ; 4.493 ns                ;
; 36.071 ns                               ; 108.25 MHz ( period = 9.238 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.355 ns                ;
; 36.074 ns                               ; 108.32 MHz ( period = 9.232 ns )                    ; I2SAudioOut:I2SIQO|data[9]                                                        ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.378 ns                 ; 4.304 ns                ;
; 36.121 ns                               ; 109.43 MHz ( period = 9.138 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.378 ns                 ; 4.257 ns                ;
; 36.124 ns                               ; 109.51 MHz ( period = 9.132 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.408 ns                 ; 4.284 ns                ;
; 36.124 ns                               ; 109.51 MHz ( period = 9.132 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.408 ns                 ; 4.284 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                   ;                                                                                                                                                          ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                              ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 34.139 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.063 ns                 ; 2.924 ns                ;
; 34.139 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.083 ns                 ; 2.944 ns                ;
; 34.139 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.083 ns                 ; 2.944 ns                ;
; 34.139 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.083 ns                 ; 2.944 ns                ;
; 34.139 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.083 ns                 ; 2.944 ns                ;
; 34.139 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.083 ns                 ; 2.944 ns                ;
; 34.139 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.083 ns                 ; 2.944 ns                ;
; 34.139 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.083 ns                 ; 2.944 ns                ;
; 34.139 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.083 ns                 ; 2.944 ns                ;
; 34.139 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.083 ns                 ; 2.944 ns                ;
; 34.139 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.083 ns                 ; 2.944 ns                ;
; 34.139 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.083 ns                 ; 2.944 ns                ;
; 34.139 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.063 ns                 ; 2.924 ns                ;
; 34.139 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.083 ns                 ; 2.944 ns                ;
; 34.152 ns                               ; 85.50 MHz ( period = 11.696 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.059 ns                 ; 2.907 ns                ;
; 34.152 ns                               ; 85.50 MHz ( period = 11.696 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.079 ns                 ; 2.927 ns                ;
; 34.152 ns                               ; 85.50 MHz ( period = 11.696 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.079 ns                 ; 2.927 ns                ;
; 34.152 ns                               ; 85.50 MHz ( period = 11.696 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.079 ns                 ; 2.927 ns                ;
; 34.152 ns                               ; 85.50 MHz ( period = 11.696 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.079 ns                 ; 2.927 ns                ;
; 34.152 ns                               ; 85.50 MHz ( period = 11.696 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.079 ns                 ; 2.927 ns                ;
; 34.152 ns                               ; 85.50 MHz ( period = 11.696 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.079 ns                 ; 2.927 ns                ;
; 34.152 ns                               ; 85.50 MHz ( period = 11.696 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.079 ns                 ; 2.927 ns                ;
; 34.152 ns                               ; 85.50 MHz ( period = 11.696 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.079 ns                 ; 2.927 ns                ;
; 34.152 ns                               ; 85.50 MHz ( period = 11.696 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.079 ns                 ; 2.927 ns                ;
; 34.152 ns                               ; 85.50 MHz ( period = 11.696 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.079 ns                 ; 2.927 ns                ;
; 34.152 ns                               ; 85.50 MHz ( period = 11.696 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.079 ns                 ; 2.927 ns                ;
; 34.152 ns                               ; 85.50 MHz ( period = 11.696 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.059 ns                 ; 2.907 ns                ;
; 34.152 ns                               ; 85.50 MHz ( period = 11.696 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.079 ns                 ; 2.927 ns                ;
; 34.171 ns                               ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.060 ns                 ; 2.889 ns                ;
; 34.171 ns                               ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.080 ns                 ; 2.909 ns                ;
; 34.171 ns                               ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.080 ns                 ; 2.909 ns                ;
; 34.171 ns                               ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.080 ns                 ; 2.909 ns                ;
; 34.171 ns                               ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.080 ns                 ; 2.909 ns                ;
; 34.171 ns                               ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.080 ns                 ; 2.909 ns                ;
; 34.171 ns                               ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.080 ns                 ; 2.909 ns                ;
; 34.171 ns                               ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.080 ns                 ; 2.909 ns                ;
; 34.171 ns                               ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.080 ns                 ; 2.909 ns                ;
; 34.171 ns                               ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.080 ns                 ; 2.909 ns                ;
; 34.171 ns                               ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.080 ns                 ; 2.909 ns                ;
; 34.171 ns                               ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.080 ns                 ; 2.909 ns                ;
; 34.171 ns                               ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.060 ns                 ; 2.889 ns                ;
; 34.171 ns                               ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.080 ns                 ; 2.909 ns                ;
; 34.177 ns                               ; 85.87 MHz ( period = 11.646 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.057 ns                 ; 2.880 ns                ;
; 34.177 ns                               ; 85.87 MHz ( period = 11.646 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.077 ns                 ; 2.900 ns                ;
; 34.177 ns                               ; 85.87 MHz ( period = 11.646 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.077 ns                 ; 2.900 ns                ;
; 34.177 ns                               ; 85.87 MHz ( period = 11.646 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.077 ns                 ; 2.900 ns                ;
; 34.177 ns                               ; 85.87 MHz ( period = 11.646 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.077 ns                 ; 2.900 ns                ;
; 34.177 ns                               ; 85.87 MHz ( period = 11.646 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.077 ns                 ; 2.900 ns                ;
; 34.177 ns                               ; 85.87 MHz ( period = 11.646 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.077 ns                 ; 2.900 ns                ;
; 34.177 ns                               ; 85.87 MHz ( period = 11.646 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.077 ns                 ; 2.900 ns                ;
; 34.177 ns                               ; 85.87 MHz ( period = 11.646 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.077 ns                 ; 2.900 ns                ;
; 34.177 ns                               ; 85.87 MHz ( period = 11.646 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.077 ns                 ; 2.900 ns                ;
; 34.177 ns                               ; 85.87 MHz ( period = 11.646 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.077 ns                 ; 2.900 ns                ;
; 34.177 ns                               ; 85.87 MHz ( period = 11.646 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.077 ns                 ; 2.900 ns                ;
; 34.177 ns                               ; 85.87 MHz ( period = 11.646 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.057 ns                 ; 2.880 ns                ;
; 34.177 ns                               ; 85.87 MHz ( period = 11.646 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.077 ns                 ; 2.900 ns                ;
; 34.429 ns                               ; 89.75 MHz ( period = 11.142 ns )                    ; register[11]                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.008 ns                 ; 2.579 ns                ;
; 34.456 ns                               ; 90.19 MHz ( period = 11.088 ns )                    ; register[1]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.026 ns                 ; 2.570 ns                ;
; 34.513 ns                               ; 91.12 MHz ( period = 10.974 ns )                    ; CCcount[3]                                                                        ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.737 ns                 ; 5.224 ns                ;
; 34.535 ns                               ; 91.49 MHz ( period = 10.930 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.042 ns                 ; 2.507 ns                ;
; 34.535 ns                               ; 91.49 MHz ( period = 10.930 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.062 ns                 ; 2.527 ns                ;
; 34.535 ns                               ; 91.49 MHz ( period = 10.930 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.062 ns                 ; 2.527 ns                ;
; 34.535 ns                               ; 91.49 MHz ( period = 10.930 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.062 ns                 ; 2.527 ns                ;
; 34.535 ns                               ; 91.49 MHz ( period = 10.930 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.062 ns                 ; 2.527 ns                ;
; 34.535 ns                               ; 91.49 MHz ( period = 10.930 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.062 ns                 ; 2.527 ns                ;
; 34.535 ns                               ; 91.49 MHz ( period = 10.930 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.062 ns                 ; 2.527 ns                ;
; 34.535 ns                               ; 91.49 MHz ( period = 10.930 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.062 ns                 ; 2.527 ns                ;
; 34.535 ns                               ; 91.49 MHz ( period = 10.930 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.062 ns                 ; 2.527 ns                ;
; 34.535 ns                               ; 91.49 MHz ( period = 10.930 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.062 ns                 ; 2.527 ns                ;
; 34.535 ns                               ; 91.49 MHz ( period = 10.930 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.062 ns                 ; 2.527 ns                ;
; 34.535 ns                               ; 91.49 MHz ( period = 10.930 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.062 ns                 ; 2.527 ns                ;
; 34.535 ns                               ; 91.49 MHz ( period = 10.930 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.042 ns                 ; 2.507 ns                ;
; 34.535 ns                               ; 91.49 MHz ( period = 10.930 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.062 ns                 ; 2.527 ns                ;
; 34.546 ns                               ; 91.68 MHz ( period = 10.908 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.055 ns                 ; 2.509 ns                ;
; 34.546 ns                               ; 91.68 MHz ( period = 10.908 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.075 ns                 ; 2.529 ns                ;
; 34.546 ns                               ; 91.68 MHz ( period = 10.908 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.075 ns                 ; 2.529 ns                ;
; 34.546 ns                               ; 91.68 MHz ( period = 10.908 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.075 ns                 ; 2.529 ns                ;
; 34.546 ns                               ; 91.68 MHz ( period = 10.908 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.075 ns                 ; 2.529 ns                ;
; 34.546 ns                               ; 91.68 MHz ( period = 10.908 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.075 ns                 ; 2.529 ns                ;
; 34.546 ns                               ; 91.68 MHz ( period = 10.908 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.075 ns                 ; 2.529 ns                ;
; 34.546 ns                               ; 91.68 MHz ( period = 10.908 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.075 ns                 ; 2.529 ns                ;
; 34.546 ns                               ; 91.68 MHz ( period = 10.908 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.075 ns                 ; 2.529 ns                ;
; 34.546 ns                               ; 91.68 MHz ( period = 10.908 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.075 ns                 ; 2.529 ns                ;
; 34.546 ns                               ; 91.68 MHz ( period = 10.908 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.075 ns                 ; 2.529 ns                ;
; 34.546 ns                               ; 91.68 MHz ( period = 10.908 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.075 ns                 ; 2.529 ns                ;
; 34.546 ns                               ; 91.68 MHz ( period = 10.908 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.055 ns                 ; 2.509 ns                ;
; 34.546 ns                               ; 91.68 MHz ( period = 10.908 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.075 ns                 ; 2.529 ns                ;
; 34.566 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.047 ns                 ; 2.481 ns                ;
; 34.566 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.067 ns                 ; 2.501 ns                ;
; 34.566 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.067 ns                 ; 2.501 ns                ;
; 34.566 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.067 ns                 ; 2.501 ns                ;
; 34.566 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.067 ns                 ; 2.501 ns                ;
; 34.566 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.067 ns                 ; 2.501 ns                ;
; 34.566 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.067 ns                 ; 2.501 ns                ;
; 34.566 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.067 ns                 ; 2.501 ns                ;
; 34.566 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.067 ns                 ; 2.501 ns                ;
; 34.566 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.067 ns                 ; 2.501 ns                ;
; 34.566 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.067 ns                 ; 2.501 ns                ;
; 34.566 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.067 ns                 ; 2.501 ns                ;
; 34.566 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.047 ns                 ; 2.481 ns                ;
; 34.566 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.067 ns                 ; 2.501 ns                ;
; 34.566 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.052 ns                 ; 2.486 ns                ;
; 34.566 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.072 ns                 ; 2.506 ns                ;
; 34.566 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.072 ns                 ; 2.506 ns                ;
; 34.566 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.072 ns                 ; 2.506 ns                ;
; 34.566 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.072 ns                 ; 2.506 ns                ;
; 34.566 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.072 ns                 ; 2.506 ns                ;
; 34.566 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.072 ns                 ; 2.506 ns                ;
; 34.566 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.072 ns                 ; 2.506 ns                ;
; 34.566 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.072 ns                 ; 2.506 ns                ;
; 34.566 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.072 ns                 ; 2.506 ns                ;
; 34.566 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.072 ns                 ; 2.506 ns                ;
; 34.566 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.072 ns                 ; 2.506 ns                ;
; 34.566 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.052 ns                 ; 2.486 ns                ;
; 34.566 ns                               ; 92.01 MHz ( period = 10.868 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.072 ns                 ; 2.506 ns                ;
; 34.591 ns                               ; 92.44 MHz ( period = 10.818 ns )                    ; register[6]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.020 ns                 ; 2.429 ns                ;
; 34.612 ns                               ; 92.80 MHz ( period = 10.776 ns )                    ; AK_reset~reg0                                                                     ; AD_state[1]_OTERM507                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.663 ns                 ; 6.051 ns                ;
; 34.615 ns                               ; 92.85 MHz ( period = 10.770 ns )                    ; AK_reset~reg0                                                                     ; AD_state[0]_OTERM501                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.663 ns                 ; 6.048 ns                ;
; 34.633 ns                               ; 93.16 MHz ( period = 10.734 ns )                    ; AK_reset~reg0                                                                     ; AD_state[0]_OTERM499                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.663 ns                 ; 6.030 ns                ;
; 34.675 ns                               ; 93.90 MHz ( period = 10.650 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; AD_state[1]_OTERM507                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.663 ns                 ; 5.988 ns                ;
; 34.678 ns                               ; 93.95 MHz ( period = 10.644 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; AD_state[0]_OTERM501                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.663 ns                 ; 5.985 ns                ;
; 34.696 ns                               ; 94.27 MHz ( period = 10.608 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; AD_state[0]_OTERM499                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.663 ns                 ; 5.967 ns                ;
; 34.786 ns                               ; 95.90 MHz ( period = 10.428 ns )                    ; register[9]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.018 ns                 ; 2.232 ns                ;
; 34.800 ns                               ; 96.15 MHz ( period = 10.400 ns )                    ; CCcount[0]                                                                        ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.737 ns                 ; 4.937 ns                ;
; 34.821 ns                               ; 96.54 MHz ( period = 10.358 ns )                    ; register[8]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.015 ns                 ; 2.194 ns                ;
; 34.845 ns                               ; 96.99 MHz ( period = 10.310 ns )                    ; register[0]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.018 ns                 ; 2.173 ns                ;
; 34.851 ns                               ; 97.11 MHz ( period = 10.298 ns )                    ; register[10]                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.049 ns                 ; 2.198 ns                ;
; 34.853 ns                               ; 97.14 MHz ( period = 10.294 ns )                    ; register[7]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.018 ns                 ; 2.165 ns                ;
; 34.857 ns                               ; 97.22 MHz ( period = 10.286 ns )                    ; CCcount[2]                                                                        ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.737 ns                 ; 4.880 ns                ;
; 35.065 ns                               ; 101.32 MHz ( period = 9.870 ns )                    ; CCcount[1]                                                                        ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.737 ns                 ; 4.672 ns                ;
; 35.075 ns                               ; 101.52 MHz ( period = 9.850 ns )                    ; register[15]                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.003 ns                 ; 1.928 ns                ;
; 35.102 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; register[5]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.038 ns                 ; 1.936 ns                ;
; 35.108 ns                               ; 102.21 MHz ( period = 9.784 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6] ; AD_state[1]_OTERM507                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.663 ns                 ; 5.555 ns                ;
; 35.111 ns                               ; 102.27 MHz ( period = 9.778 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6] ; AD_state[0]_OTERM501                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.663 ns                 ; 5.552 ns                ;
; 35.114 ns                               ; 102.33 MHz ( period = 9.772 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.736 ns                 ; 4.622 ns                ;
; 35.129 ns                               ; 102.65 MHz ( period = 9.742 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6] ; AD_state[0]_OTERM499                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.663 ns                 ; 5.534 ns                ;
; 35.147 ns                               ; 103.03 MHz ( period = 9.706 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.708 ns                 ; 4.561 ns                ;
; 35.165 ns                               ; 103.41 MHz ( period = 9.670 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.707 ns                 ; 4.542 ns                ;
; 35.165 ns                               ; 103.41 MHz ( period = 9.670 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.707 ns                 ; 4.542 ns                ;
; 35.165 ns                               ; 103.41 MHz ( period = 9.670 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.707 ns                 ; 4.542 ns                ;
; 35.165 ns                               ; 103.41 MHz ( period = 9.670 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.707 ns                 ; 4.542 ns                ;
; 35.165 ns                               ; 103.41 MHz ( period = 9.670 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.707 ns                 ; 4.542 ns                ;
; 35.165 ns                               ; 103.41 MHz ( period = 9.670 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.707 ns                 ; 4.542 ns                ;
; 35.165 ns                               ; 103.41 MHz ( period = 9.670 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.707 ns                 ; 4.542 ns                ;
; 35.165 ns                               ; 103.41 MHz ( period = 9.670 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.707 ns                 ; 4.542 ns                ;
; 35.165 ns                               ; 103.41 MHz ( period = 9.670 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.707 ns                 ; 4.542 ns                ;
; 35.165 ns                               ; 103.41 MHz ( period = 9.670 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.707 ns                 ; 4.542 ns                ;
; 35.165 ns                               ; 103.41 MHz ( period = 9.670 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.707 ns                 ; 4.542 ns                ;
; 35.165 ns                               ; 103.41 MHz ( period = 9.670 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.707 ns                 ; 4.542 ns                ;
; 35.171 ns                               ; 103.54 MHz ( period = 9.658 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.740 ns                 ; 4.569 ns                ;
; 35.182 ns                               ; 103.78 MHz ( period = 9.636 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.687 ns                 ; 4.505 ns                ;
; 35.182 ns                               ; 103.78 MHz ( period = 9.636 ns )                    ; register[13]                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.039 ns                 ; 1.857 ns                ;
; 35.183 ns                               ; 103.80 MHz ( period = 9.634 ns )                    ; register[3]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.054 ns                 ; 1.871 ns                ;
; 35.186 ns                               ; 103.86 MHz ( period = 9.628 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.739 ns                 ; 4.553 ns                ;
; 35.190 ns                               ; 103.95 MHz ( period = 9.620 ns )                    ; I2SAudioOut:I2SIQO|data[0]                                                        ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.688 ns                 ; 4.498 ns                ;
; 35.197 ns                               ; 104.10 MHz ( period = 9.606 ns )                    ; register[2]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.054 ns                 ; 1.857 ns                ;
; 35.199 ns                               ; 104.14 MHz ( period = 9.602 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.726 ns                 ; 4.527 ns                ;
; 35.199 ns                               ; 104.14 MHz ( period = 9.602 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.726 ns                 ; 4.527 ns                ;
; 35.199 ns                               ; 104.14 MHz ( period = 9.602 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.726 ns                 ; 4.527 ns                ;
; 35.199 ns                               ; 104.14 MHz ( period = 9.602 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.726 ns                 ; 4.527 ns                ;
; 35.199 ns                               ; 104.14 MHz ( period = 9.602 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.726 ns                 ; 4.527 ns                ;
; 35.199 ns                               ; 104.14 MHz ( period = 9.602 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.726 ns                 ; 4.527 ns                ;
; 35.199 ns                               ; 104.14 MHz ( period = 9.602 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.726 ns                 ; 4.527 ns                ;
; 35.199 ns                               ; 104.14 MHz ( period = 9.602 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.726 ns                 ; 4.527 ns                ;
; 35.199 ns                               ; 104.14 MHz ( period = 9.602 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.726 ns                 ; 4.527 ns                ;
; 35.199 ns                               ; 104.14 MHz ( period = 9.602 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.726 ns                 ; 4.527 ns                ;
; 35.199 ns                               ; 104.14 MHz ( period = 9.602 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.726 ns                 ; 4.527 ns                ;
; 35.199 ns                               ; 104.14 MHz ( period = 9.602 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.726 ns                 ; 4.527 ns                ;
; 35.221 ns                               ; 104.62 MHz ( period = 9.558 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.747 ns                 ; 4.526 ns                ;
; 35.221 ns                               ; 104.62 MHz ( period = 9.558 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.747 ns                 ; 4.526 ns                ;
; 35.221 ns                               ; 104.62 MHz ( period = 9.558 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.747 ns                 ; 4.526 ns                ;
; 35.221 ns                               ; 104.62 MHz ( period = 9.558 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.747 ns                 ; 4.526 ns                ;
; 35.221 ns                               ; 104.62 MHz ( period = 9.558 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.747 ns                 ; 4.526 ns                ;
; 35.221 ns                               ; 104.62 MHz ( period = 9.558 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.747 ns                 ; 4.526 ns                ;
; 35.221 ns                               ; 104.62 MHz ( period = 9.558 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.747 ns                 ; 4.526 ns                ;
; 35.221 ns                               ; 104.62 MHz ( period = 9.558 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.747 ns                 ; 4.526 ns                ;
; 35.221 ns                               ; 104.62 MHz ( period = 9.558 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.747 ns                 ; 4.526 ns                ;
; 35.221 ns                               ; 104.62 MHz ( period = 9.558 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.747 ns                 ; 4.526 ns                ;
; 35.221 ns                               ; 104.62 MHz ( period = 9.558 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.747 ns                 ; 4.526 ns                ;
; 35.221 ns                               ; 104.62 MHz ( period = 9.558 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.747 ns                 ; 4.526 ns                ;
; 35.226 ns                               ; 104.73 MHz ( period = 9.548 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|countera0_OTERM119_OTERM177                                ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.016 ns                 ; 1.790 ns                ;
; 35.233 ns                               ; 104.89 MHz ( period = 9.534 ns )                    ; register[12]                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.020 ns                 ; 1.787 ns                ;
; 35.236 ns                               ; 104.95 MHz ( period = 9.528 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.688 ns                 ; 4.452 ns                ;
; 35.249 ns                               ; 105.24 MHz ( period = 9.502 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.742 ns                 ; 4.493 ns                ;
; 35.249 ns                               ; 105.24 MHz ( period = 9.502 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.742 ns                 ; 4.493 ns                ;
; 35.249 ns                               ; 105.24 MHz ( period = 9.502 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.742 ns                 ; 4.493 ns                ;
; 35.249 ns                               ; 105.24 MHz ( period = 9.502 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.742 ns                 ; 4.493 ns                ;
; 35.249 ns                               ; 105.24 MHz ( period = 9.502 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.742 ns                 ; 4.493 ns                ;
; 35.249 ns                               ; 105.24 MHz ( period = 9.502 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.742 ns                 ; 4.493 ns                ;
; 35.249 ns                               ; 105.24 MHz ( period = 9.502 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.742 ns                 ; 4.493 ns                ;
; 35.249 ns                               ; 105.24 MHz ( period = 9.502 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.742 ns                 ; 4.493 ns                ;
; 35.249 ns                               ; 105.24 MHz ( period = 9.502 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.742 ns                 ; 4.493 ns                ;
; 35.249 ns                               ; 105.24 MHz ( period = 9.502 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.742 ns                 ; 4.493 ns                ;
; 35.249 ns                               ; 105.24 MHz ( period = 9.502 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.742 ns                 ; 4.493 ns                ;
; 35.249 ns                               ; 105.24 MHz ( period = 9.502 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.742 ns                 ; 4.493 ns                ;
; 35.381 ns                               ; 108.25 MHz ( period = 9.238 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.736 ns                 ; 4.355 ns                ;
; 35.384 ns                               ; 108.32 MHz ( period = 9.232 ns )                    ; I2SAudioOut:I2SIQO|data[9]                                                        ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.688 ns                 ; 4.304 ns                ;
; 35.431 ns                               ; 109.43 MHz ( period = 9.138 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.688 ns                 ; 4.257 ns                ;
; 35.434 ns                               ; 109.51 MHz ( period = 9.132 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.718 ns                 ; 4.284 ns                ;
; 35.434 ns                               ; 109.51 MHz ( period = 9.132 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.718 ns                 ; 4.284 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                   ;                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 12.919 ns                               ; 126.36 MHz ( period = 7.914 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 7.306 ns                ;
; 13.023 ns                               ; 128.04 MHz ( period = 7.810 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 7.546 ns                ;
; 13.086 ns                               ; 129.08 MHz ( period = 7.747 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 7.483 ns                ;
; 13.134 ns                               ; 129.89 MHz ( period = 7.699 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 7.435 ns                ;
; 13.197 ns                               ; 130.96 MHz ( period = 7.636 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 7.372 ns                ;
; 13.207 ns                               ; 131.13 MHz ( period = 7.626 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 7.018 ns                ;
; 13.234 ns                               ; 131.60 MHz ( period = 7.599 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 7.335 ns                ;
; 13.260 ns                               ; 132.05 MHz ( period = 7.573 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 6.965 ns                ;
; 13.333 ns                               ; 133.33 MHz ( period = 7.500 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 6.892 ns                ;
; 13.345 ns                               ; 133.55 MHz ( period = 7.488 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 7.224 ns                ;
; 13.351 ns                               ; 133.65 MHz ( period = 7.482 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 6.874 ns                ;
; 13.365 ns                               ; 133.90 MHz ( period = 7.468 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 6.860 ns                ;
; 13.390 ns                               ; 134.35 MHz ( period = 7.443 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 6.835 ns                ;
; 13.407 ns                               ; 134.66 MHz ( period = 7.426 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 7.162 ns                ;
; 13.420 ns                               ; 134.90 MHz ( period = 7.413 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 6.805 ns                ;
; 13.420 ns                               ; 134.90 MHz ( period = 7.413 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 6.805 ns                ;
; 13.461 ns                               ; 135.65 MHz ( period = 7.372 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 6.764 ns                ;
; 13.518 ns                               ; 136.71 MHz ( period = 7.315 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 7.051 ns                ;
; 13.613 ns                               ; 138.50 MHz ( period = 7.220 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 6.612 ns                ;
; 13.616 ns                               ; 138.56 MHz ( period = 7.217 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 6.609 ns                ;
; 13.618 ns                               ; 138.60 MHz ( period = 7.215 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 6.607 ns                ;
; 13.721 ns                               ; 140.61 MHz ( period = 7.112 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 6.504 ns                ;
; 13.768 ns                               ; 141.54 MHz ( period = 7.065 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 6.457 ns                ;
; 13.967 ns                               ; 145.65 MHz ( period = 6.866 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 6.258 ns                ;
; 14.058 ns                               ; 147.60 MHz ( period = 6.775 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 6.167 ns                ;
; 14.074 ns                               ; 147.95 MHz ( period = 6.759 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 6.151 ns                ;
; 14.082 ns                               ; 148.13 MHz ( period = 6.751 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 6.143 ns                ;
; 14.097 ns                               ; 148.46 MHz ( period = 6.736 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 6.128 ns                ;
; 14.113 ns                               ; 148.81 MHz ( period = 6.720 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 6.112 ns                ;
; 14.121 ns                               ; 148.99 MHz ( period = 6.712 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 6.104 ns                ;
; 14.237 ns                               ; 151.61 MHz ( period = 6.596 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 5.988 ns                ;
; 14.276 ns                               ; 152.51 MHz ( period = 6.557 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 5.949 ns                ;
; 14.367 ns                               ; 154.66 MHz ( period = 6.466 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 6.202 ns                ;
; 14.428 ns                               ; 156.13 MHz ( period = 6.405 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 5.797 ns                ;
; 14.444 ns                               ; 156.52 MHz ( period = 6.389 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 5.781 ns                ;
; 14.452 ns                               ; 156.72 MHz ( period = 6.381 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 5.773 ns                ;
; 14.478 ns                               ; 157.36 MHz ( period = 6.355 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 6.091 ns                ;
; 14.573 ns                               ; 159.74 MHz ( period = 6.260 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 5.652 ns                ;
; 14.607 ns                               ; 160.62 MHz ( period = 6.226 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 5.618 ns                ;
; 14.612 ns                               ; 160.75 MHz ( period = 6.221 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 5.613 ns                ;
; 14.674 ns                               ; 162.36 MHz ( period = 6.159 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 5.551 ns                ;
; 14.690 ns                               ; 162.79 MHz ( period = 6.143 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 5.535 ns                ;
; 14.698 ns                               ; 163.00 MHz ( period = 6.135 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 5.527 ns                ;
; 14.853 ns                               ; 167.22 MHz ( period = 5.980 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 5.372 ns                ;
; 14.943 ns                               ; 169.78 MHz ( period = 5.890 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 5.282 ns                ;
; 15.119 ns                               ; 175.01 MHz ( period = 5.714 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.450 ns                ;
; 15.188 ns                               ; 177.15 MHz ( period = 5.645 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.381 ns                ;
; 15.189 ns                               ; 177.18 MHz ( period = 5.644 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.225 ns                 ; 5.036 ns                ;
; 15.463 ns                               ; 186.22 MHz ( period = 5.370 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.106 ns                ;
; 15.512 ns                               ; 187.93 MHz ( period = 5.321 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.057 ns                ;
; 15.526 ns                               ; 188.43 MHz ( period = 5.307 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.043 ns                ;
; 15.575 ns                               ; 190.19 MHz ( period = 5.258 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.994 ns                ;
; 15.674 ns                               ; 193.84 MHz ( period = 5.159 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.895 ns                ;
; 15.678 ns                               ; 193.99 MHz ( period = 5.155 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.198 ns                 ; 3.520 ns                ;
; 15.723 ns                               ; 195.69 MHz ( period = 5.110 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.846 ns                ;
; 15.847 ns                               ; 200.56 MHz ( period = 4.986 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.722 ns                ;
; 15.883 ns                               ; 202.02 MHz ( period = 4.950 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.686 ns                ;
; 15.887 ns                               ; 202.18 MHz ( period = 4.946 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.940 ns                 ; 6.053 ns                ;
; 15.896 ns                               ; 202.55 MHz ( period = 4.937 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.673 ns                ;
; 15.946 ns                               ; 204.62 MHz ( period = 4.887 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.623 ns                ;
; 15.950 ns                               ; 204.79 MHz ( period = 4.883 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.940 ns                 ; 5.990 ns                ;
; 15.953 ns                               ; 204.92 MHz ( period = 4.880 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.198 ns                 ; 3.245 ns                ;
; 15.968 ns                               ; 205.55 MHz ( period = 4.865 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.940 ns                 ; 5.972 ns                ;
; 16.031 ns                               ; 208.25 MHz ( period = 4.802 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.940 ns                 ; 5.909 ns                ;
; 16.094 ns                               ; 211.01 MHz ( period = 4.739 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.475 ns                ;
; 16.098 ns                               ; 211.19 MHz ( period = 4.735 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.940 ns                 ; 5.842 ns                ;
; 16.179 ns                               ; 214.87 MHz ( period = 4.654 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.940 ns                 ; 5.761 ns                ;
; 16.267 ns                               ; 219.01 MHz ( period = 4.566 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.302 ns                ;
; 16.271 ns                               ; 219.20 MHz ( period = 4.562 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.940 ns                 ; 5.669 ns                ;
; 16.352 ns                               ; 223.16 MHz ( period = 4.481 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.940 ns                 ; 5.588 ns                ;
; 16.353 ns                               ; 223.21 MHz ( period = 4.480 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.596 ns                 ; 5.243 ns                ;
; 16.445 ns                               ; 227.89 MHz ( period = 4.388 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.596 ns                 ; 5.151 ns                ;
; 16.452 ns                               ; 228.26 MHz ( period = 4.381 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.117 ns                ;
; 16.472 ns                               ; 229.31 MHz ( period = 4.361 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.596 ns                 ; 5.124 ns                ;
; 16.473 ns                               ; 229.36 MHz ( period = 4.360 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.096 ns                ;
; 16.484 ns                               ; 229.94 MHz ( period = 4.349 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.596 ns                 ; 5.112 ns                ;
; 16.515 ns                               ; 231.59 MHz ( period = 4.318 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.054 ns                ;
; 16.520 ns                               ; 231.86 MHz ( period = 4.313 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.596 ns                 ; 5.076 ns                ;
; 16.609 ns                               ; 236.74 MHz ( period = 4.224 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.596 ns                 ; 4.987 ns                ;
; 16.648 ns                               ; 238.95 MHz ( period = 4.185 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.596 ns                 ; 4.948 ns                ;
; 16.663 ns                               ; 239.81 MHz ( period = 4.170 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.906 ns                ;
; 16.672 ns                               ; 240.33 MHz ( period = 4.161 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.596 ns                 ; 4.924 ns                ;
; 16.807 ns                               ; 248.39 MHz ( period = 4.026 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.762 ns                ;
; 16.815 ns                               ; 248.88 MHz ( period = 4.018 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.596 ns                 ; 4.781 ns                ;
; 16.825 ns                               ; 249.50 MHz ( period = 4.008 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.744 ns                ;
; 16.836 ns                               ; 250.19 MHz ( period = 3.997 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.733 ns                ;
; 16.838 ns                               ; 250.31 MHz ( period = 3.995 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.731 ns                ;
; 16.856 ns                               ; 251.45 MHz ( period = 3.977 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.713 ns                ;
; 16.860 ns                               ; 251.70 MHz ( period = 3.973 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.709 ns                ;
; 16.941 ns                               ; 256.94 MHz ( period = 3.892 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.628 ns                ;
; 16.946 ns                               ; 257.27 MHz ( period = 3.887 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.623 ns                ;
; 16.979 ns                               ; 259.47 MHz ( period = 3.854 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.596 ns                 ; 4.617 ns                ;
; 17.004 ns                               ; 261.16 MHz ( period = 3.829 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.565 ns                ;
; 17.061 ns                               ; 265.11 MHz ( period = 3.772 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.596 ns                 ; 4.535 ns                ;
; 17.094 ns                               ; 267.45 MHz ( period = 3.739 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.940 ns                 ; 4.846 ns                ;
; 17.131 ns                               ; 270.12 MHz ( period = 3.702 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.438 ns                ;
; 17.133 ns                               ; 270.27 MHz ( period = 3.700 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.436 ns                ;
; 17.144 ns                               ; 271.08 MHz ( period = 3.689 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.425 ns                ;
; 17.152 ns                               ; 271.67 MHz ( period = 3.681 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.417 ns                ;
; 17.166 ns                               ; 272.70 MHz ( period = 3.667 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.403 ns                ;
; 17.186 ns                               ; 274.20 MHz ( period = 3.647 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.383 ns                ;
; 17.192 ns                               ; 274.65 MHz ( period = 3.641 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.377 ns                ;
; 17.199 ns                               ; 275.18 MHz ( period = 3.634 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.714 ns                ;
; 17.199 ns                               ; 275.18 MHz ( period = 3.634 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.714 ns                ;
; 17.199 ns                               ; 275.18 MHz ( period = 3.634 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.714 ns                ;
; 17.199 ns                               ; 275.18 MHz ( period = 3.634 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.714 ns                ;
; 17.199 ns                               ; 275.18 MHz ( period = 3.634 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.714 ns                ;
; 17.199 ns                               ; 275.18 MHz ( period = 3.634 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.714 ns                ;
; 17.199 ns                               ; 275.18 MHz ( period = 3.634 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.714 ns                ;
; 17.205 ns                               ; 275.63 MHz ( period = 3.628 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.364 ns                ;
; 17.225 ns                               ; 277.16 MHz ( period = 3.608 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.596 ns                 ; 4.371 ns                ;
; 17.227 ns                               ; 277.32 MHz ( period = 3.606 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.342 ns                ;
; 17.258 ns                               ; 279.72 MHz ( period = 3.575 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.655 ns                ;
; 17.258 ns                               ; 279.72 MHz ( period = 3.575 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.655 ns                ;
; 17.258 ns                               ; 279.72 MHz ( period = 3.575 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.655 ns                ;
; 17.258 ns                               ; 279.72 MHz ( period = 3.575 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.655 ns                ;
; 17.258 ns                               ; 279.72 MHz ( period = 3.575 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.655 ns                ;
; 17.258 ns                               ; 279.72 MHz ( period = 3.575 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.655 ns                ;
; 17.258 ns                               ; 279.72 MHz ( period = 3.575 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.655 ns                ;
; 17.262 ns                               ; 280.03 MHz ( period = 3.571 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.651 ns                ;
; 17.262 ns                               ; 280.03 MHz ( period = 3.571 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.651 ns                ;
; 17.262 ns                               ; 280.03 MHz ( period = 3.571 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.651 ns                ;
; 17.262 ns                               ; 280.03 MHz ( period = 3.571 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.651 ns                ;
; 17.262 ns                               ; 280.03 MHz ( period = 3.571 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.651 ns                ;
; 17.262 ns                               ; 280.03 MHz ( period = 3.571 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.651 ns                ;
; 17.262 ns                               ; 280.03 MHz ( period = 3.571 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.651 ns                ;
; 17.302 ns                               ; 283.21 MHz ( period = 3.531 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.267 ns                ;
; 17.303 ns                               ; 283.29 MHz ( period = 3.530 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.266 ns                ;
; 17.311 ns                               ; 283.93 MHz ( period = 3.522 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.258 ns                ;
; 17.312 ns                               ; 284.01 MHz ( period = 3.521 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.940 ns                 ; 4.628 ns                ;
; 17.325 ns                               ; 285.06 MHz ( period = 3.508 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.244 ns                ;
; 17.365 ns                               ; 288.35 MHz ( period = 3.468 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.204 ns                ;
; 17.410 ns                               ; 292.14 MHz ( period = 3.423 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.503 ns                ;
; 17.410 ns                               ; 292.14 MHz ( period = 3.423 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.503 ns                ;
; 17.410 ns                               ; 292.14 MHz ( period = 3.423 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.503 ns                ;
; 17.410 ns                               ; 292.14 MHz ( period = 3.423 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.503 ns                ;
; 17.410 ns                               ; 292.14 MHz ( period = 3.423 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.503 ns                ;
; 17.410 ns                               ; 292.14 MHz ( period = 3.423 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.503 ns                ;
; 17.410 ns                               ; 292.14 MHz ( period = 3.423 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.503 ns                ;
; 17.428 ns                               ; 293.69 MHz ( period = 3.405 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.141 ns                ;
; 17.459 ns                               ; 296.38 MHz ( period = 3.374 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.940 ns                 ; 4.481 ns                ;
; 17.543 ns                               ; 303.95 MHz ( period = 3.290 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.026 ns                ;
; 17.576 ns                               ; 307.03 MHz ( period = 3.257 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.993 ns                ;
; 17.583 ns                               ; 307.69 MHz ( period = 3.250 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.330 ns                ;
; 17.583 ns                               ; 307.69 MHz ( period = 3.250 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.330 ns                ;
; 17.583 ns                               ; 307.69 MHz ( period = 3.250 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.330 ns                ;
; 17.583 ns                               ; 307.69 MHz ( period = 3.250 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.330 ns                ;
; 17.583 ns                               ; 307.69 MHz ( period = 3.250 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.330 ns                ;
; 17.583 ns                               ; 307.69 MHz ( period = 3.250 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.330 ns                ;
; 17.583 ns                               ; 307.69 MHz ( period = 3.250 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.330 ns                ;
; 17.594 ns                               ; 308.74 MHz ( period = 3.239 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.975 ns                ;
; 17.599 ns                               ; 309.21 MHz ( period = 3.234 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.970 ns                ;
; 17.608 ns                               ; 310.08 MHz ( period = 3.225 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.961 ns                ;
; 17.609 ns                               ; 310.17 MHz ( period = 3.224 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.960 ns                ;
; 17.612 ns                               ; 310.46 MHz ( period = 3.221 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.957 ns                ;
; 17.617 ns                               ; 310.95 MHz ( period = 3.216 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.952 ns                ;
; 17.623 ns                               ; 311.53 MHz ( period = 3.210 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.290 ns                ;
; 17.623 ns                               ; 311.53 MHz ( period = 3.210 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.290 ns                ;
; 17.623 ns                               ; 311.53 MHz ( period = 3.210 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.290 ns                ;
; 17.623 ns                               ; 311.53 MHz ( period = 3.210 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.290 ns                ;
; 17.623 ns                               ; 311.53 MHz ( period = 3.210 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.290 ns                ;
; 17.623 ns                               ; 311.53 MHz ( period = 3.210 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.290 ns                ;
; 17.623 ns                               ; 311.53 MHz ( period = 3.210 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.290 ns                ;
; 17.628 ns                               ; 312.01 MHz ( period = 3.205 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.940 ns                 ; 4.312 ns                ;
; 17.634 ns                               ; 312.60 MHz ( period = 3.199 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.935 ns                ;
; 17.669 ns                               ; 316.06 MHz ( period = 3.164 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.900 ns                ;
; 17.670 ns                               ; 316.16 MHz ( period = 3.163 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.899 ns                ;
; 17.678 ns                               ; 316.96 MHz ( period = 3.155 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.891 ns                ;
; 17.749 ns                               ; 324.25 MHz ( period = 3.084 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.820 ns                ;
; 17.765 ns                               ; 325.95 MHz ( period = 3.068 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.940 ns                 ; 4.175 ns                ;
; 17.826 ns                               ; 332.56 MHz ( period = 3.007 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.940 ns                 ; 4.114 ns                ;
; 17.828 ns                               ; 332.78 MHz ( period = 3.005 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.741 ns                ;
; 17.854 ns                               ; 335.68 MHz ( period = 2.979 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.715 ns                ;
; 17.898 ns                               ; 340.72 MHz ( period = 2.935 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.940 ns                 ; 4.042 ns                ;
; 17.929 ns                               ; 344.35 MHz ( period = 2.904 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 2.984 ns                ;
; 17.929 ns                               ; 344.35 MHz ( period = 2.904 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 2.984 ns                ;
; 17.929 ns                               ; 344.35 MHz ( period = 2.904 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 2.984 ns                ;
; 17.929 ns                               ; 344.35 MHz ( period = 2.904 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 2.984 ns                ;
; 17.929 ns                               ; 344.35 MHz ( period = 2.904 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 2.984 ns                ;
; 17.929 ns                               ; 344.35 MHz ( period = 2.904 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 2.984 ns                ;
; 17.929 ns                               ; 344.35 MHz ( period = 2.904 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 2.984 ns                ;
; 17.960 ns                               ; 348.07 MHz ( period = 2.873 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.609 ns                ;
; 17.990 ns                               ; 351.74 MHz ( period = 2.843 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 2.923 ns                ;
; 17.990 ns                               ; 351.74 MHz ( period = 2.843 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 2.923 ns                ;
; 17.990 ns                               ; 351.74 MHz ( period = 2.843 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 2.923 ns                ;
; 17.990 ns                               ; 351.74 MHz ( period = 2.843 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 2.923 ns                ;
; 17.990 ns                               ; 351.74 MHz ( period = 2.843 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 2.923 ns                ;
; 17.990 ns                               ; 351.74 MHz ( period = 2.843 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 2.923 ns                ;
; 17.990 ns                               ; 351.74 MHz ( period = 2.843 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 2.923 ns                ;
; 18.003 ns                               ; 353.36 MHz ( period = 2.830 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.566 ns                ;
; 18.026 ns                               ; 356.25 MHz ( period = 2.807 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.543 ns                ;
; 18.049 ns                               ; 359.20 MHz ( period = 2.784 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.520 ns                ;
; 18.076 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.493 ns                ;
; 18.077 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.492 ns                ;
; 18.085 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.484 ns                ;
; 18.104 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.465 ns                ;
; 18.107 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.462 ns                ;
; 18.204 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.940 ns                 ; 3.736 ns                ;
; 18.233 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.940 ns                 ; 3.707 ns                ;
; 18.233 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.336 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                                 ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 16.873 ns ; 252.53 MHz ( period = 3.960 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.695 ns                ;
; 16.873 ns ; 252.53 MHz ( period = 3.960 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.695 ns                ;
; 16.873 ns ; 252.53 MHz ( period = 3.960 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.695 ns                ;
; 16.878 ns ; 252.84 MHz ( period = 3.955 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 3.695 ns                ;
; 16.878 ns ; 252.84 MHz ( period = 3.955 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 3.695 ns                ;
; 17.112 ns ; 268.74 MHz ( period = 3.721 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.456 ns                ;
; 17.112 ns ; 268.74 MHz ( period = 3.721 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.456 ns                ;
; 17.112 ns ; 268.74 MHz ( period = 3.721 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.456 ns                ;
; 17.117 ns ; 269.11 MHz ( period = 3.716 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 3.456 ns                ;
; 17.117 ns ; 269.11 MHz ( period = 3.716 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 3.456 ns                ;
; 17.502 ns ; 300.21 MHz ( period = 3.331 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.067 ns                ;
; 17.502 ns ; 300.21 MHz ( period = 3.331 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.067 ns                ;
; 17.502 ns ; 300.21 MHz ( period = 3.331 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.067 ns                ;
; 17.502 ns ; 300.21 MHz ( period = 3.331 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.067 ns                ;
; 17.502 ns ; 300.21 MHz ( period = 3.331 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.067 ns                ;
; 17.520 ns ; 301.84 MHz ( period = 3.313 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.049 ns                ;
; 17.520 ns ; 301.84 MHz ( period = 3.313 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.049 ns                ;
; 17.520 ns ; 301.84 MHz ( period = 3.313 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.049 ns                ;
; 17.520 ns ; 301.84 MHz ( period = 3.313 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.049 ns                ;
; 17.520 ns ; 301.84 MHz ( period = 3.313 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.049 ns                ;
; 17.520 ns ; 301.84 MHz ( period = 3.313 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.049 ns                ;
; 17.741 ns ; 323.42 MHz ( period = 3.092 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.828 ns                ;
; 17.741 ns ; 323.42 MHz ( period = 3.092 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.828 ns                ;
; 17.741 ns ; 323.42 MHz ( period = 3.092 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.828 ns                ;
; 17.741 ns ; 323.42 MHz ( period = 3.092 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.828 ns                ;
; 17.741 ns ; 323.42 MHz ( period = 3.092 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.828 ns                ;
; 17.759 ns ; 325.31 MHz ( period = 3.074 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.810 ns                ;
; 17.759 ns ; 325.31 MHz ( period = 3.074 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.810 ns                ;
; 17.759 ns ; 325.31 MHz ( period = 3.074 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.810 ns                ;
; 17.759 ns ; 325.31 MHz ( period = 3.074 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.810 ns                ;
; 17.759 ns ; 325.31 MHz ( period = 3.074 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.810 ns                ;
; 17.759 ns ; 325.31 MHz ( period = 3.074 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.810 ns                ;
; 19.368 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 1.201 ns                ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                   ; To                                                                                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -2.541 ns                               ; AD_state[0]_OTERM495                                                                                                                                   ; AD_state[0]_OTERM495                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.042 ns                   ; 0.501 ns                 ;
; -0.097 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.010 ns                   ; 2.913 ns                 ;
; -0.097 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.010 ns                   ; 2.913 ns                 ;
; -0.097 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a5~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.010 ns                   ; 2.913 ns                 ;
; -0.097 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.010 ns                   ; 2.913 ns                 ;
; -0.097 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.010 ns                   ; 2.913 ns                 ;
; -0.097 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.010 ns                   ; 2.913 ns                 ;
; -0.097 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a3~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.010 ns                   ; 2.913 ns                 ;
; -0.097 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.010 ns                   ; 2.913 ns                 ;
; -0.097 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a9~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.010 ns                   ; 2.913 ns                 ;
; -0.097 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.010 ns                   ; 2.913 ns                 ;
; -0.097 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a13~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.010 ns                   ; 2.913 ns                 ;
; -0.097 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.010 ns                   ; 2.913 ns                 ;
; -0.097 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a1~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.010 ns                   ; 2.913 ns                 ;
; -0.097 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.010 ns                   ; 2.913 ns                 ;
; -0.097 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a15~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.010 ns                   ; 2.913 ns                 ;
; -0.097 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.010 ns                   ; 2.913 ns                 ;
; 0.198 ns                                ; CCcount[6]                                                                                                                                             ; CCcount[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 0.501 ns                 ;
; 0.198 ns                                ; CCcount[2]                                                                                                                                             ; CCcount[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 0.501 ns                 ;
; 0.198 ns                                ; CCcount[0]                                                                                                                                             ; CCcount[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 0.501 ns                 ;
; 0.198 ns                                ; CCcount[1]                                                                                                                                             ; CCcount[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 0.501 ns                 ;
; 0.198 ns                                ; CCstate.10                                                                                                                                             ; CCstate.10                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 0.501 ns                 ;
; 0.198 ns                                ; CCcount[3]                                                                                                                                             ; CCcount[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 0.501 ns                 ;
; 0.198 ns                                ; CCstate.00                                                                                                                                             ; CCstate.00                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 0.501 ns                 ;
; 0.198 ns                                ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 0.501 ns                 ;
; 0.198 ns                                ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 0.501 ns                 ;
; 0.198 ns                                ; I2SAudioOut:I2SAO|data[4]                                                                                                                              ; I2SAudioOut:I2SAO|data[4]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 0.501 ns                 ;
; 0.198 ns                                ; I2SAudioOut:I2SAO|data[0]                                                                                                                              ; I2SAudioOut:I2SAO|data[0]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 0.501 ns                 ;
; 0.198 ns                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 0.501 ns                 ;
; 0.198 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 0.501 ns                 ;
; 0.198 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 0.501 ns                 ;
; 0.198 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                         ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 0.501 ns                 ;
; 0.198 ns                                ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                         ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 0.501 ns                 ;
; 0.198 ns                                ; ad_count[0]                                                                                                                                            ; ad_count[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 0.501 ns                 ;
; 0.198 ns                                ; state_PWM.00000_OTERM93                                                                                                                                ; state_PWM.00000_OTERM93                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 0.501 ns                 ;
; 0.198 ns                                ; state_PWM.00001_OTERM95                                                                                                                                ; state_PWM.00001_OTERM95                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 0.501 ns                 ;
; 0.198 ns                                ; fifo_enable                                                                                                                                            ; fifo_enable                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 0.501 ns                 ;
; 0.198 ns                                ; TX_state[3]                                                                                                                                            ; TX_state[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 0.501 ns                 ;
; 0.198 ns                                ; TX_state[1]                                                                                                                                            ; TX_state[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 0.501 ns                 ;
; 0.198 ns                                ; TX_state[0]                                                                                                                                            ; TX_state[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; got_sync                                                                                                                                               ; got_sync                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_ADR[1]~reg0                                                                                                                                       ; FIFO_ADR[1]~reg0                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLOE~reg0                                                                                                                                              ; SLOE~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Rx_fifo_enable                                                                                                                                         ; Rx_fifo_enable                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|clean_pb                                                                                                                              ; debounce:de_dash|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|clean_pb                                                                                                                               ; debounce:de_dot|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|clean_pb                                                                                                                               ; debounce:de_PTT|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_sync.0000                                                                                                                                        ; state_sync.0000                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_read_clock                                                                                                                                          ; Tx_read_clock                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLEN                                                                                                                                                   ; SLEN                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_sync.0100                                                                                                                                        ; state_sync.0100                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLRD~reg0                                                                                                                                              ; SLRD~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[2]                                                                                                                                            ; state_FX[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[1]                                                                                                                                            ; state_FX[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[0]                                                                                                                                            ; state_FX[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[3]                                                                                                                                            ; state_FX[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 1.822 ns                                ; ad_count[1]                                                                                                                                            ; ad_count[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 2.125 ns                 ;
; 1.832 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[10]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~259_OTERM125                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.332 ns                   ; 2.164 ns                 ;
; 1.846 ns                                ; ad_count[5]                                                                                                                                            ; ad_count[5]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 2.149 ns                 ;
; 1.861 ns                                ; ad_count[21]                                                                                                                                           ; ad_count[21]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 2.164 ns                 ;
; 1.864 ns                                ; ad_count[9]                                                                                                                                            ; ad_count[9]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 2.167 ns                 ;
; 1.865 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM167                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM165                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 2.168 ns                 ;
; 1.867 ns                                ; ad_count[19]                                                                                                                                           ; ad_count[19]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 2.170 ns                 ;
; 1.873 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[3]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM139                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.334 ns                   ; 2.207 ns                 ;
; 1.883 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]_OTERM147                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.302 ns                   ; 2.185 ns                 ;
; 1.890 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[1]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[1]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.292 ns                   ; 2.182 ns                 ;
; 1.890 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM161                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[3]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.302 ns                   ; 2.192 ns                 ;
; 1.892 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[7]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM131                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.334 ns                   ; 2.226 ns                 ;
; 1.894 ns                                ; ad_count[0]                                                                                                                                            ; ad_count[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 2.197 ns                 ;
; 1.895 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[9]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.302 ns                   ; 2.197 ns                 ;
; 1.907 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[7]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM133                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.332 ns                   ; 2.239 ns                 ;
; 1.912 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]_OTERM147                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM145                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.302 ns                   ; 2.214 ns                 ;
; 1.924 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[5]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM137                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.334 ns                   ; 2.258 ns                 ;
; 1.928 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|p0addr                                                                              ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM169                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.293 ns                   ; 2.221 ns                 ;
; 1.931 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[2]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[2]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.293 ns                   ; 2.224 ns                 ;
; 1.931 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]_OTERM159                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]_OTERM159                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 2.234 ns                 ;
; 1.936 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM171                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM171                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 2.239 ns                 ;
; 1.942 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM161                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]_OTERM159                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.302 ns                   ; 2.244 ns                 ;
; 1.947 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.302 ns                   ; 2.249 ns                 ;
; 1.948 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]_OTERM159                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM157                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 2.251 ns                 ;
; 1.956 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe7a[9]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe8a[9]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.957 ns                 ;
; 1.960 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM167                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM167                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 2.263 ns                 ;
; 1.964 ns                                ; ad_count[4]                                                                                                                                            ; ad_count[4]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 2.267 ns                 ;
; 1.968 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[3]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[3]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.299 ns                   ; 2.267 ns                 ;
; 1.979 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[8]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM131                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.332 ns                   ; 2.311 ns                 ;
; 1.979 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[9]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[9]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.289 ns                   ; 2.268 ns                 ;
; 1.984 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM143                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM143                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 2.287 ns                 ;
; 1.992 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 2.295 ns                 ;
; 2.017 ns                                ; ad_count[8]                                                                                                                                            ; ad_count[8]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 2.320 ns                 ;
; 2.022 ns                                ; ad_count[22]                                                                                                                                           ; ad_count[22]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 2.325 ns                 ;
; 2.034 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[2]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM141                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.332 ns                   ; 2.366 ns                 ;
; 2.040 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[12]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[12]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.272 ns                   ; 2.312 ns                 ;
; 2.048 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[11]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[11]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 2.351 ns                 ;
; 2.068 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[0]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM141                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.334 ns                   ; 2.402 ns                 ;
; 2.102 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[7]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[7]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.299 ns                   ; 2.401 ns                 ;
; 2.103 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[8]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM129                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.332 ns                   ; 2.435 ns                 ;
; 2.104 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[5]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[5]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.291 ns                   ; 2.395 ns                 ;
; 2.104 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[10]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[10]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.332 ns                   ; 2.436 ns                 ;
; 2.107 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe7a[12]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe8a[12]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.010 ns                   ; 2.117 ns                 ;
; 2.117 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM141                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.334 ns                   ; 2.451 ns                 ;
; 2.122 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[4]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM141                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.334 ns                   ; 2.456 ns                 ;
; 2.147 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[8]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM131                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.334 ns                   ; 2.481 ns                 ;
; 2.154 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[0]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM139                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.334 ns                   ; 2.488 ns                 ;
; 2.154 ns                                ; AD_state[0]_OTERM501                                                                                                                                   ; AD_state[0]_OTERM495                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.042 ns                   ; 5.196 ns                 ;
; 2.156 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.102 ns                   ; 2.258 ns                 ;
; 2.163 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[8]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[8]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.293 ns                   ; 2.456 ns                 ;
; 2.164 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.108 ns                   ; 2.272 ns                 ;
; 2.165 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.116 ns                   ; 2.281 ns                 ;
; 2.166 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.108 ns                   ; 2.274 ns                 ;
; 2.168 ns                                ; AD_state[0]_OTERM499                                                                                                                                   ; AD_state[0]_OTERM495                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.042 ns                   ; 5.210 ns                 ;
; 2.171 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.108 ns                   ; 2.279 ns                 ;
; 2.172 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.112 ns                   ; 2.284 ns                 ;
; 2.173 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.112 ns                   ; 2.285 ns                 ;
; 2.174 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[4]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM137                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.334 ns                   ; 2.508 ns                 ;
; 2.180 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.118 ns                   ; 2.298 ns                 ;
; 2.181 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.183 ns                 ;
; 2.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg7 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.067 ns                   ; 2.253 ns                 ;
; 2.187 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.117 ns                   ; 2.304 ns                 ;
; 2.187 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe7a[5]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe8a[5]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 2.188 ns                 ;
; 2.189 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[8]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM129                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.334 ns                   ; 2.523 ns                 ;
; 2.193 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.195 ns                 ;
; 2.197 ns                                ; state_FX[3]                                                                                                                                            ; SLWR~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.199 ns                 ;
; 2.200 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.076 ns                   ; 2.276 ns                 ;
; 2.203 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM139                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.334 ns                   ; 2.537 ns                 ;
; 2.205 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|delayed_wrptr_g[2]                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.015 ns                  ; 2.190 ns                 ;
; 2.206 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg7 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.076 ns                   ; 2.282 ns                 ;
; 2.206 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 2.509 ns                 ;
; 2.209 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.095 ns                   ; 2.304 ns                 ;
; 2.209 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg9 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.067 ns                   ; 2.276 ns                 ;
; 2.210 ns                                ; ad_count[7]                                                                                                                                            ; ad_count[7]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 2.513 ns                 ;
; 2.212 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg6 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.116 ns                   ; 2.328 ns                 ;
; 2.212 ns                                ; ad_count[14]                                                                                                                                           ; ad_count[14]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 2.515 ns                 ;
; 2.213 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg10 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.118 ns                   ; 2.331 ns                 ;
; 2.213 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.215 ns                 ;
; 2.215 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.086 ns                   ; 2.301 ns                 ;
; 2.215 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 2.518 ns                 ;
; 2.217 ns                                ; ad_count[6]                                                                                                                                            ; ad_count[6]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 2.520 ns                 ;
; 2.217 ns                                ; ad_count[16]                                                                                                                                           ; ad_count[16]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 2.520 ns                 ;
; 2.218 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg10 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.117 ns                   ; 2.335 ns                 ;
; 2.219 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.118 ns                   ; 2.337 ns                 ;
; 2.219 ns                                ; ad_count[18]                                                                                                                                           ; ad_count[18]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 2.522 ns                 ;
; 2.221 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.086 ns                   ; 2.307 ns                 ;
; 2.222 ns                                ; state_FX[0]                                                                                                                                            ; SLOE~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.224 ns                 ;
; 2.222 ns                                ; ad_count[3]                                                                                                                                            ; ad_count[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 2.525 ns                 ;
; 2.225 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.076 ns                   ; 2.301 ns                 ;
; 2.225 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg7 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.057 ns                   ; 2.282 ns                 ;
; 2.226 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe7a[2]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe8a[2]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 2.227 ns                 ;
; 2.226 ns                                ; ad_count[10]                                                                                                                                           ; ad_count[10]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 2.529 ns                 ;
; 2.228 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.118 ns                   ; 2.346 ns                 ;
; 2.228 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.117 ns                   ; 2.345 ns                 ;
; 2.228 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.230 ns                 ;
; 2.229 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.067 ns                   ; 2.296 ns                 ;
; 2.230 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg10 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.095 ns                   ; 2.325 ns                 ;
; 2.231 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.117 ns                   ; 2.348 ns                 ;
; 2.231 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.293 ns                   ; 2.524 ns                 ;
; 2.232 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.118 ns                   ; 2.350 ns                 ;
; 2.232 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|parity_ff                                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|parity_ff                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.234 ns                 ;
; 2.232 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|delayed_wrptr_g[8]                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.017 ns                  ; 2.215 ns                 ;
; 2.233 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.057 ns                   ; 2.290 ns                 ;
; 2.236 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.117 ns                   ; 2.353 ns                 ;
; 2.239 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe7a[3]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe8a[3]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 2.240 ns                 ;
; 2.240 ns                                ; state_FX[2]                                                                                                                                            ; SLEN                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.242 ns                 ;
; 2.240 ns                                ; state_FX[0]                                                                                                                                            ; state_FX[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.242 ns                 ;
; 2.240 ns                                ; state_FX[2]                                                                                                                                            ; state_FX[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.242 ns                 ;
; 2.241 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[25]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 2.544 ns                 ;
; 2.241 ns                                ; state_FX[0]                                                                                                                                            ; SLWR~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.243 ns                 ;
; 2.243 ns                                ; ad_count[13]                                                                                                                                           ; ad_count[13]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 2.546 ns                 ;
; 2.244 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.118 ns                   ; 2.362 ns                 ;
; 2.244 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|delayed_wrptr_g[10]                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.023 ns                  ; 2.221 ns                 ;
; 2.244 ns                                ; ad_count[17]                                                                                                                                           ; ad_count[17]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.303 ns                   ; 2.547 ns                 ;
; 2.246 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.117 ns                   ; 2.363 ns                 ;
; 2.248 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.102 ns                   ; 2.350 ns                 ;
; 2.249 ns                                ; state_FX[0]                                                                                                                                            ; state_FX[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.251 ns                 ;
; 2.250 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.118 ns                   ; 2.368 ns                 ;
; 2.250 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[4]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[4]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.293 ns                   ; 2.543 ns                 ;
; 2.253 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.095 ns                   ; 2.348 ns                 ;
; 2.253 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.293 ns                   ; 2.546 ns                 ;
; 2.253 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.293 ns                   ; 2.546 ns                 ;
; 2.253 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.293 ns                   ; 2.546 ns                 ;
; 2.253 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[4]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.293 ns                   ; 2.546 ns                 ;
; 2.253 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[5]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.293 ns                   ; 2.546 ns                 ;
; 2.253 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[6]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.293 ns                   ; 2.546 ns                 ;
; 2.253 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[7]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.293 ns                   ; 2.546 ns                 ;
; 2.253 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[8]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.293 ns                   ; 2.546 ns                 ;
; 2.253 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[9]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.293 ns                   ; 2.546 ns                 ;
; 2.253 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[10]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.293 ns                   ; 2.546 ns                 ;
; 2.253 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[11]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.293 ns                   ; 2.546 ns                 ;
; 2.253 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[12]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.293 ns                   ; 2.546 ns                 ;
; 2.256 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.057 ns                   ; 2.313 ns                 ;
; 2.256 ns                                ; ad_count[25]                                                                                                                                           ; AK_reset~reg0                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.273 ns                   ; 2.529 ns                 ;
; 2.260 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.102 ns                   ; 2.362 ns                 ;
; 2.263 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.102 ns                   ; 2.365 ns                 ;
; 2.265 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg10 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.086 ns                   ; 2.351 ns                 ;
; 2.267 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg8 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.067 ns                   ; 2.334 ns                 ;
; 2.267 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[9]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM127                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.334 ns                   ; 2.601 ns                 ;
; 2.268 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.108 ns                   ; 2.376 ns                 ;
; 2.270 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.095 ns                   ; 2.365 ns                 ;
; 2.270 ns                                ; state_FX[2]                                                                                                                                            ; SLRD~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.272 ns                 ;
; 2.275 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg8 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.057 ns                   ; 2.332 ns                 ;
; 2.277 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.112 ns                   ; 2.389 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                    ;                                                                                                                                                         ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                   ; To                                                                                                                                                     ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; -2.240 ns                               ; AD_state[0]_OTERM495                                                                                                                                   ; AD_state[0]_OTERM495                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.741 ns                   ; 0.501 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a5~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a3~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a9~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a13~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a1~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a15~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.499 ns                                ; CCcount[6]                                                                                                                                             ; CCcount[6]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[2]                                                                                                                                             ; CCcount[2]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[0]                                                                                                                                             ; CCcount[0]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[1]                                                                                                                                             ; CCcount[1]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCstate.10                                                                                                                                             ; CCstate.10                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[3]                                                                                                                                             ; CCcount[3]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCstate.00                                                                                                                                             ; CCstate.00                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|data[4]                                                                                                                              ; I2SAudioOut:I2SAO|data[4]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|data[0]                                                                                                                              ; I2SAudioOut:I2SAO|data[0]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                         ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                         ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ad_count[0]                                                                                                                                            ; ad_count[0]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00000_OTERM93                                                                                                                                ; state_PWM.00000_OTERM93                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00001_OTERM95                                                                                                                                ; state_PWM.00001_OTERM95                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; fifo_enable                                                                                                                                            ; fifo_enable                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[3]                                                                                                                                            ; TX_state[3]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[1]                                                                                                                                            ; TX_state[1]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[0]                                                                                                                                            ; TX_state[0]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 2.123 ns                                ; ad_count[1]                                                                                                                                            ; ad_count[1]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.125 ns                 ;
; 2.133 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[10]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~259_OTERM125                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.031 ns                   ; 2.164 ns                 ;
; 2.147 ns                                ; ad_count[5]                                                                                                                                            ; ad_count[5]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.149 ns                 ;
; 2.162 ns                                ; ad_count[21]                                                                                                                                           ; ad_count[21]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.164 ns                 ;
; 2.165 ns                                ; ad_count[9]                                                                                                                                            ; ad_count[9]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.167 ns                 ;
; 2.166 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM167                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM165                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.168 ns                 ;
; 2.168 ns                                ; ad_count[19]                                                                                                                                           ; ad_count[19]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.170 ns                 ;
; 2.174 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[3]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM139                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.207 ns                 ;
; 2.184 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]_OTERM147                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.185 ns                 ;
; 2.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[1]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[1]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.009 ns                  ; 2.182 ns                 ;
; 2.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM161                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[3]                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.192 ns                 ;
; 2.193 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[7]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM131                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.226 ns                 ;
; 2.195 ns                                ; ad_count[0]                                                                                                                                            ; ad_count[1]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.197 ns                 ;
; 2.196 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[9]                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.197 ns                 ;
; 2.208 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[7]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM133                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.031 ns                   ; 2.239 ns                 ;
; 2.213 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]_OTERM147                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM145                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.214 ns                 ;
; 2.225 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[5]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM137                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.258 ns                 ;
; 2.229 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|p0addr                                                                              ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM169                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.221 ns                 ;
; 2.232 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[2]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[2]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.224 ns                 ;
; 2.232 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]_OTERM159                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]_OTERM159                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.234 ns                 ;
; 2.237 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM171                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM171                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.239 ns                 ;
; 2.243 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM161                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]_OTERM159                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.244 ns                 ;
; 2.248 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.249 ns                 ;
; 2.249 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]_OTERM159                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM157                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.251 ns                 ;
; 2.261 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM167                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM167                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.263 ns                 ;
; 2.265 ns                                ; ad_count[4]                                                                                                                                            ; ad_count[4]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.267 ns                 ;
; 2.269 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[3]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[3]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.002 ns                  ; 2.267 ns                 ;
; 2.280 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[8]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM131                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.031 ns                   ; 2.311 ns                 ;
; 2.280 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[9]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[9]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.012 ns                  ; 2.268 ns                 ;
; 2.285 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM143                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM143                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.287 ns                 ;
; 2.293 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.295 ns                 ;
; 2.318 ns                                ; ad_count[8]                                                                                                                                            ; ad_count[8]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.320 ns                 ;
; 2.323 ns                                ; ad_count[22]                                                                                                                                           ; ad_count[22]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.325 ns                 ;
; 2.335 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[2]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM141                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.031 ns                   ; 2.366 ns                 ;
; 2.341 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[12]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[12]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.029 ns                  ; 2.312 ns                 ;
; 2.349 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[11]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[11]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.351 ns                 ;
; 2.369 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[0]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM141                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.402 ns                 ;
; 2.403 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[7]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[7]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.002 ns                  ; 2.401 ns                 ;
; 2.404 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[8]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM129                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.031 ns                   ; 2.435 ns                 ;
; 2.405 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[5]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[5]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.010 ns                  ; 2.395 ns                 ;
; 2.405 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[10]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[10]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.031 ns                   ; 2.436 ns                 ;
; 2.418 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM141                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.451 ns                 ;
; 2.423 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[4]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM141                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.456 ns                 ;
; 2.448 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[8]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM131                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.481 ns                 ;
; 2.455 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[0]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM139                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.488 ns                 ;
; 2.455 ns                                ; AD_state[0]_OTERM501                                                                                                                                   ; AD_state[0]_OTERM495                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.741 ns                   ; 5.196 ns                 ;
; 2.464 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[8]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[8]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.456 ns                 ;
; 2.469 ns                                ; AD_state[0]_OTERM499                                                                                                                                   ; AD_state[0]_OTERM495                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.741 ns                   ; 5.210 ns                 ;
; 2.475 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[4]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM137                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.508 ns                 ;
; 2.490 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[8]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM129                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.523 ns                 ;
; 2.504 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM139                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.537 ns                 ;
; 2.507 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.509 ns                 ;
; 2.511 ns                                ; ad_count[7]                                                                                                                                            ; ad_count[7]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.513 ns                 ;
; 2.513 ns                                ; ad_count[14]                                                                                                                                           ; ad_count[14]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.515 ns                 ;
; 2.516 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.518 ns                 ;
; 2.518 ns                                ; ad_count[6]                                                                                                                                            ; ad_count[6]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.520 ns                 ;
; 2.518 ns                                ; ad_count[16]                                                                                                                                           ; ad_count[16]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.520 ns                 ;
; 2.520 ns                                ; ad_count[18]                                                                                                                                           ; ad_count[18]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.522 ns                 ;
; 2.523 ns                                ; ad_count[3]                                                                                                                                            ; ad_count[3]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.525 ns                 ;
; 2.527 ns                                ; ad_count[10]                                                                                                                                           ; ad_count[10]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.529 ns                 ;
; 2.532 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[0]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.524 ns                 ;
; 2.542 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[25]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.544 ns                 ;
; 2.544 ns                                ; ad_count[13]                                                                                                                                           ; ad_count[13]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.546 ns                 ;
; 2.545 ns                                ; ad_count[17]                                                                                                                                           ; ad_count[17]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.547 ns                 ;
; 2.551 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[4]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[4]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.543 ns                 ;
; 2.554 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[1]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.546 ns                 ;
; 2.554 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[2]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.546 ns                 ;
; 2.554 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[3]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.546 ns                 ;
; 2.554 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[4]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.546 ns                 ;
; 2.554 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[5]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.546 ns                 ;
; 2.554 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[6]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.546 ns                 ;
; 2.554 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[7]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.546 ns                 ;
; 2.554 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[8]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.546 ns                 ;
; 2.554 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[9]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.546 ns                 ;
; 2.554 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[10]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.546 ns                 ;
; 2.554 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[11]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.546 ns                 ;
; 2.554 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[12]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.546 ns                 ;
; 2.557 ns                                ; ad_count[25]                                                                                                                                           ; AK_reset~reg0                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.028 ns                  ; 2.529 ns                 ;
; 2.568 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[9]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM127                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.601 ns                 ;
; 2.578 ns                                ; ad_count[12]                                                                                                                                           ; ad_count[12]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.580 ns                 ;
; 2.592 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_OTERM121_OTERM203                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_OTERM121_OTERM203                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.741 ns                   ; 5.333 ns                 ;
; 2.601 ns                                ; ad_count[1]                                                                                                                                            ; ad_count[2]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.603 ns                 ;
; 2.603 ns                                ; state_PWM.00000_OTERM89                                                                                                                                ; state_PWM.00000_OTERM93                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.605 ns                 ;
; 2.604 ns                                ; ad_count[2]                                                                                                                                            ; ad_count[2]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.606 ns                 ;
; 2.604 ns                                ; Tx_q[11]                                                                                                                                               ; Tx_data[11]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.006 ns                  ; 2.598 ns                 ;
; 2.605 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|countera0_OTERM119_OTERM177                              ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_OTERM121_OTERM203                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.741 ns                   ; 5.346 ns                 ;
; 2.608 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[8]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM133                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.641 ns                 ;
; 2.611 ns                                ; ad_count[11]                                                                                                                                           ; ad_count[11]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.613 ns                 ;
; 2.612 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[10]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261_OTERM123                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.031 ns                   ; 2.643 ns                 ;
; 2.612 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[13]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.614 ns                 ;
; 2.612 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[14]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.614 ns                 ;
; 2.612 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[15]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.614 ns                 ;
; 2.612 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[16]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.614 ns                 ;
; 2.612 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[17]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.614 ns                 ;
; 2.612 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[18]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.614 ns                 ;
; 2.612 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[19]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.614 ns                 ;
; 2.612 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[20]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.614 ns                 ;
; 2.612 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[21]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.614 ns                 ;
; 2.612 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[22]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.614 ns                 ;
; 2.612 ns                                ; ad_count[23]                                                                                                                                           ; ad_count[23]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.614 ns                 ;
; 2.612 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[23]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.614 ns                 ;
; 2.612 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[24]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.614 ns                 ;
; 2.617 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[4]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM137                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.650 ns                 ;
; 2.617 ns                                ; ad_count[24]                                                                                                                                           ; ad_count[24]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.619 ns                 ;
; 2.621 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.623 ns                 ;
; 2.621 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.623 ns                 ;
; 2.626 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[0]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[0]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.618 ns                 ;
; 2.626 ns                                ; ad_count[5]                                                                                                                                            ; ad_count[6]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.628 ns                 ;
; 2.629 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.631 ns                 ;
; 2.634 ns                                ; ad_count[20]                                                                                                                                           ; ad_count[20]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.636 ns                 ;
; 2.639 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.641 ns                 ;
; 2.641 ns                                ; ad_count[21]                                                                                                                                           ; ad_count[22]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.643 ns                 ;
; 2.645 ns                                ; ad_count[9]                                                                                                                                            ; ad_count[10]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.647 ns                 ;
; 2.645 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[0]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM137                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.678 ns                 ;
; 2.648 ns                                ; ad_count[19]                                                                                                                                           ; ad_count[20]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.650 ns                 ;
; 2.652 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]_OTERM155                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]_OTERM153                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.653 ns                 ;
; 2.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]_OTERM163                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]_OTERM163                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.656 ns                 ;
; 2.654 ns                                ; Tx_q[12]                                                                                                                                               ; Tx_data[12]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.006 ns                  ; 2.648 ns                 ;
; 2.655 ns                                ; AD_state[0]_OTERM497                                                                                                                                   ; AD_state[0]_OTERM495                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.741 ns                   ; 5.396 ns                 ;
; 2.656 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM145                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM145                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.658 ns                 ;
; 2.658 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[11]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261_OTERM123                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.031 ns                   ; 2.689 ns                 ;
; 2.661 ns                                ; ad_count[15]                                                                                                                                           ; ad_count[15]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.663 ns                 ;
; 2.662 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]_OTERM153                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]_OTERM151                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.664 ns                 ;
; 2.669 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; I2SAudioOut:I2SAO|bit_count[1]                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.040 ns                   ; 2.709 ns                 ;
; 2.672 ns                                ; ad_count[0]                                                                                                                                            ; ad_count[2]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.674 ns                 ;
; 2.672 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[7]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM129                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.705 ns                 ;
; 2.678 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; I2SAudioOut:I2SAO|bit_count[1]                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.040 ns                   ; 2.718 ns                 ;
; 2.679 ns                                ; state_PWM.00010                                                                                                                                        ; state_PWM.00011                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.681 ns                 ;
; 2.679 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM167                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]_OTERM163                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.681 ns                 ;
; 2.680 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.682 ns                 ;
; 2.682 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM157                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM157                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.684 ns                 ;
; 2.683 ns                                ; TX_state[0]                                                                                                                                            ; TX_state[2]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.685 ns                 ;
; 2.683 ns                                ; TX_state[0]                                                                                                                                            ; TX_state[4]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.685 ns                 ;
; 2.684 ns                                ; TX_state[0]                                                                                                                                            ; TX_state[3]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.686 ns                 ;
; 2.687 ns                                ; ad_count[1]                                                                                                                                            ; ad_count[3]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.689 ns                 ;
; 2.687 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]_OTERM155                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.688 ns                 ;
; 2.689 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[7]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM131                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.031 ns                   ; 2.720 ns                 ;
; 2.691 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.040 ns                   ; 2.731 ns                 ;
; 2.694 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM137                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.727 ns                 ;
; 2.701 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[5]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~249_OTERM135                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.734 ns                 ;
; 2.711 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[12]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261_OTERM123                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.744 ns                 ;
; 2.712 ns                                ; ad_count[5]                                                                                                                                            ; ad_count[7]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.714 ns                 ;
; 2.714 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM171                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM167                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.716 ns                 ;
; 2.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]_OTERM151                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[9]                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.717 ns                 ;
; 2.719 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.040 ns                   ; 2.759 ns                 ;
; 2.719 ns                                ; Tx_q[0]                                                                                                                                                ; Tx_q[1]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.721 ns                 ;
; 2.722 ns                                ; TX_state[1]                                                                                                                                            ; TX_state[2]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.724 ns                 ;
; 2.722 ns                                ; TX_state[1]                                                                                                                                            ; TX_state[4]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.724 ns                 ;
; 2.722 ns                                ; TX_state[4]                                                                                                                                            ; TX_state[0]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.724 ns                 ;
; 2.723 ns                                ; TX_state[1]                                                                                                                                            ; TX_state[3]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.725 ns                 ;
; 2.724 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM145                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.725 ns                 ;
; 2.724 ns                                ; Tx_q[4]                                                                                                                                                ; Tx_data[4]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.726 ns                 ;
; 2.726 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]_OTERM153                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]_OTERM153                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.728 ns                 ;
; 2.726 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]_OTERM147                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM143                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.727 ns                 ;
; 2.727 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]_OTERM163                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[3]                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.729 ns                 ;
; 2.727 ns                                ; ad_count[21]                                                                                                                                           ; ad_count[23]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.729 ns                 ;
; 2.731 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[0]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~249_OTERM135                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.764 ns                 ;
; 2.731 ns                                ; ad_count[9]                                                                                                                                            ; ad_count[11]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.733 ns                 ;
; 2.732 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[7]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~249_OTERM135                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.031 ns                   ; 2.763 ns                 ;
; 2.734 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM157                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.736 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                    ;                                                                                                                                                        ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                   ; To                                                                                                                                                     ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -2.240 ns                               ; AD_state[0]_OTERM495                                                                                                                                   ; AD_state[0]_OTERM495                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.741 ns                   ; 0.501 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a5~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a3~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a9~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a13~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a1~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a15~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.709 ns                   ; 2.913 ns                 ;
; 0.499 ns                                ; CCcount[6]                                                                                                                                             ; CCcount[6]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[2]                                                                                                                                             ; CCcount[2]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[0]                                                                                                                                             ; CCcount[0]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[1]                                                                                                                                             ; CCcount[1]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCstate.10                                                                                                                                             ; CCstate.10                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[3]                                                                                                                                             ; CCcount[3]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCstate.00                                                                                                                                             ; CCstate.00                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|data[4]                                                                                                                              ; I2SAudioOut:I2SAO|data[4]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|data[0]                                                                                                                              ; I2SAudioOut:I2SAO|data[0]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                         ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                         ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ad_count[0]                                                                                                                                            ; ad_count[0]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00000_OTERM93                                                                                                                                ; state_PWM.00000_OTERM93                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00001_OTERM95                                                                                                                                ; state_PWM.00001_OTERM95                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; fifo_enable                                                                                                                                            ; fifo_enable                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[3]                                                                                                                                            ; TX_state[3]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[1]                                                                                                                                            ; TX_state[1]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[0]                                                                                                                                            ; TX_state[0]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 2.123 ns                                ; ad_count[1]                                                                                                                                            ; ad_count[1]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.125 ns                 ;
; 2.133 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[10]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~259_OTERM125                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.031 ns                   ; 2.164 ns                 ;
; 2.147 ns                                ; ad_count[5]                                                                                                                                            ; ad_count[5]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.149 ns                 ;
; 2.162 ns                                ; ad_count[21]                                                                                                                                           ; ad_count[21]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.164 ns                 ;
; 2.165 ns                                ; ad_count[9]                                                                                                                                            ; ad_count[9]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.167 ns                 ;
; 2.166 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM167                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM165                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.168 ns                 ;
; 2.168 ns                                ; ad_count[19]                                                                                                                                           ; ad_count[19]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.170 ns                 ;
; 2.174 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[3]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM139                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.207 ns                 ;
; 2.184 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]_OTERM147                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.185 ns                 ;
; 2.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[1]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[1]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.009 ns                  ; 2.182 ns                 ;
; 2.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM161                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[3]                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.192 ns                 ;
; 2.193 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[7]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM131                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.226 ns                 ;
; 2.195 ns                                ; ad_count[0]                                                                                                                                            ; ad_count[1]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.197 ns                 ;
; 2.196 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[9]                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.197 ns                 ;
; 2.208 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[7]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM133                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.031 ns                   ; 2.239 ns                 ;
; 2.213 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]_OTERM147                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM145                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.214 ns                 ;
; 2.225 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[5]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM137                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.258 ns                 ;
; 2.229 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|p0addr                                                                              ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM169                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.221 ns                 ;
; 2.232 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[2]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[2]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.224 ns                 ;
; 2.232 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]_OTERM159                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]_OTERM159                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.234 ns                 ;
; 2.237 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM171                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM171                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.239 ns                 ;
; 2.243 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM161                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]_OTERM159                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.244 ns                 ;
; 2.248 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.249 ns                 ;
; 2.249 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]_OTERM159                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM157                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.251 ns                 ;
; 2.261 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM167                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM167                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.263 ns                 ;
; 2.265 ns                                ; ad_count[4]                                                                                                                                            ; ad_count[4]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.267 ns                 ;
; 2.269 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[3]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[3]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.002 ns                  ; 2.267 ns                 ;
; 2.280 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[8]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM131                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.031 ns                   ; 2.311 ns                 ;
; 2.280 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[9]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[9]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.012 ns                  ; 2.268 ns                 ;
; 2.285 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM143                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM143                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.287 ns                 ;
; 2.293 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.295 ns                 ;
; 2.318 ns                                ; ad_count[8]                                                                                                                                            ; ad_count[8]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.320 ns                 ;
; 2.323 ns                                ; ad_count[22]                                                                                                                                           ; ad_count[22]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.325 ns                 ;
; 2.335 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[2]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM141                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.031 ns                   ; 2.366 ns                 ;
; 2.341 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[12]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[12]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.029 ns                  ; 2.312 ns                 ;
; 2.349 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[11]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[11]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.351 ns                 ;
; 2.369 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[0]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM141                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.402 ns                 ;
; 2.403 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[7]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[7]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.002 ns                  ; 2.401 ns                 ;
; 2.404 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[8]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM129                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.031 ns                   ; 2.435 ns                 ;
; 2.405 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[5]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[5]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.010 ns                  ; 2.395 ns                 ;
; 2.405 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[10]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[10]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.031 ns                   ; 2.436 ns                 ;
; 2.418 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM141                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.451 ns                 ;
; 2.423 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[4]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM141                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.456 ns                 ;
; 2.448 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[8]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM131                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.481 ns                 ;
; 2.455 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[0]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM139                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.488 ns                 ;
; 2.455 ns                                ; AD_state[0]_OTERM501                                                                                                                                   ; AD_state[0]_OTERM495                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.741 ns                   ; 5.196 ns                 ;
; 2.464 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[8]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[8]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.456 ns                 ;
; 2.469 ns                                ; AD_state[0]_OTERM499                                                                                                                                   ; AD_state[0]_OTERM495                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.741 ns                   ; 5.210 ns                 ;
; 2.475 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[4]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM137                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.508 ns                 ;
; 2.490 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[8]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM129                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.523 ns                 ;
; 2.504 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM139                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.537 ns                 ;
; 2.507 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.509 ns                 ;
; 2.511 ns                                ; ad_count[7]                                                                                                                                            ; ad_count[7]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.513 ns                 ;
; 2.513 ns                                ; ad_count[14]                                                                                                                                           ; ad_count[14]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.515 ns                 ;
; 2.516 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.518 ns                 ;
; 2.518 ns                                ; ad_count[6]                                                                                                                                            ; ad_count[6]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.520 ns                 ;
; 2.518 ns                                ; ad_count[16]                                                                                                                                           ; ad_count[16]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.520 ns                 ;
; 2.520 ns                                ; ad_count[18]                                                                                                                                           ; ad_count[18]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.522 ns                 ;
; 2.523 ns                                ; ad_count[3]                                                                                                                                            ; ad_count[3]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.525 ns                 ;
; 2.527 ns                                ; ad_count[10]                                                                                                                                           ; ad_count[10]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.529 ns                 ;
; 2.532 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[0]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.524 ns                 ;
; 2.542 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[25]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.544 ns                 ;
; 2.544 ns                                ; ad_count[13]                                                                                                                                           ; ad_count[13]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.546 ns                 ;
; 2.545 ns                                ; ad_count[17]                                                                                                                                           ; ad_count[17]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.547 ns                 ;
; 2.551 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[4]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[4]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.543 ns                 ;
; 2.554 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[1]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.546 ns                 ;
; 2.554 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[2]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.546 ns                 ;
; 2.554 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[3]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.546 ns                 ;
; 2.554 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[4]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.546 ns                 ;
; 2.554 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[5]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.546 ns                 ;
; 2.554 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[6]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.546 ns                 ;
; 2.554 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[7]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.546 ns                 ;
; 2.554 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[8]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.546 ns                 ;
; 2.554 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[9]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.546 ns                 ;
; 2.554 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[10]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.546 ns                 ;
; 2.554 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[11]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.546 ns                 ;
; 2.554 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[12]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.546 ns                 ;
; 2.557 ns                                ; ad_count[25]                                                                                                                                           ; AK_reset~reg0                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.028 ns                  ; 2.529 ns                 ;
; 2.568 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[9]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM127                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.601 ns                 ;
; 2.578 ns                                ; ad_count[12]                                                                                                                                           ; ad_count[12]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.580 ns                 ;
; 2.592 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_OTERM121_OTERM203                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_OTERM121_OTERM203                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.741 ns                   ; 5.333 ns                 ;
; 2.601 ns                                ; ad_count[1]                                                                                                                                            ; ad_count[2]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.603 ns                 ;
; 2.603 ns                                ; state_PWM.00000_OTERM89                                                                                                                                ; state_PWM.00000_OTERM93                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.605 ns                 ;
; 2.604 ns                                ; ad_count[2]                                                                                                                                            ; ad_count[2]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.606 ns                 ;
; 2.604 ns                                ; Tx_q[11]                                                                                                                                               ; Tx_data[11]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.006 ns                  ; 2.598 ns                 ;
; 2.605 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|countera0_OTERM119_OTERM177                              ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_OTERM121_OTERM203                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.741 ns                   ; 5.346 ns                 ;
; 2.608 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[8]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM133                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.641 ns                 ;
; 2.611 ns                                ; ad_count[11]                                                                                                                                           ; ad_count[11]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.613 ns                 ;
; 2.612 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[10]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261_OTERM123                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.031 ns                   ; 2.643 ns                 ;
; 2.612 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[13]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.614 ns                 ;
; 2.612 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[14]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.614 ns                 ;
; 2.612 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[15]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.614 ns                 ;
; 2.612 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[16]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.614 ns                 ;
; 2.612 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[17]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.614 ns                 ;
; 2.612 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[18]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.614 ns                 ;
; 2.612 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[19]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.614 ns                 ;
; 2.612 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[20]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.614 ns                 ;
; 2.612 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[21]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.614 ns                 ;
; 2.612 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[22]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.614 ns                 ;
; 2.612 ns                                ; ad_count[23]                                                                                                                                           ; ad_count[23]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.614 ns                 ;
; 2.612 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[23]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.614 ns                 ;
; 2.612 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[24]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.614 ns                 ;
; 2.617 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[4]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM137                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.650 ns                 ;
; 2.617 ns                                ; ad_count[24]                                                                                                                                           ; ad_count[24]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.619 ns                 ;
; 2.621 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.623 ns                 ;
; 2.621 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.623 ns                 ;
; 2.626 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[0]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[0]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 2.618 ns                 ;
; 2.626 ns                                ; ad_count[5]                                                                                                                                            ; ad_count[6]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.628 ns                 ;
; 2.629 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.631 ns                 ;
; 2.634 ns                                ; ad_count[20]                                                                                                                                           ; ad_count[20]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.636 ns                 ;
; 2.639 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.641 ns                 ;
; 2.641 ns                                ; ad_count[21]                                                                                                                                           ; ad_count[22]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.643 ns                 ;
; 2.645 ns                                ; ad_count[9]                                                                                                                                            ; ad_count[10]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.647 ns                 ;
; 2.645 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[0]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM137                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.678 ns                 ;
; 2.648 ns                                ; ad_count[19]                                                                                                                                           ; ad_count[20]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.650 ns                 ;
; 2.652 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]_OTERM155                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]_OTERM153                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.653 ns                 ;
; 2.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]_OTERM163                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]_OTERM163                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.656 ns                 ;
; 2.654 ns                                ; Tx_q[12]                                                                                                                                               ; Tx_data[12]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.006 ns                  ; 2.648 ns                 ;
; 2.655 ns                                ; AD_state[0]_OTERM497                                                                                                                                   ; AD_state[0]_OTERM495                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.741 ns                   ; 5.396 ns                 ;
; 2.656 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM145                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM145                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.658 ns                 ;
; 2.658 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[11]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261_OTERM123                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.031 ns                   ; 2.689 ns                 ;
; 2.661 ns                                ; ad_count[15]                                                                                                                                           ; ad_count[15]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.663 ns                 ;
; 2.662 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]_OTERM153                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]_OTERM151                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.664 ns                 ;
; 2.669 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; I2SAudioOut:I2SAO|bit_count[1]                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.040 ns                   ; 2.709 ns                 ;
; 2.672 ns                                ; ad_count[0]                                                                                                                                            ; ad_count[2]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.674 ns                 ;
; 2.672 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[7]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM129                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.705 ns                 ;
; 2.678 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; I2SAudioOut:I2SAO|bit_count[1]                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.040 ns                   ; 2.718 ns                 ;
; 2.679 ns                                ; state_PWM.00010                                                                                                                                        ; state_PWM.00011                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.681 ns                 ;
; 2.679 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM167                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]_OTERM163                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.681 ns                 ;
; 2.680 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.682 ns                 ;
; 2.682 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM157                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM157                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.684 ns                 ;
; 2.683 ns                                ; TX_state[0]                                                                                                                                            ; TX_state[2]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.685 ns                 ;
; 2.683 ns                                ; TX_state[0]                                                                                                                                            ; TX_state[4]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.685 ns                 ;
; 2.684 ns                                ; TX_state[0]                                                                                                                                            ; TX_state[3]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.686 ns                 ;
; 2.687 ns                                ; ad_count[1]                                                                                                                                            ; ad_count[3]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.689 ns                 ;
; 2.687 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]_OTERM155                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.688 ns                 ;
; 2.689 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[7]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM131                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.031 ns                   ; 2.720 ns                 ;
; 2.691 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.040 ns                   ; 2.731 ns                 ;
; 2.694 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM137                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.727 ns                 ;
; 2.701 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[5]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~249_OTERM135                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.734 ns                 ;
; 2.711 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[12]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261_OTERM123                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.744 ns                 ;
; 2.712 ns                                ; ad_count[5]                                                                                                                                            ; ad_count[7]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.714 ns                 ;
; 2.714 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM171                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM167                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.716 ns                 ;
; 2.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]_OTERM151                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[9]                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.717 ns                 ;
; 2.719 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.040 ns                   ; 2.759 ns                 ;
; 2.719 ns                                ; Tx_q[0]                                                                                                                                                ; Tx_q[1]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.721 ns                 ;
; 2.722 ns                                ; TX_state[1]                                                                                                                                            ; TX_state[2]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.724 ns                 ;
; 2.722 ns                                ; TX_state[1]                                                                                                                                            ; TX_state[4]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.724 ns                 ;
; 2.722 ns                                ; TX_state[4]                                                                                                                                            ; TX_state[0]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.724 ns                 ;
; 2.723 ns                                ; TX_state[1]                                                                                                                                            ; TX_state[3]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.725 ns                 ;
; 2.724 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM145                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.725 ns                 ;
; 2.724 ns                                ; Tx_q[4]                                                                                                                                                ; Tx_data[4]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.726 ns                 ;
; 2.726 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]_OTERM153                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]_OTERM153                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.728 ns                 ;
; 2.726 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]_OTERM147                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM143                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.727 ns                 ;
; 2.727 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]_OTERM163                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[3]                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.729 ns                 ;
; 2.727 ns                                ; ad_count[21]                                                                                                                                           ; ad_count[23]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.729 ns                 ;
; 2.731 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[0]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~249_OTERM135                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 2.764 ns                 ;
; 2.731 ns                                ; ad_count[9]                                                                                                                                            ; ad_count[11]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.733 ns                 ;
; 2.732 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[7]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~249_OTERM135                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.031 ns                   ; 2.763 ns                 ;
; 2.734 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM157                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.736 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                    ;                                                                                                                                                        ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.744 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.748 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.751 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.752 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.753 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.898 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.900 ns                 ;
; 0.902 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.904 ns                 ;
; 1.171 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.172 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.220 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.221 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.234 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.238 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.242 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.246 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.247 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.650 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.652 ns                 ;
; 1.651 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.700 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.702 ns                 ;
; 1.708 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.342 ns                  ; 1.366 ns                 ;
; 1.714 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.716 ns                 ;
; 1.714 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.716 ns                 ;
; 1.737 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.739 ns                 ;
; 1.763 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.765 ns                 ;
; 1.786 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.788 ns                 ;
; 1.800 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.802 ns                 ;
; 1.849 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.851 ns                 ;
; 1.874 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.876 ns                 ;
; 1.886 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.888 ns                 ;
; 1.895 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.373 ns                   ; 3.268 ns                 ;
; 1.912 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.914 ns                 ;
; 1.915 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.917 ns                 ;
; 1.935 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.937 ns                 ;
; 1.990 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.992 ns                 ;
; 1.998 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.000 ns                 ;
; 2.013 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.015 ns                 ;
; 2.030 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.029 ns                   ; 3.059 ns                 ;
; 2.036 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.038 ns                 ;
; 2.076 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.078 ns                 ;
; 2.084 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.086 ns                 ;
; 2.099 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.101 ns                 ;
; 2.142 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.373 ns                   ; 3.515 ns                 ;
; 2.162 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.164 ns                 ;
; 2.162 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.164 ns                 ;
; 2.173 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.519 ns                 ;
; 2.173 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.519 ns                 ;
; 2.173 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.519 ns                 ;
; 2.173 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.519 ns                 ;
; 2.173 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.519 ns                 ;
; 2.173 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.519 ns                 ;
; 2.173 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.519 ns                 ;
; 2.185 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.187 ns                 ;
; 2.223 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.225 ns                 ;
; 2.248 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.250 ns                 ;
; 2.298 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.300 ns                 ;
; 2.302 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.373 ns                   ; 3.675 ns                 ;
; 2.315 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.317 ns                 ;
; 2.334 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.373 ns                   ; 3.707 ns                 ;
; 2.334 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.336 ns                 ;
; 2.334 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.336 ns                 ;
; 2.361 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.707 ns                 ;
; 2.361 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.707 ns                 ;
; 2.361 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.707 ns                 ;
; 2.361 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.707 ns                 ;
; 2.361 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.707 ns                 ;
; 2.361 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.707 ns                 ;
; 2.361 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.707 ns                 ;
; 2.363 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.373 ns                   ; 3.736 ns                 ;
; 2.460 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.462 ns                 ;
; 2.482 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.484 ns                 ;
; 2.490 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.492 ns                 ;
; 2.491 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.493 ns                 ;
; 2.518 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.520 ns                 ;
; 2.577 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.923 ns                 ;
; 2.577 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.923 ns                 ;
; 2.577 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.923 ns                 ;
; 2.577 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.923 ns                 ;
; 2.577 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.923 ns                 ;
; 2.577 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.923 ns                 ;
; 2.577 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.923 ns                 ;
; 2.607 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.609 ns                 ;
; 2.638 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.984 ns                 ;
; 2.638 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.984 ns                 ;
; 2.638 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.984 ns                 ;
; 2.638 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.984 ns                 ;
; 2.638 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.984 ns                 ;
; 2.638 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.984 ns                 ;
; 2.638 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.984 ns                 ;
; 2.669 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.373 ns                   ; 4.042 ns                 ;
; 2.671 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.373 ns                   ; 4.044 ns                 ;
; 2.673 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.029 ns                   ; 3.702 ns                 ;
; 2.739 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.741 ns                 ;
; 2.741 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.373 ns                   ; 4.114 ns                 ;
; 2.802 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.373 ns                   ; 4.175 ns                 ;
; 2.818 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.820 ns                 ;
; 2.844 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.373 ns                   ; 4.217 ns                 ;
; 2.889 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.891 ns                 ;
; 2.897 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.899 ns                 ;
; 2.898 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.900 ns                 ;
; 2.933 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.935 ns                 ;
; 2.939 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.373 ns                   ; 4.312 ns                 ;
; 2.944 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.290 ns                 ;
; 2.944 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.290 ns                 ;
; 2.944 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.290 ns                 ;
; 2.944 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.290 ns                 ;
; 2.944 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.290 ns                 ;
; 2.944 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.290 ns                 ;
; 2.944 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.290 ns                 ;
; 2.950 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.952 ns                 ;
; 2.955 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.957 ns                 ;
; 2.958 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.960 ns                 ;
; 2.959 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.961 ns                 ;
; 2.968 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.970 ns                 ;
; 2.973 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.975 ns                 ;
; 2.984 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.330 ns                 ;
; 2.984 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.330 ns                 ;
; 2.984 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.330 ns                 ;
; 2.984 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.330 ns                 ;
; 2.984 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.330 ns                 ;
; 2.984 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.330 ns                 ;
; 2.984 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.330 ns                 ;
; 2.991 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.993 ns                 ;
; 2.992 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.373 ns                   ; 4.365 ns                 ;
; 3.024 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.026 ns                 ;
; 3.034 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.373 ns                   ; 4.407 ns                 ;
; 3.055 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.373 ns                   ; 4.428 ns                 ;
; 3.108 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.373 ns                   ; 4.481 ns                 ;
; 3.110 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.373 ns                   ; 4.483 ns                 ;
; 3.139 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.141 ns                 ;
; 3.157 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.503 ns                 ;
; 3.157 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.503 ns                 ;
; 3.157 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.503 ns                 ;
; 3.157 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.503 ns                 ;
; 3.157 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.503 ns                 ;
; 3.157 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.503 ns                 ;
; 3.157 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.503 ns                 ;
; 3.242 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.244 ns                 ;
; 3.256 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.258 ns                 ;
; 3.258 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.260 ns                 ;
; 3.264 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.266 ns                 ;
; 3.265 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.267 ns                 ;
; 3.266 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.268 ns                 ;
; 3.267 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.269 ns                 ;
; 3.283 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.373 ns                   ; 4.656 ns                 ;
; 3.294 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.296 ns                 ;
; 3.305 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.651 ns                 ;
; 3.305 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.651 ns                 ;
; 3.305 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.651 ns                 ;
; 3.305 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.651 ns                 ;
; 3.305 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.651 ns                 ;
; 3.305 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.651 ns                 ;
; 3.305 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.651 ns                 ;
; 3.336 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.373 ns                   ; 4.709 ns                 ;
; 3.340 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.342 ns                 ;
; 3.340 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.342 ns                 ;
; 3.342 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.029 ns                   ; 4.371 ns                 ;
; 3.362 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.364 ns                 ;
; 3.368 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.714 ns                 ;
; 3.368 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.714 ns                 ;
; 3.368 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.714 ns                 ;
; 3.368 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.714 ns                 ;
; 3.368 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.714 ns                 ;
; 3.368 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.714 ns                 ;
; 3.368 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.714 ns                 ;
; 3.375 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.377 ns                 ;
; 3.381 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.383 ns                 ;
; 3.401 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.403 ns                 ;
; 3.415 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.417 ns                 ;
; 3.423 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.425 ns                 ;
; 3.431 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.433 ns                 ;
; 3.431 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.373 ns                   ; 4.804 ns                 ;
; 3.434 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.436 ns                 ;
; 3.436 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.438 ns                 ;
; 3.439 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.441 ns                 ;
; 3.440 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.442 ns                 ;
; 3.467 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.469 ns                 ;
; 3.494 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.373 ns                   ; 4.867 ns                 ;
; 3.506 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.029 ns                   ; 4.535 ns                 ;
; 3.563 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.565 ns                 ;
; 3.579 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.581 ns                 ;
; 3.587 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.589 ns                 ;
; 3.588 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.029 ns                   ; 4.617 ns                 ;
; 3.588 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.590 ns                 ;
; 3.615 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.617 ns                 ;
; 3.626 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.628 ns                 ;
; 3.629 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.631 ns                 ;
; 3.630 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.632 ns                 ;
; 3.642 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.644 ns                 ;
; 3.650 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.652 ns                 ;
; 3.651 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.653 ns                 ;
; 3.678 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.680 ns                 ;
; 3.707 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.709 ns                 ;
; 3.709 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.711 ns                 ;
; 3.729 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.731 ns                 ;
; 3.742 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.744 ns                 ;
; 3.744 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.746 ns                 ;
; 3.752 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.029 ns                   ; 4.781 ns                 ;
; 3.882 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.884 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                       ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 1.199 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 2.808 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.810 ns                 ;
; 2.808 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.810 ns                 ;
; 2.808 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.810 ns                 ;
; 2.808 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.810 ns                 ;
; 2.808 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.810 ns                 ;
; 2.808 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.810 ns                 ;
; 2.826 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.828 ns                 ;
; 2.826 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.828 ns                 ;
; 2.826 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.828 ns                 ;
; 2.826 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.828 ns                 ;
; 2.826 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.828 ns                 ;
; 3.047 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.049 ns                 ;
; 3.047 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.049 ns                 ;
; 3.047 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.049 ns                 ;
; 3.047 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.049 ns                 ;
; 3.047 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.049 ns                 ;
; 3.047 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.049 ns                 ;
; 3.065 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.067 ns                 ;
; 3.065 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.067 ns                 ;
; 3.065 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.067 ns                 ;
; 3.065 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.067 ns                 ;
; 3.065 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.067 ns                 ;
; 3.450 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 3.456 ns                 ;
; 3.450 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 3.456 ns                 ;
; 3.455 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.456 ns                 ;
; 3.455 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.456 ns                 ;
; 3.455 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.456 ns                 ;
; 3.689 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 3.695 ns                 ;
; 3.689 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 3.695 ns                 ;
; 3.694 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.695 ns                 ;
; 3.694 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.695 ns                 ;
; 3.694 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.695 ns                 ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                      ; To Clock   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; N/A   ; None         ; 10.081 ns  ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A   ; None         ; 9.831 ns   ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 9.744 ns   ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A   ; None         ; 9.143 ns   ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A   ; None         ; 8.742 ns   ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A   ; None         ; 8.579 ns   ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A   ; None         ; 7.560 ns   ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 7.085 ns   ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 7.051 ns   ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A   ; None         ; 6.909 ns   ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A   ; None         ; 6.212 ns   ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A   ; None         ; 6.091 ns   ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A   ; None         ; 6.053 ns   ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 5.715 ns   ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A   ; None         ; 5.598 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 5.542 ns   ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A   ; None         ; 5.526 ns   ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A   ; None         ; 5.525 ns   ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 5.519 ns   ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A   ; None         ; 5.488 ns   ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A   ; None         ; 5.435 ns   ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A   ; None         ; 5.290 ns   ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A   ; None         ; 5.272 ns   ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A   ; None         ; 5.264 ns   ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A   ; None         ; 5.262 ns   ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A   ; None         ; 5.220 ns   ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A   ; None         ; 5.220 ns   ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A   ; None         ; 5.207 ns   ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A   ; None         ; 5.112 ns   ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A   ; None         ; 5.101 ns   ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A   ; None         ; 5.063 ns   ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A   ; None         ; 5.055 ns   ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A   ; None         ; 4.977 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A   ; None         ; 4.959 ns   ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A   ; None         ; 4.942 ns   ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A   ; None         ; 4.879 ns   ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A   ; None         ; 4.876 ns   ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 4.601 ns   ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A   ; None         ; 4.507 ns   ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 4.141 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A   ; None         ; 4.103 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A   ; None         ; 4.007 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A   ; None         ; 2.867 ns   ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A   ; None         ; 2.031 ns   ; DOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A   ; None         ; 1.263 ns   ; CDOUT      ; Tx_q[0]                                                 ; IFCLK      ;
; N/A   ; None         ; 0.525 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; IFCLK      ;
; N/A   ; None         ; -1.585 ns  ; DOUT       ; q[0]                                                    ; IFCLK      ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                           ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                           ; To          ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 19.151 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; IFCLK      ;
; N/A   ; None         ; 19.078 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; IFCLK      ;
; N/A   ; None         ; 18.942 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; IFCLK      ;
; N/A   ; None         ; 18.737 ns  ; CC~reg0                                                                                                                        ; CC          ; IFCLK      ;
; N/A   ; None         ; 18.366 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; IFCLK      ;
; N/A   ; None         ; 16.852 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; A2          ; IFCLK      ;
; N/A   ; None         ; 16.842 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; A3          ; IFCLK      ;
; N/A   ; None         ; 15.234 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; CLK_12MHZ  ;
; N/A   ; None         ; 15.161 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; CLK_12MHZ  ;
; N/A   ; None         ; 15.025 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; CLK_12MHZ  ;
; N/A   ; None         ; 14.890 ns  ; mic                                                                                                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 14.841 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; IFCLK      ;
; N/A   ; None         ; 14.820 ns  ; CC~reg0                                                                                                                        ; CC          ; CLK_12MHZ  ;
; N/A   ; None         ; 14.449 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; CLK_12MHZ  ;
; N/A   ; None         ; 14.398 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; PCLK_12MHZ ;
; N/A   ; None         ; 14.325 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; PCLK_12MHZ ;
; N/A   ; None         ; 14.189 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; PCLK_12MHZ ;
; N/A   ; None         ; 13.984 ns  ; CC~reg0                                                                                                                        ; CC          ; PCLK_12MHZ ;
; N/A   ; None         ; 13.955 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[9]  ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 13.614 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[11] ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 13.613 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; PCLK_12MHZ ;
; N/A   ; None         ; 13.571 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[10] ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 12.935 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; A2          ; CLK_12MHZ  ;
; N/A   ; None         ; 12.925 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; A3          ; CLK_12MHZ  ;
; N/A   ; None         ; 12.851 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[8]  ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 12.614 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[1]  ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 12.599 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[0]  ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 12.251 ns  ; conf[1]                                                                                                                        ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 12.174 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[6]  ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 12.140 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[15] ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 12.135 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[12] ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 12.099 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; A2          ; PCLK_12MHZ ;
; N/A   ; None         ; 12.089 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; A3          ; PCLK_12MHZ ;
; N/A   ; None         ; 12.087 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[14] ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 11.950 ns  ; conf[0]                                                                                                                        ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 11.911 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[13] ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 11.830 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[7]  ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 11.171 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[5]  ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 11.147 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[4]  ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 11.146 ns  ; clock_s[0]                                                                                                                     ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 10.924 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; CLK_12MHZ  ;
; N/A   ; None         ; 10.855 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[2]  ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 10.821 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[3]  ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 10.707 ns  ; clock_s[2]                                                                                                                     ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 10.674 ns  ; clock_s[1]                                                                                                                     ; DEBUG_LED1  ; IFCLK      ;
; N/A   ; None         ; 10.088 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; PCLK_12MHZ ;
; N/A   ; None         ; 9.571 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4]                                                                         ; GPIO[12]    ; FX2_CLK    ;
; N/A   ; None         ; 9.550 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5]                                                                         ; GPIO[13]    ; FX2_CLK    ;
; N/A   ; None         ; 9.457 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6]                                                                         ; GPIO[14]    ; FX2_CLK    ;
; N/A   ; None         ; 9.223 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2]                                                                         ; GPIO[10]    ; FX2_CLK    ;
; N/A   ; None         ; 9.213 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3]                                                                         ; GPIO[11]    ; FX2_CLK    ;
; N/A   ; None         ; 9.138 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7]                                                                         ; GPIO[15]    ; FX2_CLK    ;
; N/A   ; None         ; 8.875 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                         ; GPIO[8]     ; FX2_CLK    ;
; N/A   ; None         ; 8.868 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7]                                                                         ; GPIO[7]     ; FX2_CLK    ;
; N/A   ; None         ; 8.805 ns   ; SLEN                                                                                                                           ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 8.805 ns   ; SLEN                                                                                                                           ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 8.572 ns   ; SLEN                                                                                                                           ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 8.572 ns   ; SLEN                                                                                                                           ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 8.572 ns   ; SLEN                                                                                                                           ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 8.546 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6]                                                                         ; GPIO[6]     ; FX2_CLK    ;
; N/A   ; None         ; 8.536 ns   ; SLEN                                                                                                                           ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 8.526 ns   ; SLEN                                                                                                                           ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 8.507 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]                                                                         ; GPIO[1]     ; FX2_CLK    ;
; N/A   ; None         ; 8.498 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]                                                                         ; GPIO[2]     ; FX2_CLK    ;
; N/A   ; None         ; 8.496 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3]                                                                         ; GPIO[3]     ; FX2_CLK    ;
; N/A   ; None         ; 8.480 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]                                                                         ; GPIO[9]     ; FX2_CLK    ;
; N/A   ; None         ; 8.476 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]                                                                         ; GPIO[5]     ; FX2_CLK    ;
; N/A   ; None         ; 8.468 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4]                                                                         ; GPIO[4]     ; FX2_CLK    ;
; N/A   ; None         ; 8.454 ns   ; SLEN                                                                                                                           ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 8.449 ns   ; SLEN                                                                                                                           ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 8.434 ns   ; SLEN                                                                                                                           ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 8.429 ns   ; SLEN                                                                                                                           ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 8.174 ns   ; SLEN                                                                                                                           ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 8.174 ns   ; SLEN                                                                                                                           ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 8.174 ns   ; SLEN                                                                                                                           ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 8.099 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                         ; GPIO[0]     ; FX2_CLK    ;
; N/A   ; None         ; 8.076 ns   ; SLEN                                                                                                                           ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 8.056 ns   ; SLEN                                                                                                                           ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 7.689 ns   ; SLOE~reg0                                                                                                                      ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 7.673 ns   ; FIFO_ADR[1]~reg0                                                                                                               ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 7.634 ns   ; SLRD~reg0                                                                                                                      ; SLRD        ; IFCLK      ;
; N/A   ; None         ; 7.632 ns   ; SLWR~reg0                                                                                                                      ; SLWR        ; IFCLK      ;
; N/A   ; None         ; 7.134 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                        ; SPI_SO      ; SPI_SCK    ;
; N/A   ; None         ; 7.069 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                             ; SPI_SO      ; SPI_SCK    ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To        ;
+-------+-------------------+-----------------+------------+-----------+
; N/A   ; None              ; 8.334 ns        ; CLK_12MHZ  ; CLK_MCLK  ;
; N/A   ; None              ; 7.498 ns        ; PCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 6.780 ns        ; IFCLK      ; CLK_48MHZ ;
+-------+-------------------+-----------------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                          ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                      ; To Clock   ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+
; N/A           ; None        ; 4.891 ns  ; DOUT       ; q[0]                                                    ; IFCLK      ;
; N/A           ; None        ; 0.974 ns  ; DOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A           ; None        ; 0.138 ns  ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A           ; None        ; 0.042 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; IFCLK      ;
; N/A           ; None        ; -0.696 ns ; CDOUT      ; Tx_q[0]                                                 ; IFCLK      ;
; N/A           ; None        ; -3.741 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A           ; None        ; -3.837 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A           ; None        ; -3.875 ns ; CDOUT_P    ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A           ; None        ; -4.241 ns ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -4.335 ns ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A           ; None        ; -4.610 ns ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -4.613 ns ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A           ; None        ; -4.676 ns ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A           ; None        ; -4.693 ns ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A           ; None        ; -4.711 ns ; CDOUT_P    ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; -4.789 ns ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A           ; None        ; -4.797 ns ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A           ; None        ; -4.835 ns ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A           ; None        ; -4.846 ns ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A           ; None        ; -4.941 ns ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A           ; None        ; -4.954 ns ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A           ; None        ; -4.954 ns ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A           ; None        ; -4.996 ns ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A           ; None        ; -4.998 ns ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A           ; None        ; -5.006 ns ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A           ; None        ; -5.024 ns ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A           ; None        ; -5.169 ns ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A           ; None        ; -5.222 ns ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A           ; None        ; -5.253 ns ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A           ; None        ; -5.259 ns ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -5.260 ns ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A           ; None        ; -5.276 ns ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A           ; None        ; -5.332 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -5.449 ns ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; -5.787 ns ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -5.825 ns ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A           ; None        ; -5.946 ns ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A           ; None        ; -6.643 ns ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A           ; None        ; -6.785 ns ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A           ; None        ; -6.819 ns ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -7.294 ns ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -8.313 ns ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A           ; None        ; -8.476 ns ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A           ; None        ; -8.877 ns ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A           ; None        ; -9.478 ns ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A           ; None        ; -9.565 ns ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -9.815 ns ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Wed Sep 26 22:10:32 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SPI_SCK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
Warning: Clock Setting "FX2 Clock" is unassigned
Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected ripple clock "conf[0]" as buffer
    Info: Detected ripple clock "conf[1]" as buffer
    Info: Detected ripple clock "DFS1~reg0" as buffer
    Info: Detected ripple clock "DFS0~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~70" as buffer
    Info: Detected ripple clock "AK_reset~reg0" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "BCLK~158" as buffer
    Info: Detected gated clock "BCLK~159" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 3.714 ns for clock "IFCLK" between source register "AD_state[0]_OTERM497" and destination register "register[1]"
    Info: Fmax is 58.41 MHz (period= 17.119 ns)
    Info: + Largest register to register requirement is 17.525 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -3.044 ns
            Info: + Shortest clock path from clock "IFCLK" to destination register is 10.223 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 120; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N17; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.815 ns) + CELL(0.000 ns) = 3.922 ns; Loc. = CLKCTRL_G3; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.915 ns) + CELL(0.970 ns) = 5.807 ns; Loc. = LCFF_X33_Y13_N17; Fanout = 1; REG Node = 'conf[0]'
                Info: 6: + IC(0.440 ns) + CELL(0.370 ns) = 6.617 ns; Loc. = LCCOMB_X33_Y13_N22; Fanout = 3; COMB Node = 'CLK_MCLK~70'
                Info: 7: + IC(1.110 ns) + CELL(0.206 ns) = 7.933 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 2; COMB Node = 'BCLK~159'
                Info: 8: + IC(0.697 ns) + CELL(0.000 ns) = 8.630 ns; Loc. = CLKCTRL_G6; Fanout = 260; COMB Node = 'BCLK~159clkctrl'
                Info: 9: + IC(0.927 ns) + CELL(0.666 ns) = 10.223 ns; Loc. = LCFF_X16_Y14_N11; Fanout = 3; REG Node = 'register[1]'
                Info: Total cell delay = 4.312 ns ( 42.18 % )
                Info: Total interconnect delay = 5.911 ns ( 57.82 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 13.267 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 120; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N17; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.815 ns) + CELL(0.000 ns) = 3.922 ns; Loc. = CLKCTRL_G3; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.915 ns) + CELL(0.970 ns) = 5.807 ns; Loc. = LCFF_X33_Y13_N25; Fanout = 1; REG Node = 'conf[1]'
                Info: 6: + IC(0.460 ns) + CELL(0.651 ns) = 6.918 ns; Loc. = LCCOMB_X33_Y13_N22; Fanout = 3; COMB Node = 'CLK_MCLK~70'
                Info: 7: + IC(1.137 ns) + CELL(0.000 ns) = 8.055 ns; Loc. = CLKCTRL_G5; Fanout = 383; COMB Node = 'CLK_MCLK~70clkctrl'
                Info: 8: + IC(0.880 ns) + CELL(0.970 ns) = 9.905 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 9: + IC(0.444 ns) + CELL(0.624 ns) = 10.973 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 2; COMB Node = 'BCLK~159'
                Info: 10: + IC(0.697 ns) + CELL(0.000 ns) = 11.670 ns; Loc. = CLKCTRL_G6; Fanout = 260; COMB Node = 'BCLK~159clkctrl'
                Info: 11: + IC(0.931 ns) + CELL(0.666 ns) = 13.267 ns; Loc. = LCFF_X15_Y15_N15; Fanout = 1; REG Node = 'AD_state[0]_OTERM497'
                Info: Total cell delay = 5.981 ns ( 45.08 % )
                Info: Total interconnect delay = 7.286 ns ( 54.92 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 13.811 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y15_N15; Fanout = 1; REG Node = 'AD_state[0]_OTERM497'
        Info: 2: + IC(4.665 ns) + CELL(0.623 ns) = 5.288 ns; Loc. = LCCOMB_X15_Y15_N4; Fanout = 46; COMB Node = 'Selector5~825'
        Info: 3: + IC(1.166 ns) + CELL(0.206 ns) = 6.660 ns; Loc. = LCCOMB_X15_Y14_N28; Fanout = 9; COMB Node = 'Selector22~680'
        Info: 4: + IC(0.706 ns) + CELL(0.206 ns) = 7.572 ns; Loc. = LCCOMB_X16_Y14_N14; Fanout = 1; COMB Node = 'Selector20~601_RESYN294_BDD295'
        Info: 5: + IC(1.492 ns) + CELL(0.651 ns) = 9.715 ns; Loc. = LCCOMB_X17_Y14_N14; Fanout = 1; COMB Node = 'Selector20~601_RESYN298_BDD299'
        Info: 6: + IC(1.625 ns) + CELL(0.651 ns) = 11.991 ns; Loc. = LCCOMB_X16_Y14_N22; Fanout = 1; COMB Node = 'Selector20~601'
        Info: 7: + IC(1.061 ns) + CELL(0.651 ns) = 13.703 ns; Loc. = LCCOMB_X16_Y14_N10; Fanout = 1; COMB Node = 'register[1]~feeder'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 13.811 ns; Loc. = LCFF_X16_Y14_N11; Fanout = 3; REG Node = 'register[1]'
        Info: Total cell delay = 3.096 ns ( 22.42 % )
        Info: Total interconnect delay = 10.715 ns ( 77.58 % )
Info: Slack time is 34.829 ns for clock "CLK_12MHZ" between source register "Tx_fifo_enable" and destination memory "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1"
    Info: Fmax is 85.31 MHz (period= 11.722 ns)
    Info: + Largest register to memory requirement is 37.753 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.587 ns
            Info: + Shortest clock path from clock "CLK_12MHZ" to destination memory is 6.725 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.392 ns) + CELL(0.624 ns) = 3.001 ns; Loc. = LCCOMB_X33_Y13_N22; Fanout = 3; COMB Node = 'CLK_MCLK~70'
                Info: 3: + IC(1.110 ns) + CELL(0.206 ns) = 4.317 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 2; COMB Node = 'BCLK~159'
                Info: 4: + IC(0.697 ns) + CELL(0.000 ns) = 5.014 ns; Loc. = CLKCTRL_G6; Fanout = 260; COMB Node = 'BCLK~159clkctrl'
                Info: 5: + IC(0.853 ns) + CELL(0.858 ns) = 6.725 ns; Loc. = M4K_X11_Y16; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1'
                Info: Total cell delay = 2.673 ns ( 39.75 % )
                Info: Total interconnect delay = 4.052 ns ( 60.25 % )
            Info: - Longest clock path from clock "CLK_12MHZ" to source register is 9.312 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.392 ns) + CELL(0.624 ns) = 3.001 ns; Loc. = LCCOMB_X33_Y13_N22; Fanout = 3; COMB Node = 'CLK_MCLK~70'
                Info: 3: + IC(1.137 ns) + CELL(0.000 ns) = 4.138 ns; Loc. = CLKCTRL_G5; Fanout = 383; COMB Node = 'CLK_MCLK~70clkctrl'
                Info: 4: + IC(0.880 ns) + CELL(0.970 ns) = 5.988 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 5: + IC(0.444 ns) + CELL(0.624 ns) = 7.056 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 2; COMB Node = 'BCLK~159'
                Info: 6: + IC(0.697 ns) + CELL(0.000 ns) = 7.753 ns; Loc. = CLKCTRL_G6; Fanout = 260; COMB Node = 'BCLK~159clkctrl'
                Info: 7: + IC(0.893 ns) + CELL(0.666 ns) = 9.312 ns; Loc. = LCFF_X19_Y13_N1; Fanout = 121; REG Node = 'Tx_fifo_enable'
                Info: Total cell delay = 3.869 ns ( 41.55 % )
                Info: Total interconnect delay = 5.443 ns ( 58.45 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 2.924 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y13_N1; Fanout = 121; REG Node = 'Tx_fifo_enable'
        Info: 2: + IC(2.119 ns) + CELL(0.805 ns) = 2.924 ns; Loc. = M4K_X11_Y16; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1'
        Info: Total cell delay = 0.805 ns ( 27.53 % )
        Info: Total interconnect delay = 2.119 ns ( 72.47 % )
Info: Slack time is 34.139 ns for clock "PCLK_12MHZ" between source register "Tx_fifo_enable" and destination memory "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1"
    Info: Fmax is 85.31 MHz (period= 11.722 ns)
    Info: + Largest register to memory requirement is 37.063 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.587 ns
            Info: + Shortest clock path from clock "PCLK_12MHZ" to destination memory is 5.889 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 1; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(0.964 ns) + CELL(0.206 ns) = 2.165 ns; Loc. = LCCOMB_X33_Y13_N22; Fanout = 3; COMB Node = 'CLK_MCLK~70'
                Info: 3: + IC(1.110 ns) + CELL(0.206 ns) = 3.481 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 2; COMB Node = 'BCLK~159'
                Info: 4: + IC(0.697 ns) + CELL(0.000 ns) = 4.178 ns; Loc. = CLKCTRL_G6; Fanout = 260; COMB Node = 'BCLK~159clkctrl'
                Info: 5: + IC(0.853 ns) + CELL(0.858 ns) = 5.889 ns; Loc. = M4K_X11_Y16; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1'
                Info: Total cell delay = 2.265 ns ( 38.46 % )
                Info: Total interconnect delay = 3.624 ns ( 61.54 % )
            Info: - Longest clock path from clock "PCLK_12MHZ" to source register is 8.476 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 1; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(0.964 ns) + CELL(0.206 ns) = 2.165 ns; Loc. = LCCOMB_X33_Y13_N22; Fanout = 3; COMB Node = 'CLK_MCLK~70'
                Info: 3: + IC(1.137 ns) + CELL(0.000 ns) = 3.302 ns; Loc. = CLKCTRL_G5; Fanout = 383; COMB Node = 'CLK_MCLK~70clkctrl'
                Info: 4: + IC(0.880 ns) + CELL(0.970 ns) = 5.152 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 5: + IC(0.444 ns) + CELL(0.624 ns) = 6.220 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 2; COMB Node = 'BCLK~159'
                Info: 6: + IC(0.697 ns) + CELL(0.000 ns) = 6.917 ns; Loc. = CLKCTRL_G6; Fanout = 260; COMB Node = 'BCLK~159clkctrl'
                Info: 7: + IC(0.893 ns) + CELL(0.666 ns) = 8.476 ns; Loc. = LCFF_X19_Y13_N1; Fanout = 121; REG Node = 'Tx_fifo_enable'
                Info: Total cell delay = 3.461 ns ( 40.83 % )
                Info: Total interconnect delay = 5.015 ns ( 59.17 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 2.924 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y13_N1; Fanout = 121; REG Node = 'Tx_fifo_enable'
        Info: 2: + IC(2.119 ns) + CELL(0.805 ns) = 2.924 ns; Loc. = M4K_X11_Y16; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1'
        Info: Total cell delay = 0.805 ns ( 27.53 % )
        Info: Total interconnect delay = 2.119 ns ( 72.47 % )
Info: No valid register-to-register data paths exist for clock "BCLK"
Info: No valid register-to-register data paths exist for clock "LRCLK"
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Slack time is 12.919 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]"
    Info: Fmax is 126.36 MHz (period= 7.914 ns)
    Info: + Largest register to register requirement is 20.225 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.344 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 2.593 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.932 ns) + CELL(0.666 ns) = 2.593 ns; Loc. = LCFF_X1_Y14_N27; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]'
                Info: Total cell delay = 1.661 ns ( 64.06 % )
                Info: Total interconnect delay = 0.932 ns ( 35.94 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 2.937 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.276 ns) + CELL(0.666 ns) = 2.937 ns; Loc. = LCFF_X3_Y14_N23; Fanout = 12; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]'
                Info: Total cell delay = 1.661 ns ( 56.55 % )
                Info: Total interconnect delay = 1.276 ns ( 43.45 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 7.306 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y14_N23; Fanout = 12; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]'
        Info: 2: + IC(2.808 ns) + CELL(0.614 ns) = 3.422 ns; Loc. = LCCOMB_X4_Y3_N24; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector3~224'
        Info: 3: + IC(0.669 ns) + CELL(0.624 ns) = 4.715 ns; Loc. = LCCOMB_X4_Y3_N20; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector3~225'
        Info: 4: + IC(2.117 ns) + CELL(0.366 ns) = 7.198 ns; Loc. = LCCOMB_X1_Y14_N26; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]_OTERM75'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 7.306 ns; Loc. = LCFF_X1_Y14_N27; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]'
        Info: Total cell delay = 1.712 ns ( 23.43 % )
        Info: Total interconnect delay = 5.594 ns ( 76.57 % )
Info: Slack time is 16.873 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]"
    Info: Fmax is 252.53 MHz (period= 3.96 ns)
    Info: + Largest register to register requirement is 20.568 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.001 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.864 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.919 ns) + CELL(0.666 ns) = 2.864 ns; Loc. = LCFF_X3_Y3_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]'
                Info: Total cell delay = 1.806 ns ( 63.06 % )
                Info: Total interconnect delay = 1.058 ns ( 36.94 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.865 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.865 ns; Loc. = LCFF_X2_Y3_N19; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.04 % )
                Info: Total interconnect delay = 1.059 ns ( 36.96 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 3.695 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y3_N19; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.430 ns) + CELL(0.202 ns) = 0.632 ns; Loc. = LCCOMB_X2_Y3_N24; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~31'
        Info: 3: + IC(1.023 ns) + CELL(0.206 ns) = 1.861 ns; Loc. = LCCOMB_X4_Y3_N28; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~32'
        Info: 4: + IC(0.979 ns) + CELL(0.855 ns) = 3.695 ns; Loc. = LCFF_X3_Y3_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]'
        Info: Total cell delay = 1.263 ns ( 34.18 % )
        Info: Total interconnect delay = 2.432 ns ( 65.82 % )
Info: Minimum slack time is -2.541 ns for clock "IFCLK" between source register "AD_state[0]_OTERM495" and destination register "AD_state[0]_OTERM495"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y15_N5; Fanout = 1; REG Node = 'AD_state[0]_OTERM495'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X15_Y15_N4; Fanout = 46; COMB Node = 'Selector5~825'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X15_Y15_N5; Fanout = 1; REG Node = 'AD_state[0]_OTERM495'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 3.042 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.040 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 13.267 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 120; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N17; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.815 ns) + CELL(0.000 ns) = 3.922 ns; Loc. = CLKCTRL_G3; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.915 ns) + CELL(0.970 ns) = 5.807 ns; Loc. = LCFF_X33_Y13_N25; Fanout = 1; REG Node = 'conf[1]'
                Info: 6: + IC(0.460 ns) + CELL(0.651 ns) = 6.918 ns; Loc. = LCCOMB_X33_Y13_N22; Fanout = 3; COMB Node = 'CLK_MCLK~70'
                Info: 7: + IC(1.137 ns) + CELL(0.000 ns) = 8.055 ns; Loc. = CLKCTRL_G5; Fanout = 383; COMB Node = 'CLK_MCLK~70clkctrl'
                Info: 8: + IC(0.880 ns) + CELL(0.970 ns) = 9.905 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 9: + IC(0.444 ns) + CELL(0.624 ns) = 10.973 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 2; COMB Node = 'BCLK~159'
                Info: 10: + IC(0.697 ns) + CELL(0.000 ns) = 11.670 ns; Loc. = CLKCTRL_G6; Fanout = 260; COMB Node = 'BCLK~159clkctrl'
                Info: 11: + IC(0.931 ns) + CELL(0.666 ns) = 13.267 ns; Loc. = LCFF_X15_Y15_N5; Fanout = 1; REG Node = 'AD_state[0]_OTERM495'
                Info: Total cell delay = 5.981 ns ( 45.08 % )
                Info: Total interconnect delay = 7.286 ns ( 54.92 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 10.227 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 120; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N17; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.815 ns) + CELL(0.000 ns) = 3.922 ns; Loc. = CLKCTRL_G3; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.915 ns) + CELL(0.970 ns) = 5.807 ns; Loc. = LCFF_X33_Y13_N17; Fanout = 1; REG Node = 'conf[0]'
                Info: 6: + IC(0.440 ns) + CELL(0.370 ns) = 6.617 ns; Loc. = LCCOMB_X33_Y13_N22; Fanout = 3; COMB Node = 'CLK_MCLK~70'
                Info: 7: + IC(1.110 ns) + CELL(0.206 ns) = 7.933 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 2; COMB Node = 'BCLK~159'
                Info: 8: + IC(0.697 ns) + CELL(0.000 ns) = 8.630 ns; Loc. = CLKCTRL_G6; Fanout = 260; COMB Node = 'BCLK~159clkctrl'
                Info: 9: + IC(0.931 ns) + CELL(0.666 ns) = 10.227 ns; Loc. = LCFF_X15_Y15_N5; Fanout = 1; REG Node = 'AD_state[0]_OTERM495'
                Info: Total cell delay = 4.312 ns ( 42.16 % )
                Info: Total interconnect delay = 5.915 ns ( 57.84 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement IFCLK along 17 path(s). See Report window for details.
Info: Minimum slack time is -2.24 ns for clock "CLK_12MHZ" between source register "AD_state[0]_OTERM495" and destination register "AD_state[0]_OTERM495"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y15_N5; Fanout = 1; REG Node = 'AD_state[0]_OTERM495'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X15_Y15_N4; Fanout = 46; COMB Node = 'Selector5~825'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X15_Y15_N5; Fanout = 1; REG Node = 'AD_state[0]_OTERM495'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 2.741 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 2.739 ns
            Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 9.350 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.392 ns) + CELL(0.624 ns) = 3.001 ns; Loc. = LCCOMB_X33_Y13_N22; Fanout = 3; COMB Node = 'CLK_MCLK~70'
                Info: 3: + IC(1.137 ns) + CELL(0.000 ns) = 4.138 ns; Loc. = CLKCTRL_G5; Fanout = 383; COMB Node = 'CLK_MCLK~70clkctrl'
                Info: 4: + IC(0.880 ns) + CELL(0.970 ns) = 5.988 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 5: + IC(0.444 ns) + CELL(0.624 ns) = 7.056 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 2; COMB Node = 'BCLK~159'
                Info: 6: + IC(0.697 ns) + CELL(0.000 ns) = 7.753 ns; Loc. = CLKCTRL_G6; Fanout = 260; COMB Node = 'BCLK~159clkctrl'
                Info: 7: + IC(0.931 ns) + CELL(0.666 ns) = 9.350 ns; Loc. = LCFF_X15_Y15_N5; Fanout = 1; REG Node = 'AD_state[0]_OTERM495'
                Info: Total cell delay = 3.869 ns ( 41.38 % )
                Info: Total interconnect delay = 5.481 ns ( 58.62 % )
            Info: - Shortest clock path from clock "CLK_12MHZ" to source register is 6.611 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.392 ns) + CELL(0.624 ns) = 3.001 ns; Loc. = LCCOMB_X33_Y13_N22; Fanout = 3; COMB Node = 'CLK_MCLK~70'
                Info: 3: + IC(1.110 ns) + CELL(0.206 ns) = 4.317 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 2; COMB Node = 'BCLK~159'
                Info: 4: + IC(0.697 ns) + CELL(0.000 ns) = 5.014 ns; Loc. = CLKCTRL_G6; Fanout = 260; COMB Node = 'BCLK~159clkctrl'
                Info: 5: + IC(0.931 ns) + CELL(0.666 ns) = 6.611 ns; Loc. = LCFF_X15_Y15_N5; Fanout = 1; REG Node = 'AD_state[0]_OTERM495'
                Info: Total cell delay = 2.481 ns ( 37.53 % )
                Info: Total interconnect delay = 4.130 ns ( 62.47 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement CLK_12MHZ along 1 path(s). See Report window for details.
Info: Minimum slack time is -2.24 ns for clock "PCLK_12MHZ" between source register "AD_state[0]_OTERM495" and destination register "AD_state[0]_OTERM495"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y15_N5; Fanout = 1; REG Node = 'AD_state[0]_OTERM495'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X15_Y15_N4; Fanout = 46; COMB Node = 'Selector5~825'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X15_Y15_N5; Fanout = 1; REG Node = 'AD_state[0]_OTERM495'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 2.741 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 2.739 ns
            Info: + Longest clock path from clock "PCLK_12MHZ" to destination register is 8.514 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 1; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(0.964 ns) + CELL(0.206 ns) = 2.165 ns; Loc. = LCCOMB_X33_Y13_N22; Fanout = 3; COMB Node = 'CLK_MCLK~70'
                Info: 3: + IC(1.137 ns) + CELL(0.000 ns) = 3.302 ns; Loc. = CLKCTRL_G5; Fanout = 383; COMB Node = 'CLK_MCLK~70clkctrl'
                Info: 4: + IC(0.880 ns) + CELL(0.970 ns) = 5.152 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 5: + IC(0.444 ns) + CELL(0.624 ns) = 6.220 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 2; COMB Node = 'BCLK~159'
                Info: 6: + IC(0.697 ns) + CELL(0.000 ns) = 6.917 ns; Loc. = CLKCTRL_G6; Fanout = 260; COMB Node = 'BCLK~159clkctrl'
                Info: 7: + IC(0.931 ns) + CELL(0.666 ns) = 8.514 ns; Loc. = LCFF_X15_Y15_N5; Fanout = 1; REG Node = 'AD_state[0]_OTERM495'
                Info: Total cell delay = 3.461 ns ( 40.65 % )
                Info: Total interconnect delay = 5.053 ns ( 59.35 % )
            Info: - Shortest clock path from clock "PCLK_12MHZ" to source register is 5.775 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 1; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(0.964 ns) + CELL(0.206 ns) = 2.165 ns; Loc. = LCCOMB_X33_Y13_N22; Fanout = 3; COMB Node = 'CLK_MCLK~70'
                Info: 3: + IC(1.110 ns) + CELL(0.206 ns) = 3.481 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 2; COMB Node = 'BCLK~159'
                Info: 4: + IC(0.697 ns) + CELL(0.000 ns) = 4.178 ns; Loc. = CLKCTRL_G6; Fanout = 260; COMB Node = 'BCLK~159clkctrl'
                Info: 5: + IC(0.931 ns) + CELL(0.666 ns) = 5.775 ns; Loc. = LCFF_X15_Y15_N5; Fanout = 1; REG Node = 'AD_state[0]_OTERM495'
                Info: Total cell delay = 2.073 ns ( 35.90 % )
                Info: Total interconnect delay = 3.702 ns ( 64.10 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement PCLK_12MHZ along 1 path(s). See Report window for details.
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N31; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y14_N30; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd~12'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y14_N31; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 2.593 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.932 ns) + CELL(0.666 ns) = 2.593 ns; Loc. = LCFF_X1_Y14_N31; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
                Info: Total cell delay = 1.661 ns ( 64.06 % )
                Info: Total interconnect delay = 0.932 ns ( 35.94 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 2.593 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.932 ns) + CELL(0.666 ns) = 2.593 ns; Loc. = LCFF_X1_Y14_N31; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
                Info: Total cell delay = 1.661 ns ( 64.06 % )
                Info: Total interconnect delay = 0.932 ns ( 35.94 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 1.199 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2"
    Info: + Shortest register to register delay is 1.201 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y3_N19; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.741 ns) + CELL(0.460 ns) = 1.201 ns; Loc. = LCFF_X2_Y3_N25; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
        Info: Total cell delay = 0.460 ns ( 38.30 % )
        Info: Total interconnect delay = 0.741 ns ( 61.70 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.865 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.865 ns; Loc. = LCFF_X2_Y3_N25; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
                Info: Total cell delay = 1.806 ns ( 63.04 % )
                Info: Total interconnect delay = 1.059 ns ( 36.96 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.865 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.865 ns; Loc. = LCFF_X2_Y3_N19; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.04 % )
                Info: Total interconnect delay = 1.059 ns ( 36.96 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]" (data pin = "GPIO[20]", clock pin = "SPI_SCK") is 10.081 ns
    Info: + Longest pin to register delay is 12.714 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_95; Fanout = 1; PIN Node = 'GPIO[20]'
        Info: 2: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = IOC_X30_Y0_N3; Fanout = 1; COMB Node = 'GPIO[20]~3'
        Info: 3: + IC(7.257 ns) + CELL(0.589 ns) = 8.830 ns; Loc. = LCCOMB_X4_Y3_N24; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector3~224'
        Info: 4: + IC(0.669 ns) + CELL(0.624 ns) = 10.123 ns; Loc. = LCCOMB_X4_Y3_N20; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector3~225'
        Info: 5: + IC(2.117 ns) + CELL(0.366 ns) = 12.606 ns; Loc. = LCCOMB_X1_Y14_N26; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]_OTERM75'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 12.714 ns; Loc. = LCFF_X1_Y14_N27; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]'
        Info: Total cell delay = 2.671 ns ( 21.01 % )
        Info: Total interconnect delay = 10.043 ns ( 78.99 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "SPI_SCK" to destination register is 2.593 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
        Info: 2: + IC(0.932 ns) + CELL(0.666 ns) = 2.593 ns; Loc. = LCFF_X1_Y14_N27; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]'
        Info: Total cell delay = 1.661 ns ( 64.06 % )
        Info: Total interconnect delay = 0.932 ns ( 35.94 % )
Info: tco from clock "IFCLK" to destination pin "CDIN" through register "I2SAudioOut:I2SAO|outbit_o" is 19.151 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 12.273 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 120; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N17; Fanout = 3; REG Node = 'SLRD~reg0'
        Info: 4: + IC(0.815 ns) + CELL(0.000 ns) = 3.922 ns; Loc. = CLKCTRL_G3; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
        Info: 5: + IC(0.915 ns) + CELL(0.970 ns) = 5.807 ns; Loc. = LCFF_X33_Y13_N25; Fanout = 1; REG Node = 'conf[1]'
        Info: 6: + IC(0.460 ns) + CELL(0.651 ns) = 6.918 ns; Loc. = LCCOMB_X33_Y13_N22; Fanout = 3; COMB Node = 'CLK_MCLK~70'
        Info: 7: + IC(1.137 ns) + CELL(0.000 ns) = 8.055 ns; Loc. = CLKCTRL_G5; Fanout = 383; COMB Node = 'CLK_MCLK~70clkctrl'
        Info: 8: + IC(0.880 ns) + CELL(0.970 ns) = 9.905 ns; Loc. = LCFF_X33_Y10_N17; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
        Info: 9: + IC(0.814 ns) + CELL(0.000 ns) = 10.719 ns; Loc. = CLKCTRL_G7; Fanout = 123; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
        Info: 10: + IC(0.888 ns) + CELL(0.666 ns) = 12.273 ns; Loc. = LCFF_X14_Y9_N11; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO|outbit_o'
        Info: Total cell delay = 5.357 ns ( 43.65 % )
        Info: Total interconnect delay = 6.916 ns ( 56.35 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.574 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y9_N11; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO|outbit_o'
        Info: 2: + IC(3.318 ns) + CELL(3.256 ns) = 6.574 ns; Loc. = PIN_168; Fanout = 0; PIN Node = 'CDIN'
        Info: Total cell delay = 3.256 ns ( 49.53 % )
        Info: Total interconnect delay = 3.318 ns ( 50.47 % )
Info: Longest tpd from source pin "CLK_12MHZ" to destination pin "CLK_MCLK" is 8.334 ns
    Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
    Info: 2: + IC(1.392 ns) + CELL(0.624 ns) = 3.001 ns; Loc. = LCCOMB_X33_Y13_N22; Fanout = 3; COMB Node = 'CLK_MCLK~70'
    Info: 3: + IC(2.077 ns) + CELL(3.256 ns) = 8.334 ns; Loc. = PIN_175; Fanout = 0; PIN Node = 'CLK_MCLK'
    Info: Total cell delay = 4.865 ns ( 58.38 % )
    Info: Total interconnect delay = 3.469 ns ( 41.62 % )
Info: th for register "q[0]" (data pin = "DOUT", clock pin = "IFCLK") is 4.891 ns
    Info: + Longest clock path from clock "IFCLK" to destination register is 13.270 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 120; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N17; Fanout = 3; REG Node = 'SLRD~reg0'
        Info: 4: + IC(0.815 ns) + CELL(0.000 ns) = 3.922 ns; Loc. = CLKCTRL_G3; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
        Info: 5: + IC(0.915 ns) + CELL(0.970 ns) = 5.807 ns; Loc. = LCFF_X33_Y13_N25; Fanout = 1; REG Node = 'conf[1]'
        Info: 6: + IC(0.460 ns) + CELL(0.651 ns) = 6.918 ns; Loc. = LCCOMB_X33_Y13_N22; Fanout = 3; COMB Node = 'CLK_MCLK~70'
        Info: 7: + IC(1.137 ns) + CELL(0.000 ns) = 8.055 ns; Loc. = CLKCTRL_G5; Fanout = 383; COMB Node = 'CLK_MCLK~70clkctrl'
        Info: 8: + IC(0.880 ns) + CELL(0.970 ns) = 9.905 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
        Info: 9: + IC(0.444 ns) + CELL(0.624 ns) = 10.973 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 2; COMB Node = 'BCLK~159'
        Info: 10: + IC(0.697 ns) + CELL(0.000 ns) = 11.670 ns; Loc. = CLKCTRL_G6; Fanout = 260; COMB Node = 'BCLK~159clkctrl'
        Info: 11: + IC(0.934 ns) + CELL(0.666 ns) = 13.270 ns; Loc. = LCFF_X15_Y16_N15; Fanout = 4; REG Node = 'q[0]'
        Info: Total cell delay = 5.981 ns ( 45.07 % )
        Info: Total interconnect delay = 7.289 ns ( 54.93 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 8.685 ns
        Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_164; Fanout = 1; PIN Node = 'DOUT'
        Info: 2: + IC(7.231 ns) + CELL(0.460 ns) = 8.685 ns; Loc. = LCFF_X15_Y16_N15; Fanout = 4; REG Node = 'q[0]'
        Info: Total cell delay = 1.454 ns ( 16.74 % )
        Info: Total interconnect delay = 7.231 ns ( 83.26 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Allocated 109 megabytes of memory during processing
    Info: Processing ended: Wed Sep 26 22:10:35 2007
    Info: Elapsed time: 00:00:03


