# Logic Design
## Introduction

Learning how to write Verilog
* Lab01 Kevin Number Detector
* Lab02 ALU
* Lab03 Path Sum
* Lab04 Queue