
---------- Begin Simulation Statistics ----------
final_tick                                  421497500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  93998                       # Simulator instruction rate (inst/s)
host_mem_usage                                 870868                       # Number of bytes of host memory used
host_op_rate                                   110686                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.64                       # Real time elapsed on the host
host_tick_rate                               39619241                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000002                       # Number of instructions simulated
sim_ops                                       1177555                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000421                       # Number of seconds simulated
sim_ticks                                   421497500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.168944                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  112208                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               116678                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7304                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            209250                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1209                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2297                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1088                       # Number of indirect misses.
system.cpu.branchPred.lookups                  286657                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   30019                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          304                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    384903                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   378606                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              5861                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     236171                       # Number of branches committed
system.cpu.commit.bw_lim_events                 72828                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              75                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          125893                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000964                       # Number of instructions committed
system.cpu.commit.committedOps                1178517                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       702951                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.676528                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.592064                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       362545     51.57%     51.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       132954     18.91%     70.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        47072      6.70%     77.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        41149      5.85%     83.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        13114      1.87%     84.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        13468      1.92%     86.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        13195      1.88%     88.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         6626      0.94%     89.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        72828     10.36%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       702951                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                25599                       # Number of function calls committed.
system.cpu.commit.int_insts                   1058462                       # Number of committed integer instructions.
system.cpu.commit.loads                        219653                       # Number of loads committed
system.cpu.commit.membars                          58                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           85      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           803955     68.22%     68.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              43      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                8      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              3      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              6      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             24      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             1      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              1      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            32      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             211      0.02%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             346      0.03%     68.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             340      0.03%     68.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               4      0.00%     68.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            252      0.02%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          219653     18.64%     86.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         153553     13.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1178517                       # Class of committed instruction
system.cpu.commit.refs                         373206                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      2565                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000002                       # Number of Instructions Simulated
system.cpu.committedOps                       1177555                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.842994                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.842994                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                341145                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1474                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               109447                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1356849                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   144966                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    199830                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   6009                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  4995                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 30004                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      286657                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    185551                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        493706                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  3234                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1208630                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   14904                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.340046                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             220730                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             143436                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.433732                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             721954                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.958680                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.886467                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   427899     59.27%     59.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    35361      4.90%     64.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    44073      6.10%     70.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    36808      5.10%     75.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    20615      2.86%     78.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    36191      5.01%     83.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    16351      2.26%     85.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    18623      2.58%     88.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    86033     11.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               721954                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued         2810                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit           21                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified         2930                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage           646                       # number of prefetches that crossed the page
system.cpu.idleCycles                          121042                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6874                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   248409                       # Number of branches executed
system.cpu.iew.exec_nop                          1131                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.487026                       # Inst execution rate
system.cpu.iew.exec_refs                       396783                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     160376                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   14230                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                244046                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                137                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1598                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               168430                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1305093                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                236407                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             11242                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1253557                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     39                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2540                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   6009                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2594                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           309                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5251                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         2854                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        24384                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        14872                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            128                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         4639                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2235                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1192376                       # num instructions consuming a value
system.cpu.iew.wb_count                       1242066                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.561048                       # average fanout of values written-back
system.cpu.iew.wb_producers                    668980                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.473395                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1246325                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1403213                       # number of integer regfile reads
system.cpu.int_regfile_writes                  900374                       # number of integer regfile writes
system.cpu.ipc                               1.186248                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.186248                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                88      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                861887     68.14%     68.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   44      0.00%     68.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    13      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   6      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   6      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  27      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  1      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   1      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 42      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  228      0.02%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  365      0.03%     68.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  352      0.03%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    4      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 266      0.02%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               239029     18.90%     87.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              162448     12.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1264807                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       21467                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016973                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    5631     26.23%     26.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     26.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     26.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     26.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     26.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     26.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     26.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     26.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     26.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    1      0.00%     26.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     26.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     26.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     26.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      0.04%     26.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      6      0.03%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     26.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   7066     32.92%     59.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8754     40.78%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1283329                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3268072                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1239406                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1426968                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1303825                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1264807                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 137                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          126356                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               745                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             62                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        90429                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        721954                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.751922                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.194714                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              327082     45.31%     45.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              106667     14.77%     60.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               68206      9.45%     69.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               68930      9.55%     79.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               57928      8.02%     87.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               29655      4.11%     91.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               28096      3.89%     95.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               16745      2.32%     97.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               18645      2.58%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          721954                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.500371                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   2857                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               5700                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         2660                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              3471                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              3333                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5437                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               244046                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              168430                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  948181                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    272                       # number of misc regfile writes
system.cpu.numCycles                           842996                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   25706                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1212533                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  10199                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   158545                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    195                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    27                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1984215                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1334110                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1371139                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    215673                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  26131                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   6009                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 57467                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   158519                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1497762                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         258554                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              15097                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    131154                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            144                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             3947                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1934000                       # The number of ROB reads
system.cpu.rob.rob_writes                     2627972                       # The number of ROB writes
system.cpu.timesIdled                            1235                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     3198                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    1578                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2825                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1800                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         5453                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2052                       # Transaction distribution
system.membus.trans_dist::ReadExReq               763                       # Transaction distribution
system.membus.trans_dist::ReadExResp              763                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2052                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            10                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       180160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  180160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2825                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2825    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2825                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3484000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14910500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    421497500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2790                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          615                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1030                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             155                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              850                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             850                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1990                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          800                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           13                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           13                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  9106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       193280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       144960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 338240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3653                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000274                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016545                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3652     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3653                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            4438239                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2481500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2985000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    421497500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  304                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  362                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher          159                       # number of demand (read+write) hits
system.l2.demand_hits::total                      825                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 304                       # number of overall hits
system.l2.overall_hits::.cpu.data                 362                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher          159                       # number of overall hits
system.l2.overall_hits::total                     825                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1527                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1288                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2815                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1527                       # number of overall misses
system.l2.overall_misses::.cpu.data              1288                       # number of overall misses
system.l2.overall_misses::total                  2815                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    119047000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    103424000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        222471000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    119047000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    103424000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       222471000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1831                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1650                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher          159                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3640                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1831                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1650                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher          159                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3640                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.833971                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.780606                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.773352                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.833971                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.780606                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.773352                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77961.362148                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80298.136646                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79030.550622                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77961.362148                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80298.136646                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79030.550622                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1527                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1288                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2815                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1288                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2815                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    103777000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     90544000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    194321000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    103777000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     90544000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    194321000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.833971                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.780606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.773352                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.833971                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.780606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.773352                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67961.362148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70298.136646                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69030.550622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67961.362148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70298.136646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69030.550622                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          615                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              615                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          615                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          615                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1030                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1030                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1030                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1030                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                87                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    87                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             763                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 763                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     61525000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      61525000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           850                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               850                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.897647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.897647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80635.648755                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80635.648755                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          763                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            763                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     53895000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     53895000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.897647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.897647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70635.648755                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70635.648755                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            304                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher          159                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                463                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1527                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1527                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    119047000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    119047000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1831                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher          159                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1990                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.833971                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.767337                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77961.362148                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77961.362148                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1527                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1527                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    103777000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    103777000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.833971                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.767337                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67961.362148                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67961.362148                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           275                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               275                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          525                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             525                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     41899000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     41899000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          800                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           800                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.656250                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.656250                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79807.619048                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79807.619048                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          525                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          525                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     36649000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     36649000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.656250                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.656250                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69807.619048                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69807.619048                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              10                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.769231                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.769231                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       188000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       188000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.769231                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.769231                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        18800                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18800                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    421497500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1640.285065                       # Cycle average of tags in use
system.l2.tags.total_refs                        5442                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2827                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.925009                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.499832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1019.687275                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       617.097958                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.031118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.018832                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.050058                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2824                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          705                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2115                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.086182                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     46443                       # Number of tag accesses
system.l2.tags.data_accesses                    46443                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    421497500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          97728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          82432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             180160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        97728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         97728                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2815                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         231859026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         195569369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             427428395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    231859026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        231859026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        231859026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        195569369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            427428395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1527.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000593000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                5657                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2815                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2815                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     25731500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   14075000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                78512750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9140.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27890.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2223                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2815                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    304.324324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   187.589264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   312.732193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          198     33.45%     33.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          151     25.51%     58.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           85     14.36%     73.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           34      5.74%     79.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           26      4.39%     83.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      2.03%     85.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      2.03%     87.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      3.04%     90.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           56      9.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          592                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 180160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  180160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       427.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    427.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     418751500                       # Total gap between requests
system.mem_ctrls.avgGap                     148757.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        97728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        82432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 231859026.447369188070                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 195569368.738841861486                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1527                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1288                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     40972750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     37540000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26832.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29145.96                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2277660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1210605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            10695720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     33190560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        141780660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         42460800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          231616005                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.507423                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    108934500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     14040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    298523000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1949220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1036035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             9403380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     33190560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        134277750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         48779040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          228635985                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        542.437345                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    125524500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     14040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    281933000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    421497500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       183247                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           183247                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       183247                       # number of overall hits
system.cpu.icache.overall_hits::total          183247                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2304                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2304                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2304                       # number of overall misses
system.cpu.icache.overall_misses::total          2304                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    151638499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    151638499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    151638499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    151638499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       185551                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       185551                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       185551                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       185551                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012417                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012417                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012417                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012417                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65815.320747                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65815.320747                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65815.320747                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65815.320747                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1826                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    79.391304                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches                30                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks         1030                       # number of writebacks
system.cpu.icache.writebacks::total              1030                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          473                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          473                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          473                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          473                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1831                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1831                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1831                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher          159                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1990                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    125194499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    125194499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    125194499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher      1906692                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    127101191                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009868                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009868                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009868                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010725                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68374.931185                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68374.931185                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68374.931185                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 11991.773585                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63869.945226                       # average overall mshr miss latency
system.cpu.icache.replacements                   1030                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       183247                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          183247                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2304                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2304                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    151638499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    151638499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       185551                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       185551                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012417                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012417                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65815.320747                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65815.320747                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          473                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          473                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1831                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1831                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    125194499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    125194499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009868                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009868                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68374.931185                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68374.931185                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher          159                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total          159                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher      1906692                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total      1906692                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 11991.773585                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 11991.773585                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    421497500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    421497500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           769.170233                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              185237                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1990                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             93.083920                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   745.055359                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    24.114874                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.727593                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.023550                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.751143                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           44                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          916                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          678                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.042969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            373092                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           373092                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    421497500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    421497500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    421497500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    421497500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    421497500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       374965                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           374965                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       375750                       # number of overall hits
system.cpu.dcache.overall_hits::total          375750                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6799                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6799                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6808                       # number of overall misses
system.cpu.dcache.overall_misses::total          6808                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    412194406                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    412194406                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    412194406                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    412194406                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       381764                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       381764                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       382558                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       382558                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017809                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017809                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017796                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017796                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60625.739962                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60625.739962                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60545.594301                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60545.594301                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14269                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1001                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               329                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.370821                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    83.416667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          615                       # number of writebacks
system.cpu.dcache.writebacks::total               615                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5146                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5146                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5146                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5146                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1653                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1653                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1662                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1662                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    109740487                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    109740487                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    110069487                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    110069487                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004330                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004330                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004344                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004344                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66388.679371                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66388.679371                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66227.128159                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66227.128159                       # average overall mshr miss latency
system.cpu.dcache.replacements                    770                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       225452                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          225452                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2620                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2620                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    129957000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    129957000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       228072                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       228072                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011488                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011488                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49601.908397                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49601.908397                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1830                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1830                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          790                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          790                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     45609500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     45609500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003464                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003464                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57733.544304                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57733.544304                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       149513                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         149513                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4172                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4172                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    282014909                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    282014909                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       153685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       153685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027146                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027146                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67597.053931                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67597.053931                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3316                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3316                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          856                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          856                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     63915490                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     63915490                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005570                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005570                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74667.628505                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74667.628505                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          785                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           785                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          794                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          794                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011335                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011335                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       329000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       329000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011335                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011335                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 36555.555556                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 36555.555556                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222497                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222497                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.285714                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.285714                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215497                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215497                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.285714                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.285714                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           78                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           78                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       210500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       210500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           80                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           80                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.025000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.025000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       105250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       105250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       108500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       108500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.012500                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.012500                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       108500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       108500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           58                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           58                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    421497500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           545.982873                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              377549                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1663                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            227.028863                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   545.982873                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.533186                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.533186                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          893                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          448                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          421                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.872070                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            767055                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           767055                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    421497500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    421497500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
