// Seed: 2551011387
module module_0 (
    input tri id_0,
    input tri id_1,
    input tri0 id_2,
    input wor id_3,
    output tri0 id_4,
    output supply1 id_5,
    output supply0 id_6,
    input wire id_7,
    input supply0 id_8
);
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    output logic id_2,
    input uwire id_3,
    input wor id_4,
    output supply1 id_5
);
  assign id_1 = 1'd0;
  wire id_7;
  reg  id_8;
  always @* begin
    id_2 <= id_3 - id_3;
    id_8 <= 1;
  end
  wor id_9 = 1 == 1;
  module_0(
      id_3, id_3, id_4, id_0, id_5, id_5, id_5, id_0, id_3
  );
endmodule
