{
    "module": "Module-level comment: The 'hps_reset' module manages reset signaling in a system. It accepts a 'probe' input to detect reset conditions and a 'source_clk' for timing. The output 'source' is a 3-bit bus indicating reset status. The module directly maps inputs to outputs, lacking internal signals or complex logic as per the code provided."
}