WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1258423 cumulative IPC: 3.973 (Simulation time: 00 hr 00 min 35 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1258423 cumulative IPC: 3.973 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 7360585 heartbeat IPC: 1.359 cumulative IPC: 0.8194 (Simulation time: 00 hr 02 min 35 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 6102164 cumulative IPC: 0.8194 (Simulation time: 00 hr 02 min 35 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 6102164 cumulative IPC: 0.8194 (Simulation time: 00 hr 02 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/omnetpp_4B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.8194 instructions: 5000002 cycles: 6102164
CPU 0 Branch Prediction Accuracy: 97.18% MPKI: 9.119 Average ROB Occupancy at Mispredict: 33.77
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0104
BRANCH_INDIRECT: 0.0958
BRANCH_CONDITIONAL: 8.98
BRANCH_DIRECT_CALL: 0.0006
BRANCH_INDIRECT_CALL: 0.005
BRANCH_RETURN: 0.0278

LLC TOTAL        ACCESS:     179696 HIT:     115654 MISS:      64042
LLC LOAD         ACCESS:     158041 HIT:     102259 MISS:      55782
LLC RFO          ACCESS:       1847 HIT:        586 MISS:       1261
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       4910 HIT:       4910 MISS:          0
LLC TRANSLATION  ACCESS:      14898 HIT:       7899 MISS:       6999
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 681.7 cycles
cpu0_DTLB TOTAL        ACCESS:     706071 HIT:     582578 MISS:     123493
cpu0_DTLB LOAD         ACCESS:     706071 HIT:     582578 MISS:     123493
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 64.84 cycles
cpu0_ITLB TOTAL        ACCESS:      51239 HIT:      47561 MISS:       3678
cpu0_ITLB LOAD         ACCESS:      51239 HIT:      47561 MISS:       3678
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.35 cycles
cpu0_L1D TOTAL        ACCESS:     889172 HIT:     642173 MISS:     246999
cpu0_L1D LOAD         ACCESS:     566114 HIT:     346719 MISS:     219395
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     231663 HIT:     220555 MISS:      11108
cpu0_L1D TRANSLATION  ACCESS:      91395 HIT:      74899 MISS:      16496
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 193.6 cycles
cpu0_L1I TOTAL        ACCESS:      56385 HIT:      51174 MISS:       5211
cpu0_L1I LOAD         ACCESS:      56385 HIT:      51174 MISS:       5211
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 57.71 cycles
cpu0_L2C TOTAL        ACCESS:     182361 HIT:       7573 MISS:     174788
cpu0_L2C LOAD         ACCESS:     159713 HIT:       1672 MISS:     158041
cpu0_L2C RFO          ACCESS:       1998 HIT:        151 MISS:       1847
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       5060 HIT:       5058 MISS:          2
cpu0_L2C TRANSLATION  ACCESS:      15590 HIT:        692 MISS:      14898
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 270.2 cycles
cpu0_STLB TOTAL        ACCESS:      92156 HIT:       1204 MISS:      90952
cpu0_STLB LOAD         ACCESS:      92156 HIT:       1204 MISS:      90952
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 82.31 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      20492
  ROW_BUFFER_MISS:      43203
 AVG DBUS CONGESTED CYCLE: 3.876
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        348
  FULL:       2025
