// -------------------------------------------------------------
// 
// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator.v
// Created: 2026-02-04 22:38:43
// 
// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Correlator
// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation 
// and Correction/Coarse CFO Estimation/Correlato
// Hierarchy Level: 3
// Model version: 9.2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Correlator
          (clk,
           reset,
           enb_1_8_1,
           enb_1_8_0,
           enb,
           dataIn_re,
           dataIn_im,
           lstf_start,
           corrOut_re,
           corrOut_im,
           load);


  input   clk;
  input   reset;
  input   enb_1_8_1;
  input   enb_1_8_0;
  input   enb;
  input   signed [15:0] dataIn_re;  // sfix16_En12
  input   signed [15:0] dataIn_im;  // sfix16_En12
  input   lstf_start;
  output  signed [30:0] corrOut_re;  // sfix31_En19
  output  signed [30:0] corrOut_im;  // sfix31_En19
  output  load;


  reg signed [15:0] Delay1_reg_re [0:1];  // sfix16_En12 [2]
  reg signed [15:0] Delay1_reg_im [0:1];  // sfix16_En12 [2]
  wire signed [15:0] Delay1_reg_next_re [0:1];  // sfix16_En12 [2]
  wire signed [15:0] Delay1_reg_next_im [0:1];  // sfix16_En12 [2]
  wire signed [15:0] Delay1_out1_re;  // sfix16_En12
  wire signed [15:0] Delay1_out1_im;  // sfix16_En12
  wire signed [15:0] Delay1_out1_re_1;  // sfix16_En12
  wire signed [15:0] Delay1_out1_im_1;  // sfix16_En12
  reg signed [15:0] Delay1_out1_re_2;  // sfix16_En12
  reg signed [15:0] Delay1_out1_im_2;  // sfix16_En12
  reg signed [15:0] Product_C2ReIm_1_C2ReIm_A;  // sfix16_En12
  wire [31:0] mergedInput;  // ufix32
  reg [31:0] mergedDelay_regin;  // ufix32
  reg [3:0] mergedDelay_waddr;  // ufix4
  wire mergedDelay_wrenb;  // ufix1
  reg [3:0] mergedDelay_raddr;  // ufix4
  wire [31:0] mergedDelay_regout;  // ufix32
  reg [31:0] mergedOutput;  // ufix32
  wire [15:0] slicedInput;  // ufix16
  wire signed [15:0] realOutput;  // sfix16_En12
  wire [15:0] slicedInput_1;  // ufix16
  wire signed [15:0] imagOutput;  // sfix16_En12
  wire signed [16:0] conj_cast;  // sfix17_En12
  wire signed [16:0] conj_cast_1;  // sfix17_En12
  wire signed [15:0] complexConj_out1_re;  // sfix16_En12
  wire signed [15:0] complexConj_out1_im;  // sfix16_En12
  reg signed [15:0] Delay3_reg_re [0:1];  // sfix16_En12 [2]
  reg signed [15:0] Delay3_reg_im [0:1];  // sfix16_En12 [2]
  wire signed [15:0] Delay3_reg_next_re [0:1];  // sfix16_En12 [2]
  wire signed [15:0] Delay3_reg_next_im [0:1];  // sfix16_En12 [2]
  wire signed [15:0] Delay3_out1_re;  // sfix16_En12
  wire signed [15:0] Delay3_out1_im;  // sfix16_En12
  wire signed [15:0] Delay3_out1_re_1;  // sfix16_En12
  wire signed [15:0] Delay3_out1_im_1;  // sfix16_En12
  reg signed [15:0] Delay3_out1_re_2;  // sfix16_En12
  reg signed [15:0] Delay3_out1_im_2;  // sfix16_En12
  reg signed [15:0] Product_C2ReIm_2_C2ReIm_A;  // sfix16_En12
  wire signed [31:0] Product_Re_AC;  // sfix32_En24
  reg signed [31:0] HwModeRegister_reg [0:2];  // sfix32 [3]
  reg signed [31:0] HwModeRegister_reg_next [0:2];  // sfix32_En24 [3]
  reg signed [31:0] Product_Re_AC_1;  // sfix32_En24
  reg signed [15:0] rd_2_reg [0:1];  // sfix16 [2]
  wire signed [15:0] rd_2_reg_next [0:1];  // sfix16_En12 [2]
  wire signed [15:0] Product_C2ReIm_1_C2ReIm_B;  // sfix16_En12
  reg signed [15:0] Product_C2ReIm_1_C2ReIm_B_1;  // sfix16_En12
  reg signed [15:0] Product_C2ReIm_2_C2ReIm_B;  // sfix16_En12
  reg signed [15:0] reduced_reg [0:1];  // sfix16 [2]
  wire signed [15:0] reduced_reg_next [0:1];  // sfix16_En12 [2]
  wire signed [15:0] Product_C2ReIm_2_C2ReIm_B_1;  // sfix16_En12
  (* use_dsp  = "yes" *)   wire signed [31:0] mulOutput;  // sfix32_En24
  reg signed [31:0] mulOutput_1;  // sfix32_En24
  wire signed [32:0] MultiplyAdd_add_sub_cast;  // sfix33_En24
  wire signed [32:0] MultiplyAdd_add_sub_cast_1;  // sfix33_En24
  wire signed [32:0] mulOutput_2;  // sfix33_En24
  wire signed [31:0] Product_Im_AD;  // sfix32_En24
  reg signed [31:0] HwModeRegister_reg_1 [0:2];  // sfix32 [3]
  reg signed [31:0] HwModeRegister_reg_next_1 [0:2];  // sfix32_En24 [3]
  reg signed [31:0] Product_Im_AD_1;  // sfix32_En24
  reg signed [15:0] reduced_reg_1 [0:1];  // sfix16 [2]
  wire signed [15:0] reduced_reg_next_1 [0:1];  // sfix16_En12 [2]
  wire signed [15:0] Product_C2ReIm_2_C2ReIm_A_1;  // sfix16_En12
  (* use_dsp  = "yes" *)   wire signed [31:0] mulOutput_3;  // sfix32_En24
  reg signed [31:0] mulOutput_4;  // sfix32_En24
  wire signed [32:0] MultiplyAdd1_add_add_cast;  // sfix33_En24
  wire signed [32:0] MultiplyAdd1_add_add_cast_1;  // sfix33_En24
  wire signed [32:0] mulOutput_5;  // sfix33_En24
  reg signed [32:0] rd_6_reg [0:1];  // sfix33 [2]
  wire signed [32:0] rd_6_reg_next [0:1];  // sfix33_En24 [2]
  wire signed [32:0] mulOutput_6;  // sfix33_En24
  wire signed [31:0] mulOutput_7;  // sfix32_En24
  reg signed [32:0] rd_7_reg [0:1];  // sfix33 [2]
  wire signed [32:0] rd_7_reg_next [0:1];  // sfix33_En24 [2]
  wire signed [32:0] mulOutput_8;  // sfix33_En24
  wire signed [31:0] mulOutput_9;  // sfix32_En24
  wire signed [30:0] Data_Type_Conversion_out1_re;  // sfix31_En19
  wire signed [30:0] Data_Type_Conversion_out1_im;  // sfix31_En19
  reg  lstf_start_1;
  reg  lstf_start_2;
  reg  [14:0] Delay4_reg;  // ufix1 [15]
  wire Delay4_out1;
  reg  [1:0] Delay5_reg;  // ufix1 [2]
  wire Delay5_out1;
  reg signed [31:0] Delay1_t_0_0;  // int32
  reg signed [31:0] Delay1_t_1;  // int32
  reg signed [31:0] Delay3_t_0_0;  // int32
  reg signed [31:0] Delay3_t_1;  // int32
  reg signed [31:0] HwModeRegister_t_0_0;  // int32
  reg signed [31:0] HwModeRegister_t_0_1;  // int32
  reg signed [31:0] HwModeRegister_t_1;  // int32
  reg signed [31:0] rd_2_t_0_0;  // int32
  reg signed [31:0] rd_2_t_1;  // int32
  reg signed [31:0] reduced_t_0_0;  // int32
  reg signed [31:0] reduced_t_1;  // int32
  reg signed [31:0] HwModeRegister_t_0_0_1;  // int32
  reg signed [31:0] HwModeRegister_t_0_1_1;  // int32
  reg signed [31:0] HwModeRegister_t_1_1;  // int32
  reg signed [31:0] reduced_t_0_0_1;  // int32
  reg signed [31:0] reduced_t_1_1;  // int32
  reg signed [31:0] rd_6_t_0_0;  // int32
  reg signed [31:0] rd_6_t_1;  // int32
  reg signed [31:0] rd_7_t_0_0;  // int32
  reg signed [31:0] rd_7_t_1;  // int32

  initial begin
    Delay4_reg = {15{1'b0}};
  end

  always @(posedge clk or posedge reset)
    begin : Delay1_process
      if (reset == 1'b1) begin
        for(Delay1_t_1 = 32'sd0; Delay1_t_1 <= 32'sd1; Delay1_t_1 = Delay1_t_1 + 32'sd1) begin
          Delay1_reg_re[Delay1_t_1] <= 16'sb0000000000000000;
          Delay1_reg_im[Delay1_t_1] <= 16'sb0000000000000000;
        end
      end
      else begin
        if (enb_1_8_0) begin
          for(Delay1_t_0_0 = 32'sd0; Delay1_t_0_0 <= 32'sd1; Delay1_t_0_0 = Delay1_t_0_0 + 32'sd1) begin
            Delay1_reg_re[Delay1_t_0_0] <= Delay1_reg_next_re[Delay1_t_0_0];
            Delay1_reg_im[Delay1_t_0_0] <= Delay1_reg_next_im[Delay1_t_0_0];
          end
        end
      end
    end

  assign Delay1_out1_re = Delay1_reg_re[1];
  assign Delay1_out1_im = Delay1_reg_im[1];
  assign Delay1_reg_next_re[0] = dataIn_re;
  assign Delay1_reg_next_im[0] = dataIn_im;
  assign Delay1_reg_next_re[1] = Delay1_reg_re[0];
  assign Delay1_reg_next_im[1] = Delay1_reg_im[0];

  assign Delay1_out1_re_1 = Delay1_out1_re;

  assign Delay1_out1_im_1 = Delay1_out1_im;

  always @(posedge clk or posedge reset)
    begin : rd_1_process
      if (reset == 1'b1) begin
        Delay1_out1_re_2 <= 16'sb0000000000000000;
        Delay1_out1_im_2 <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_out1_re_2 <= Delay1_out1_re_1;
          Delay1_out1_im_2 <= Delay1_out1_im_1;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : reduced_process
      if (reset == 1'b1) begin
        Product_C2ReIm_1_C2ReIm_A <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          Product_C2ReIm_1_C2ReIm_A <= Delay1_out1_re_2;
        end
      end
    end

  assign mergedInput = {dataIn_re, dataIn_im};

  // Input register for RAM-based shift register mergedDelay
  always @(posedge clk or posedge reset)
    begin : mergedDelay_reginc_process
      if (reset == 1'b1) begin
        mergedDelay_regin <= 32'b00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_0) begin
          mergedDelay_regin <= mergedInput;
        end
      end
    end

  // Count limited, Unsigned Counter
  //  initial value   = 0
  //  step value      = 1
  //  count to value  = 13
  // Write address counter for RAM-based shift register mergedDelay
  always @(posedge clk or posedge reset)
    begin : mergedDelay_wr_process
      if (reset == 1'b1) begin
        mergedDelay_waddr <= 4'b0000;
      end
      else begin
        if (enb_1_8_0) begin
          if (mergedDelay_waddr >= 4'b1101) begin
            mergedDelay_waddr <= 4'b0000;
          end
          else begin
            mergedDelay_waddr <= mergedDelay_waddr + 4'b0001;
          end
        end
      end
    end

  assign mergedDelay_wrenb = 1'b1;

  // Count limited, Unsigned Counter
  //  initial value   = 1
  //  step value      = 1
  //  count to value  = 13
  // Read address counter for RAM-based shift register mergedDelay
  always @(posedge clk or posedge reset)
    begin : mergedDelay_rd_process
      if (reset == 1'b1) begin
        mergedDelay_raddr <= 4'b0001;
      end
      else begin
        if (enb_1_8_0) begin
          if (mergedDelay_raddr >= 4'b1101) begin
            mergedDelay_raddr <= 4'b0000;
          end
          else begin
            mergedDelay_raddr <= mergedDelay_raddr + 4'b0001;
          end
        end
      end
    end

  SimpleDualPortRAM_generic #(.AddrWidth(4),
                              .DataWidth(32)
                              )
                            u_ShiftRegisterRAM (.clk(clk),
                                                .enb_1_8_0(enb_1_8_0),
                                                .wr_din(mergedDelay_regin),
                                                .wr_addr(mergedDelay_waddr),
                                                .wr_en(mergedDelay_wrenb),  // ufix1
                                                .rd_addr(mergedDelay_raddr),
                                                .dout(mergedDelay_regout)
                                                );

  // Output register for RAM-based shift register mergedDelay
  always @(posedge clk or posedge reset)
    begin : mergedDelay_regoutc_process
      if (reset == 1'b1) begin
        mergedOutput <= 32'b00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_0) begin
          mergedOutput <= mergedDelay_regout;
        end
      end
    end

  assign slicedInput = mergedOutput[31:16];

  assign realOutput = slicedInput;

  assign slicedInput_1 = mergedOutput[15:0];

  assign imagOutput = slicedInput_1;

  assign complexConj_out1_re = realOutput;
  assign conj_cast = {imagOutput[15], imagOutput};
  assign conj_cast_1 =  - (conj_cast);
  assign complexConj_out1_im = conj_cast_1[15:0];

  always @(posedge clk or posedge reset)
    begin : Delay3_process
      if (reset == 1'b1) begin
        for(Delay3_t_1 = 32'sd0; Delay3_t_1 <= 32'sd1; Delay3_t_1 = Delay3_t_1 + 32'sd1) begin
          Delay3_reg_re[Delay3_t_1] <= 16'sb0000000000000000;
          Delay3_reg_im[Delay3_t_1] <= 16'sb0000000000000000;
        end
      end
      else begin
        if (enb_1_8_0) begin
          for(Delay3_t_0_0 = 32'sd0; Delay3_t_0_0 <= 32'sd1; Delay3_t_0_0 = Delay3_t_0_0 + 32'sd1) begin
            Delay3_reg_re[Delay3_t_0_0] <= Delay3_reg_next_re[Delay3_t_0_0];
            Delay3_reg_im[Delay3_t_0_0] <= Delay3_reg_next_im[Delay3_t_0_0];
          end
        end
      end
    end

  assign Delay3_out1_re = Delay3_reg_re[1];
  assign Delay3_out1_im = Delay3_reg_im[1];
  assign Delay3_reg_next_re[0] = complexConj_out1_re;
  assign Delay3_reg_next_im[0] = complexConj_out1_im;
  assign Delay3_reg_next_re[1] = Delay3_reg_re[0];
  assign Delay3_reg_next_im[1] = Delay3_reg_im[0];

  assign Delay3_out1_re_1 = Delay3_out1_re;

  assign Delay3_out1_im_1 = Delay3_out1_im;

  always @(posedge clk or posedge reset)
    begin : rd_3_process
      if (reset == 1'b1) begin
        Delay3_out1_re_2 <= 16'sb0000000000000000;
        Delay3_out1_im_2 <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          Delay3_out1_re_2 <= Delay3_out1_re_1;
          Delay3_out1_im_2 <= Delay3_out1_im_1;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : reduced_1_process
      if (reset == 1'b1) begin
        Product_C2ReIm_2_C2ReIm_A <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          Product_C2ReIm_2_C2ReIm_A <= Delay3_out1_re_2;
        end
      end
    end

  assign Product_Re_AC = Product_C2ReIm_1_C2ReIm_A * Product_C2ReIm_2_C2ReIm_A;

  always @(posedge clk or posedge reset)
    begin : HwModeRegister_process
      if (reset == 1'b1) begin
        for(HwModeRegister_t_1 = 32'sd0; HwModeRegister_t_1 <= 32'sd2; HwModeRegister_t_1 = HwModeRegister_t_1 + 32'sd1) begin
          HwModeRegister_reg[HwModeRegister_t_1] <= 32'sb00000000000000000000000000000000;
        end
      end
      else begin
        if (enb) begin
          for(HwModeRegister_t_0_1 = 32'sd0; HwModeRegister_t_0_1 <= 32'sd2; HwModeRegister_t_0_1 = HwModeRegister_t_0_1 + 32'sd1) begin
            HwModeRegister_reg[HwModeRegister_t_0_1] <= HwModeRegister_reg_next[HwModeRegister_t_0_1];
          end
        end
      end
    end

  always @* begin
    Product_Re_AC_1 = HwModeRegister_reg[2];
    HwModeRegister_reg_next[0] = Product_Re_AC;

    for(HwModeRegister_t_0_0 = 32'sd0; HwModeRegister_t_0_0 <= 32'sd1; HwModeRegister_t_0_0 = HwModeRegister_t_0_0 + 32'sd1) begin
      HwModeRegister_reg_next[HwModeRegister_t_0_0 + 32'sd1] = HwModeRegister_reg[HwModeRegister_t_0_0];
    end

  end

  always @(posedge clk or posedge reset)
    begin : rd_2_process
      if (reset == 1'b1) begin
        for(rd_2_t_1 = 32'sd0; rd_2_t_1 <= 32'sd1; rd_2_t_1 = rd_2_t_1 + 32'sd1) begin
          rd_2_reg[rd_2_t_1] <= 16'sb0000000000000000;
        end
      end
      else begin
        if (enb) begin
          for(rd_2_t_0_0 = 32'sd0; rd_2_t_0_0 <= 32'sd1; rd_2_t_0_0 = rd_2_t_0_0 + 32'sd1) begin
            rd_2_reg[rd_2_t_0_0] <= rd_2_reg_next[rd_2_t_0_0];
          end
        end
      end
    end

  assign Product_C2ReIm_1_C2ReIm_B = rd_2_reg[1];
  assign rd_2_reg_next[0] = Delay1_out1_im_2;
  assign rd_2_reg_next[1] = rd_2_reg[0];

  always @(posedge clk or posedge reset)
    begin : reduced_2_process
      if (reset == 1'b1) begin
        Product_C2ReIm_1_C2ReIm_B_1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          Product_C2ReIm_1_C2ReIm_B_1 <= Product_C2ReIm_1_C2ReIm_B;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : reduced_3_process
      if (reset == 1'b1) begin
        Product_C2ReIm_2_C2ReIm_B <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          Product_C2ReIm_2_C2ReIm_B <= Delay3_out1_im_2;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : reduced_4_process
      if (reset == 1'b1) begin
        for(reduced_t_1 = 32'sd0; reduced_t_1 <= 32'sd1; reduced_t_1 = reduced_t_1 + 32'sd1) begin
          reduced_reg[reduced_t_1] <= 16'sb0000000000000000;
        end
      end
      else begin
        if (enb) begin
          for(reduced_t_0_0 = 32'sd0; reduced_t_0_0 <= 32'sd1; reduced_t_0_0 = reduced_t_0_0 + 32'sd1) begin
            reduced_reg[reduced_t_0_0] <= reduced_reg_next[reduced_t_0_0];
          end
        end
      end
    end

  assign Product_C2ReIm_2_C2ReIm_B_1 = reduced_reg[1];
  assign reduced_reg_next[0] = Product_C2ReIm_2_C2ReIm_B;
  assign reduced_reg_next[1] = reduced_reg[0];

  assign mulOutput = Product_C2ReIm_1_C2ReIm_B_1 * Product_C2ReIm_2_C2ReIm_B_1;

  always @(posedge clk or posedge reset)
    begin : HwModeRegister_1_process
      if (reset == 1'b1) begin
        mulOutput_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          mulOutput_1 <= mulOutput;
        end
      end
    end

  assign MultiplyAdd_add_sub_cast = {Product_Re_AC_1[31], Product_Re_AC_1};
  assign MultiplyAdd_add_sub_cast_1 = {mulOutput_1[31], mulOutput_1};
  assign mulOutput_2 = MultiplyAdd_add_sub_cast - MultiplyAdd_add_sub_cast_1;

  assign Product_Im_AD = Product_C2ReIm_1_C2ReIm_A * Product_C2ReIm_2_C2ReIm_B;

  always @(posedge clk or posedge reset)
    begin : HwModeRegister_2_process
      if (reset == 1'b1) begin
        for(HwModeRegister_t_1_1 = 32'sd0; HwModeRegister_t_1_1 <= 32'sd2; HwModeRegister_t_1_1 = HwModeRegister_t_1_1 + 32'sd1) begin
          HwModeRegister_reg_1[HwModeRegister_t_1_1] <= 32'sb00000000000000000000000000000000;
        end
      end
      else begin
        if (enb) begin
          for(HwModeRegister_t_0_1_1 = 32'sd0; HwModeRegister_t_0_1_1 <= 32'sd2; HwModeRegister_t_0_1_1 = HwModeRegister_t_0_1_1 + 32'sd1) begin
            HwModeRegister_reg_1[HwModeRegister_t_0_1_1] <= HwModeRegister_reg_next_1[HwModeRegister_t_0_1_1];
          end
        end
      end
    end

  always @* begin
    Product_Im_AD_1 = HwModeRegister_reg_1[2];
    HwModeRegister_reg_next_1[0] = Product_Im_AD;

    for(HwModeRegister_t_0_0_1 = 32'sd0; HwModeRegister_t_0_0_1 <= 32'sd1; HwModeRegister_t_0_0_1 = HwModeRegister_t_0_0_1 + 32'sd1) begin
      HwModeRegister_reg_next_1[HwModeRegister_t_0_0_1 + 32'sd1] = HwModeRegister_reg_1[HwModeRegister_t_0_0_1];
    end

  end

  always @(posedge clk or posedge reset)
    begin : reduced_5_process
      if (reset == 1'b1) begin
        for(reduced_t_1_1 = 32'sd0; reduced_t_1_1 <= 32'sd1; reduced_t_1_1 = reduced_t_1_1 + 32'sd1) begin
          reduced_reg_1[reduced_t_1_1] <= 16'sb0000000000000000;
        end
      end
      else begin
        if (enb) begin
          for(reduced_t_0_0_1 = 32'sd0; reduced_t_0_0_1 <= 32'sd1; reduced_t_0_0_1 = reduced_t_0_0_1 + 32'sd1) begin
            reduced_reg_1[reduced_t_0_0_1] <= reduced_reg_next_1[reduced_t_0_0_1];
          end
        end
      end
    end

  assign Product_C2ReIm_2_C2ReIm_A_1 = reduced_reg_1[1];
  assign reduced_reg_next_1[0] = Product_C2ReIm_2_C2ReIm_A;
  assign reduced_reg_next_1[1] = reduced_reg_1[0];

  assign mulOutput_3 = Product_C2ReIm_1_C2ReIm_B_1 * Product_C2ReIm_2_C2ReIm_A_1;

  always @(posedge clk or posedge reset)
    begin : HwModeRegister_3_process
      if (reset == 1'b1) begin
        mulOutput_4 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          mulOutput_4 <= mulOutput_3;
        end
      end
    end

  assign MultiplyAdd1_add_add_cast = {Product_Im_AD_1[31], Product_Im_AD_1};
  assign MultiplyAdd1_add_add_cast_1 = {mulOutput_4[31], mulOutput_4};
  assign mulOutput_5 = MultiplyAdd1_add_add_cast + MultiplyAdd1_add_add_cast_1;

  always @(posedge clk or posedge reset)
    begin : rd_6_process
      if (reset == 1'b1) begin
        for(rd_6_t_1 = 32'sd0; rd_6_t_1 <= 32'sd1; rd_6_t_1 = rd_6_t_1 + 32'sd1) begin
          rd_6_reg[rd_6_t_1] <= 33'sh000000000;
        end
      end
      else begin
        if (enb) begin
          for(rd_6_t_0_0 = 32'sd0; rd_6_t_0_0 <= 32'sd1; rd_6_t_0_0 = rd_6_t_0_0 + 32'sd1) begin
            rd_6_reg[rd_6_t_0_0] <= rd_6_reg_next[rd_6_t_0_0];
          end
        end
      end
    end

  assign mulOutput_6 = rd_6_reg[1];
  assign rd_6_reg_next[0] = mulOutput_2;
  assign rd_6_reg_next[1] = rd_6_reg[0];

  assign mulOutput_7 = mulOutput_6[31:0];

  always @(posedge clk or posedge reset)
    begin : rd_7_process
      if (reset == 1'b1) begin
        for(rd_7_t_1 = 32'sd0; rd_7_t_1 <= 32'sd1; rd_7_t_1 = rd_7_t_1 + 32'sd1) begin
          rd_7_reg[rd_7_t_1] <= 33'sh000000000;
        end
      end
      else begin
        if (enb) begin
          for(rd_7_t_0_0 = 32'sd0; rd_7_t_0_0 <= 32'sd1; rd_7_t_0_0 = rd_7_t_0_0 + 32'sd1) begin
            rd_7_reg[rd_7_t_0_0] <= rd_7_reg_next[rd_7_t_0_0];
          end
        end
      end
    end

  assign mulOutput_8 = rd_7_reg[1];
  assign rd_7_reg_next[0] = mulOutput_5;
  assign rd_7_reg_next[1] = rd_7_reg[0];

  assign mulOutput_9 = mulOutput_8[31:0];

  assign Data_Type_Conversion_out1_re = {{4{mulOutput_7[31]}}, mulOutput_7[31:5]};
  assign Data_Type_Conversion_out1_im = {{4{mulOutput_9[31]}}, mulOutput_9[31:5]};

  assign corrOut_re = Data_Type_Conversion_out1_re;

  assign corrOut_im = Data_Type_Conversion_out1_im;

  always @(posedge clk or posedge reset)
    begin : crp_out_delay_process
      if (reset == 1'b1) begin
        lstf_start_1 <= 1'b0;
      end
      else begin
        if (enb) begin
          lstf_start_1 <= lstf_start;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Delay41_output_process
      if (reset == 1'b1) begin
        lstf_start_2 <= 1'b0;
      end
      else begin
        if (enb_1_8_1) begin
          lstf_start_2 <= lstf_start_1;
        end
      end
    end

  always @(posedge clk)
    begin : Delay4_process
      if (enb_1_8_0) begin
        Delay4_reg[0] <= lstf_start_2;
        Delay4_reg[32'sd14:32'sd1] <= Delay4_reg[32'sd13:32'sd0];
      end
    end

  assign Delay4_out1 = Delay4_reg[14];

  always @(posedge clk or posedge reset)
    begin : Delay5_process
      if (reset == 1'b1) begin
        Delay5_reg <= {2{1'b0}};
      end
      else begin
        if (enb_1_8_0) begin
          Delay5_reg[0] <= Delay4_out1;
          Delay5_reg[1] <= Delay5_reg[0];
        end
      end
    end

  assign Delay5_out1 = Delay5_reg[1];

  assign load = Delay5_out1;

endmodule  // Correlator

