{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733049479988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733049479988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  1 07:37:59 2024 " "Processing started: Sun Dec  1 07:37:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733049479988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733049479988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off demux_1x4_when_select -c demux_1x4_when_select " "Command: quartus_map --read_settings_files=on --write_settings_files=off demux_1x4_when_select -c demux_1x4_when_select" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733049479989 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733049480080 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733049480080 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"and\";  expecting \";\", or \",\" demux_1x4_when_select.vhd(19) " "VHDL syntax error at demux_1x4_when_select.vhd(19) near text \"and\";  expecting \";\", or \",\"" {  } { { "demux_1x4_when_select.vhd" "" { Text "/home/leema/OneDrive/Cave/Projects/2024.2-UFRN/Courses/Circuitos Logicos/Atividades/Atividade 2.1/When-Select/demux_1x4_when_select.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733049484888 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"and\";  expecting \";\", or \",\" demux_1x4_when_select.vhd(20) " "VHDL syntax error at demux_1x4_when_select.vhd(20) near text \"and\";  expecting \";\", or \",\"" {  } { { "demux_1x4_when_select.vhd" "" { Text "/home/leema/OneDrive/Cave/Projects/2024.2-UFRN/Courses/Circuitos Logicos/Atividades/Atividade 2.1/When-Select/demux_1x4_when_select.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733049484888 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"and\";  expecting \";\", or \",\" demux_1x4_when_select.vhd(21) " "VHDL syntax error at demux_1x4_when_select.vhd(21) near text \"and\";  expecting \";\", or \",\"" {  } { { "demux_1x4_when_select.vhd" "" { Text "/home/leema/OneDrive/Cave/Projects/2024.2-UFRN/Courses/Circuitos Logicos/Atividades/Atividade 2.1/When-Select/demux_1x4_when_select.vhd" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733049484888 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"and\";  expecting \";\", or \",\" demux_1x4_when_select.vhd(22) " "VHDL syntax error at demux_1x4_when_select.vhd(22) near text \"and\";  expecting \";\", or \",\"" {  } { { "demux_1x4_when_select.vhd" "" { Text "/home/leema/OneDrive/Cave/Projects/2024.2-UFRN/Courses/Circuitos Logicos/Atividades/Atividade 2.1/When-Select/demux_1x4_when_select.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733049484888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_1x4_when_select.vhd 0 0 " "Found 0 design units, including 0 entities, in source file demux_1x4_when_select.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733049484888 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "400 " "Peak virtual memory: 400 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733049484939 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec  1 07:38:04 2024 " "Processing ended: Sun Dec  1 07:38:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733049484939 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733049484939 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733049484939 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733049484939 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733049485534 ""}
