##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for Debug_IntClock
		4.3::Critical Path Report for Sensors_Clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Sensors_Clock:R)
		5.2::Critical Path Report for (Debug_IntClock:R vs. Debug_IntClock:R)
		5.3::Critical Path Report for (Sensors_Clock:R vs. Sensors_Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: CyBUS_CLK       | Frequency: 62.99 MHz  | Target: 48.00 MHz  | 
Clock: CyILO           | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO           | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK    | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT       | N/A                   | Target: 48.00 MHz  | 
Clock: CyXTAL_32kHz    | N/A                   | Target: 0.03 MHz   | 
Clock: Debug_IntClock  | Frequency: 55.99 MHz  | Target: 0.08 MHz   | 
Clock: Sensors_Clock   | Frequency: 58.08 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK       Sensors_Clock   20833.3          4957        N/A              N/A         N/A              N/A         N/A              N/A         
Debug_IntClock  Debug_IntClock  1.30208e+007     13002974    N/A              N/A         N/A              N/A         N/A              N/A         
Sensors_Clock   Sensors_Clock   1.30417e+007     13024448    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name                Clock to Out  Clock Name:Phase  
-----------------------  ------------  ----------------  
Debug_TX(0)_PAD          30289         Debug_IntClock:R  
Ultrasonic_1_PWR(0)_PAD  34402         CyBUS_CLK:R       
Ultrasonic_2_PWR(0)_PAD  31932         CyBUS_CLK:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 62.99 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_Mux:Sync:ctrl_reg\/control_0
Path End       : \Sensors_UART:BUART:rx_state_0\/main_3
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 4957p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12366
-------------------------------------   ----- 
End-of-path arrival time (ps)           12366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sensors_Mux:Sync:ctrl_reg\/busclk                          controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Sensors_Mux:Sync:ctrl_reg\/control_0    controlcell1   2050   2050   4957  RISE       1
\Sensors_UART:BUART:rx_postpoll\/main_0  macrocell7     3168   5218   4957  RISE       1
\Sensors_UART:BUART:rx_postpoll\/q       macrocell7     3350   8568   4957  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_3   macrocell18    3798  12366   4957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell18         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Debug_IntClock
********************************************
Clock: Debug_IntClock
Frequency: 55.99 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13002974p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -6190
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13014643

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11669
-------------------------------------   ----- 
End-of-path arrival time (ps)           11669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_1\/q                      macrocell13     1250   1250  13002974  RISE       1
\Debug:BUART:counter_load_not\/main_0           macrocell3      4809   6059  13002974  RISE       1
\Debug:BUART:counter_load_not\/q                macrocell3      3350   9409  13002974  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2260  11669  13002974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Sensors_Clock
*******************************************
Clock: Sensors_Clock
Frequency: 58.08 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_3\/q
Path End       : \Sensors_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Sensors_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024448p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11858
-------------------------------------   ----- 
End-of-path arrival time (ps)           11858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_3\/q            macrocell20   1250   1250  13024448  RISE       1
\Sensors_UART:BUART:rx_counter_load\/main_2  macrocell6    4382   5632  13024448  RISE       1
\Sensors_UART:BUART:rx_counter_load\/q       macrocell6    3350   8982  13024448  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/load   count7cell    2876  11858  13024448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Sensors_Clock:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_Mux:Sync:ctrl_reg\/control_0
Path End       : \Sensors_UART:BUART:rx_state_0\/main_3
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 4957p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12366
-------------------------------------   ----- 
End-of-path arrival time (ps)           12366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sensors_Mux:Sync:ctrl_reg\/busclk                          controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Sensors_Mux:Sync:ctrl_reg\/control_0    controlcell1   2050   2050   4957  RISE       1
\Sensors_UART:BUART:rx_postpoll\/main_0  macrocell7     3168   5218   4957  RISE       1
\Sensors_UART:BUART:rx_postpoll\/q       macrocell7     3350   8568   4957  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_3   macrocell18    3798  12366   4957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell18         0      0  RISE       1


5.2::Critical Path Report for (Debug_IntClock:R vs. Debug_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13002974p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -6190
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13014643

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11669
-------------------------------------   ----- 
End-of-path arrival time (ps)           11669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_1\/q                      macrocell13     1250   1250  13002974  RISE       1
\Debug:BUART:counter_load_not\/main_0           macrocell3      4809   6059  13002974  RISE       1
\Debug:BUART:counter_load_not\/q                macrocell3      3350   9409  13002974  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2260  11669  13002974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1


5.3::Critical Path Report for (Sensors_Clock:R vs. Sensors_Clock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_3\/q
Path End       : \Sensors_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Sensors_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024448p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11858
-------------------------------------   ----- 
End-of-path arrival time (ps)           11858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_3\/q            macrocell20   1250   1250  13024448  RISE       1
\Sensors_UART:BUART:rx_counter_load\/main_2  macrocell6    4382   5632  13024448  RISE       1
\Sensors_UART:BUART:rx_counter_load\/q       macrocell6    3350   8982  13024448  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/load   count7cell    2876  11858  13024448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_Mux:Sync:ctrl_reg\/control_0
Path End       : \Sensors_UART:BUART:rx_state_0\/main_3
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 4957p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12366
-------------------------------------   ----- 
End-of-path arrival time (ps)           12366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sensors_Mux:Sync:ctrl_reg\/busclk                          controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Sensors_Mux:Sync:ctrl_reg\/control_0    controlcell1   2050   2050   4957  RISE       1
\Sensors_UART:BUART:rx_postpoll\/main_0  macrocell7     3168   5218   4957  RISE       1
\Sensors_UART:BUART:rx_postpoll\/q       macrocell7     3350   8568   4957  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_3   macrocell18    3798  12366   4957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_Mux:Sync:ctrl_reg\/control_0
Path End       : \Sensors_UART:BUART:rx_status_3\/main_3
Capture Clock  : \Sensors_UART:BUART:rx_status_3\/clock_0
Path slack     : 4957p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12366
-------------------------------------   ----- 
End-of-path arrival time (ps)           12366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sensors_Mux:Sync:ctrl_reg\/busclk                          controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Sensors_Mux:Sync:ctrl_reg\/control_0    controlcell1   2050   2050   4957  RISE       1
\Sensors_UART:BUART:rx_postpoll\/main_0  macrocell7     3168   5218   4957  RISE       1
\Sensors_UART:BUART:rx_postpoll\/q       macrocell7     3350   8568   4957  RISE       1
\Sensors_UART:BUART:rx_status_3\/main_3  macrocell26    3798  12366   4957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_status_3\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_Mux:Sync:ctrl_reg\/control_0
Path End       : \Sensors_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Sensors_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 5895p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11468
-------------------------------------   ----- 
End-of-path arrival time (ps)           11468
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sensors_Mux:Sync:ctrl_reg\/busclk                          controlcell1        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Sensors_Mux:Sync:ctrl_reg\/control_0           controlcell1    2050   2050   4957  RISE       1
\Sensors_UART:BUART:rx_postpoll\/main_0         macrocell7      3168   5218   4957  RISE       1
\Sensors_UART:BUART:rx_postpoll\/q              macrocell7      3350   8568   4957  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2900  11468   5895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_Mux:Sync:ctrl_reg\/control_0
Path End       : \Sensors_UART:BUART:rx_state_2\/main_0
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 11198p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6125
-------------------------------------   ---- 
End-of-path arrival time (ps)           6125
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sensors_Mux:Sync:ctrl_reg\/busclk                          controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\Sensors_Mux:Sync:ctrl_reg\/control_0   controlcell1   2050   2050   4957  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_0  macrocell21    4075   6125  11198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_Mux:Sync:ctrl_reg\/control_0
Path End       : \Sensors_UART:BUART:rx_last\/main_0
Capture Clock  : \Sensors_UART:BUART:rx_last\/clock_0
Path slack     : 12105p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5218
-------------------------------------   ---- 
End-of-path arrival time (ps)           5218
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sensors_Mux:Sync:ctrl_reg\/busclk                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\Sensors_Mux:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   4957  RISE       1
\Sensors_UART:BUART:rx_last\/main_0    macrocell27    3168   5218  12105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_last\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_Mux:Sync:ctrl_reg\/control_0
Path End       : \Sensors_UART:BUART:pollcount_1\/main_0
Capture Clock  : \Sensors_UART:BUART:pollcount_1\/clock_0
Path slack     : 12116p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5207
-------------------------------------   ---- 
End-of-path arrival time (ps)           5207
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sensors_Mux:Sync:ctrl_reg\/busclk                          controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Sensors_Mux:Sync:ctrl_reg\/control_0    controlcell1   2050   2050   4957  RISE       1
\Sensors_UART:BUART:pollcount_1\/main_0  macrocell24    3157   5207  12116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:pollcount_1\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_Mux:Sync:ctrl_reg\/control_0
Path End       : \Sensors_UART:BUART:pollcount_0\/main_0
Capture Clock  : \Sensors_UART:BUART:pollcount_0\/clock_0
Path slack     : 12116p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5207
-------------------------------------   ---- 
End-of-path arrival time (ps)           5207
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sensors_Mux:Sync:ctrl_reg\/busclk                          controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Sensors_Mux:Sync:ctrl_reg\/control_0    controlcell1   2050   2050   4957  RISE       1
\Sensors_UART:BUART:pollcount_0\/main_0  macrocell25    3157   5207  12116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:pollcount_0\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Ultrasonic_2_RX(0)_SYNC/out
Path End       : \Sensors_UART:BUART:rx_state_2\/main_10
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 12749p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Ultrasonic_2_RX(0)_SYNC/clock                               synccell            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Ultrasonic_2_RX(0)_SYNC/out              synccell      1020   1020   6515  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_10  macrocell21   3554   4574  12749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Ultrasonic_1_RX(0)_SYNC/out
Path End       : \Sensors_UART:BUART:rx_state_2\/main_11
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 12772p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Ultrasonic_1_RX(0)_SYNC/clock                               synccell            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Ultrasonic_1_RX(0)_SYNC/out              synccell      1020   1020   6543  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_11  macrocell21   3531   4551  12772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Ultrasonic_2_RX(0)_SYNC/out
Path End       : \Sensors_UART:BUART:rx_last\/main_1
Capture Clock  : \Sensors_UART:BUART:rx_last\/clock_0
Path slack     : 13663p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3661
-------------------------------------   ---- 
End-of-path arrival time (ps)           3661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Ultrasonic_2_RX(0)_SYNC/clock                               synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Ultrasonic_2_RX(0)_SYNC/out          synccell      1020   1020   6515  RISE       1
\Sensors_UART:BUART:rx_last\/main_1  macrocell27   2641   3661  13663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_last\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Ultrasonic_2_RX(0)_SYNC/out
Path End       : \Sensors_UART:BUART:pollcount_1\/main_5
Capture Clock  : \Sensors_UART:BUART:pollcount_1\/clock_0
Path slack     : 13673p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3651
-------------------------------------   ---- 
End-of-path arrival time (ps)           3651
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Ultrasonic_2_RX(0)_SYNC/clock                               synccell            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Ultrasonic_2_RX(0)_SYNC/out              synccell      1020   1020   6515  RISE       1
\Sensors_UART:BUART:pollcount_1\/main_5  macrocell24   2631   3651  13673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:pollcount_1\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Ultrasonic_2_RX(0)_SYNC/out
Path End       : \Sensors_UART:BUART:pollcount_0\/main_4
Capture Clock  : \Sensors_UART:BUART:pollcount_0\/clock_0
Path slack     : 13673p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3651
-------------------------------------   ---- 
End-of-path arrival time (ps)           3651
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Ultrasonic_2_RX(0)_SYNC/clock                               synccell            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Ultrasonic_2_RX(0)_SYNC/out              synccell      1020   1020   6515  RISE       1
\Sensors_UART:BUART:pollcount_0\/main_4  macrocell25   2631   3651  13673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:pollcount_0\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Ultrasonic_1_RX(0)_SYNC/out
Path End       : \Sensors_UART:BUART:rx_last\/main_2
Capture Clock  : \Sensors_UART:BUART:rx_last\/clock_0
Path slack     : 13691p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3632
-------------------------------------   ---- 
End-of-path arrival time (ps)           3632
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Ultrasonic_1_RX(0)_SYNC/clock                               synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Ultrasonic_1_RX(0)_SYNC/out          synccell      1020   1020   6543  RISE       1
\Sensors_UART:BUART:rx_last\/main_2  macrocell27   2612   3632  13691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_last\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Ultrasonic_1_RX(0)_SYNC/out
Path End       : \Sensors_UART:BUART:pollcount_1\/main_6
Capture Clock  : \Sensors_UART:BUART:pollcount_1\/clock_0
Path slack     : 13699p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3624
-------------------------------------   ---- 
End-of-path arrival time (ps)           3624
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Ultrasonic_1_RX(0)_SYNC/clock                               synccell            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Ultrasonic_1_RX(0)_SYNC/out              synccell      1020   1020   6543  RISE       1
\Sensors_UART:BUART:pollcount_1\/main_6  macrocell24   2604   3624  13699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:pollcount_1\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Ultrasonic_1_RX(0)_SYNC/out
Path End       : \Sensors_UART:BUART:pollcount_0\/main_5
Capture Clock  : \Sensors_UART:BUART:pollcount_0\/clock_0
Path slack     : 13699p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3624
-------------------------------------   ---- 
End-of-path arrival time (ps)           3624
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Ultrasonic_1_RX(0)_SYNC/clock                               synccell            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Ultrasonic_1_RX(0)_SYNC/out              synccell      1020   1020   6543  RISE       1
\Sensors_UART:BUART:pollcount_0\/main_5  macrocell25   2604   3624  13699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:pollcount_0\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13002974p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -6190
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13014643

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11669
-------------------------------------   ----- 
End-of-path arrival time (ps)           11669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_1\/q                      macrocell13     1250   1250  13002974  RISE       1
\Debug:BUART:counter_load_not\/main_0           macrocell3      4809   6059  13002974  RISE       1
\Debug:BUART:counter_load_not\/q                macrocell3      3350   9409  13002974  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2260  11669  13002974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Debug:BUART:sTX:TxSts\/status_0
Capture Clock  : \Debug:BUART:sTX:TxSts\/clock
Path slack     : 13005270p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                     -500
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13020333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15064
-------------------------------------   ----- 
End-of-path arrival time (ps)           15064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13005270  RISE       1
\Debug:BUART:tx_status_0\/main_3                 macrocell4      5268   8848  13005270  RISE       1
\Debug:BUART:tx_status_0\/q                      macrocell4      3350  12198  13005270  RISE       1
\Debug:BUART:sTX:TxSts\/status_0                 statusicell1    2865  15064  13005270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:TxSts\/clock                              statusicell1        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Debug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13005803p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13014823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9020
-------------------------------------   ---- 
End-of-path arrival time (ps)           9020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_1\/q                macrocell13     1250   1250  13002974  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   7770   9020  13005803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_0\/q
Path End       : \Debug:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Debug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13007490p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13014823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7334
-------------------------------------   ---- 
End-of-path arrival time (ps)           7334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_0\/q                macrocell14     1250   1250  13004613  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   6084   7334  13007490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Debug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13007577p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13014823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7246
-------------------------------------   ---- 
End-of-path arrival time (ps)           7246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13005018  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   7056   7246  13007577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:txn\/main_1
Capture Clock  : \Debug:BUART:txn\/clock_0
Path slack     : 13008312p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9011
-------------------------------------   ---- 
End-of-path arrival time (ps)           9011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_1\/q  macrocell13   1250   1250  13002974  RISE       1
\Debug:BUART:txn\/main_1    macrocell12   7761   9011  13008312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                  macrocell12         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:tx_bitclk\/main_0
Capture Clock  : \Debug:BUART:tx_bitclk\/clock_0
Path slack     : 13008325p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8999
-------------------------------------   ---- 
End-of-path arrival time (ps)           8999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_1\/q      macrocell13   1250   1250  13002974  RISE       1
\Debug:BUART:tx_bitclk\/main_0  macrocell16   7749   8999  13008325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Debug:BUART:tx_state_0\/main_3
Capture Clock  : \Debug:BUART:tx_state_0\/clock_0
Path slack     : 13008476p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8848
-------------------------------------   ---- 
End-of-path arrival time (ps)           8848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13005270  RISE       1
\Debug:BUART:tx_state_0\/main_3                  macrocell14     5268   8848  13008476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_0\/q
Path End       : \Debug:BUART:tx_bitclk\/main_1
Capture Clock  : \Debug:BUART:tx_bitclk\/clock_0
Path slack     : 13009289p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8034
-------------------------------------   ---- 
End-of-path arrival time (ps)           8034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_0\/q      macrocell14   1250   1250  13004613  RISE       1
\Debug:BUART:tx_bitclk\/main_1  macrocell16   6784   8034  13009289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_0\/q
Path End       : \Debug:BUART:txn\/main_2
Capture Clock  : \Debug:BUART:txn\/clock_0
Path slack     : 13009303p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8021
-------------------------------------   ---- 
End-of-path arrival time (ps)           8021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_0\/q  macrocell14   1250   1250  13004613  RISE       1
\Debug:BUART:txn\/main_2    macrocell12   6771   8021  13009303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                  macrocell12         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug:BUART:tx_bitclk\/main_2
Capture Clock  : \Debug:BUART:tx_bitclk\/clock_0
Path slack     : 13009515p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7809
-------------------------------------   ---- 
End-of-path arrival time (ps)           7809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13005018  RISE       1
\Debug:BUART:tx_bitclk\/main_2                macrocell16     7619   7809  13009515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:tx_state_1\/main_0
Capture Clock  : \Debug:BUART:tx_state_1\/clock_0
Path slack     : 13009543p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7780
-------------------------------------   ---- 
End-of-path arrival time (ps)           7780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_1\/q       macrocell13   1250   1250  13002974  RISE       1
\Debug:BUART:tx_state_1\/main_0  macrocell13   6530   7780  13009543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:tx_state_0\/main_0
Capture Clock  : \Debug:BUART:tx_state_0\/clock_0
Path slack     : 13009543p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7780
-------------------------------------   ---- 
End-of-path arrival time (ps)           7780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_1\/q       macrocell13   1250   1250  13002974  RISE       1
\Debug:BUART:tx_state_0\/main_0  macrocell14   6530   7780  13009543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:tx_state_2\/main_0
Capture Clock  : \Debug:BUART:tx_state_2\/clock_0
Path slack     : 13010280p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7043
-------------------------------------   ---- 
End-of-path arrival time (ps)           7043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_1\/q       macrocell13   1250   1250  13002974  RISE       1
\Debug:BUART:tx_state_2\/main_0  macrocell15   5793   7043  13010280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Debug:BUART:txn\/main_3
Capture Clock  : \Debug:BUART:txn\/clock_0
Path slack     : 13010664p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6659
-------------------------------------   ---- 
End-of-path arrival time (ps)           6659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  13010664  RISE       1
\Debug:BUART:txn\/main_3                macrocell12     2289   6659  13010664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                  macrocell12         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_2\/q
Path End       : \Debug:BUART:txn\/main_4
Capture Clock  : \Debug:BUART:txn\/clock_0
Path slack     : 13011544p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5779
-------------------------------------   ---- 
End-of-path arrival time (ps)           5779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_2\/q  macrocell15   1250   1250  13004678  RISE       1
\Debug:BUART:txn\/main_4    macrocell12   4529   5779  13011544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                  macrocell12         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_2\/q
Path End       : \Debug:BUART:tx_bitclk\/main_3
Capture Clock  : \Debug:BUART:tx_bitclk\/clock_0
Path slack     : 13011560p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5763
-------------------------------------   ---- 
End-of-path arrival time (ps)           5763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_2\/q      macrocell15   1250   1250  13004678  RISE       1
\Debug:BUART:tx_bitclk\/main_3  macrocell16   4513   5763  13011560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_bitclk\/q
Path End       : \Debug:BUART:tx_state_1\/main_5
Capture Clock  : \Debug:BUART:tx_state_1\/clock_0
Path slack     : 13012442p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_bitclk\/q        macrocell16   1250   1250  13012442  RISE       1
\Debug:BUART:tx_state_1\/main_5  macrocell13   3631   4881  13012442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_bitclk\/q
Path End       : \Debug:BUART:tx_state_0\/main_5
Capture Clock  : \Debug:BUART:tx_state_0\/clock_0
Path slack     : 13012442p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_bitclk\/q        macrocell16   1250   1250  13012442  RISE       1
\Debug:BUART:tx_state_0\/main_5  macrocell14   3631   4881  13012442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_bitclk\/q
Path End       : \Debug:BUART:tx_state_2\/main_5
Capture Clock  : \Debug:BUART:tx_state_2\/clock_0
Path slack     : 13012452p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_bitclk\/q        macrocell16   1250   1250  13012442  RISE       1
\Debug:BUART:tx_state_2\/main_5  macrocell15   3622   4872  13012452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_0\/q
Path End       : \Debug:BUART:tx_state_2\/main_1
Capture Clock  : \Debug:BUART:tx_state_2\/clock_0
Path slack     : 13012908p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4415
-------------------------------------   ---- 
End-of-path arrival time (ps)           4415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_0\/q       macrocell14   1250   1250  13004613  RISE       1
\Debug:BUART:tx_state_2\/main_1  macrocell15   3165   4415  13012908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_0\/q
Path End       : \Debug:BUART:tx_state_1\/main_1
Capture Clock  : \Debug:BUART:tx_state_1\/clock_0
Path slack     : 13012909p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4415
-------------------------------------   ---- 
End-of-path arrival time (ps)           4415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_0\/q       macrocell14   1250   1250  13004613  RISE       1
\Debug:BUART:tx_state_1\/main_1  macrocell13   3165   4415  13012909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_0\/q
Path End       : \Debug:BUART:tx_state_0\/main_1
Capture Clock  : \Debug:BUART:tx_state_0\/clock_0
Path slack     : 13012909p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4415
-------------------------------------   ---- 
End-of-path arrival time (ps)           4415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_0\/q       macrocell14   1250   1250  13004613  RISE       1
\Debug:BUART:tx_state_0\/main_1  macrocell14   3165   4415  13012909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Debug:BUART:txn\/main_5
Capture Clock  : \Debug:BUART:txn\/clock_0
Path slack     : 13012939p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           4384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13012939  RISE       1
\Debug:BUART:txn\/main_5                      macrocell12     4194   4384  13012939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                  macrocell12         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_2\/q
Path End       : \Debug:BUART:tx_state_1\/main_3
Capture Clock  : \Debug:BUART:tx_state_1\/clock_0
Path slack     : 13012964p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_2\/q       macrocell15   1250   1250  13004678  RISE       1
\Debug:BUART:tx_state_1\/main_3  macrocell13   3109   4359  13012964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_2\/q
Path End       : \Debug:BUART:tx_state_0\/main_4
Capture Clock  : \Debug:BUART:tx_state_0\/clock_0
Path slack     : 13012964p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_2\/q       macrocell15   1250   1250  13004678  RISE       1
\Debug:BUART:tx_state_0\/main_4  macrocell14   3109   4359  13012964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_2\/q
Path End       : \Debug:BUART:tx_state_2\/main_3
Capture Clock  : \Debug:BUART:tx_state_2\/clock_0
Path slack     : 13012967p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_2\/q       macrocell15   1250   1250  13004678  RISE       1
\Debug:BUART:tx_state_2\/main_3  macrocell15   3106   4356  13012967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:txn\/q
Path End       : \Debug:BUART:txn\/main_0
Capture Clock  : \Debug:BUART:txn\/clock_0
Path slack     : 13013284p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                  macrocell12         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:txn\/q       macrocell12   1250   1250  13013284  RISE       1
\Debug:BUART:txn\/main_0  macrocell12   2790   4040  13013284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                  macrocell12         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug:BUART:tx_state_2\/main_2
Capture Clock  : \Debug:BUART:tx_state_2\/clock_0
Path slack     : 13013320p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4003
-------------------------------------   ---- 
End-of-path arrival time (ps)           4003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13005018  RISE       1
\Debug:BUART:tx_state_2\/main_2               macrocell15     3813   4003  13013320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_bitclk\/q
Path End       : \Debug:BUART:txn\/main_6
Capture Clock  : \Debug:BUART:txn\/clock_0
Path slack     : 13013789p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_bitclk\/q  macrocell16   1250   1250  13012442  RISE       1
\Debug:BUART:txn\/main_6   macrocell12   2284   3534  13013789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                  macrocell12         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug:BUART:tx_state_1\/main_2
Capture Clock  : \Debug:BUART:tx_state_1\/clock_0
Path slack     : 13013832p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13005018  RISE       1
\Debug:BUART:tx_state_1\/main_2               macrocell13     3301   3491  13013832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug:BUART:tx_state_0\/main_2
Capture Clock  : \Debug:BUART:tx_state_0\/clock_0
Path slack     : 13013832p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13005018  RISE       1
\Debug:BUART:tx_state_0\/main_2               macrocell14     3301   3491  13013832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Debug:BUART:tx_state_2\/main_4
Capture Clock  : \Debug:BUART:tx_state_2\/clock_0
Path slack     : 13014579p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2744
-------------------------------------   ---- 
End-of-path arrival time (ps)           2744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13012939  RISE       1
\Debug:BUART:tx_state_2\/main_4               macrocell15     2554   2744  13014579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Debug:BUART:tx_state_1\/main_4
Capture Clock  : \Debug:BUART:tx_state_1\/clock_0
Path slack     : 13014580p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2743
-------------------------------------   ---- 
End-of-path arrival time (ps)           2743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13012939  RISE       1
\Debug:BUART:tx_state_1\/main_4               macrocell13     2553   2743  13014580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_3\/q
Path End       : \Sensors_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Sensors_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024448p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11858
-------------------------------------   ----- 
End-of-path arrival time (ps)           11858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_3\/q            macrocell20   1250   1250  13024448  RISE       1
\Sensors_UART:BUART:rx_counter_load\/main_2  macrocell6    4382   5632  13024448  RISE       1
\Sensors_UART:BUART:rx_counter_load\/q       macrocell6    3350   8982  13024448  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/load   count7cell    2876  11858  13024448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Sensors_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \Sensors_UART:BUART:sRX:RxSts\/clock
Path slack     : 13029039p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12127
-------------------------------------   ----- 
End-of-path arrival time (ps)           12127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  13029039  RISE       1
\Sensors_UART:BUART:rx_status_4\/main_1                 macrocell8      2324   5904  13029039  RISE       1
\Sensors_UART:BUART:rx_status_4\/q                      macrocell8      3350   9254  13029039  RISE       1
\Sensors_UART:BUART:sRX:RxSts\/status_4                 statusicell2    2873  12127  13029039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxSts\/clock                       statusicell2        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_0\/q
Path End       : \Sensors_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Sensors_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029690p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_0\/q                macrocell18     1250   1250  13026137  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4716   5966  13029690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_1\/q
Path End       : \Sensors_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Sensors_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029995p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5662
-------------------------------------   ---- 
End-of-path arrival time (ps)           5662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_1\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_1\/q                macrocell17     1250   1250  13024508  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4412   5662  13029995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_bitclk_enable\/q
Path End       : \Sensors_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Sensors_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031602p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_bitclk_enable\/q          macrocell22     1250   1250  13031602  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2804   4054  13031602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_0\/q
Path End       : \Sensors_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Sensors_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031611p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6546
-------------------------------------   ---- 
End-of-path arrival time (ps)           6546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_0\/q               macrocell18   1250   1250  13026137  RISE       1
\Sensors_UART:BUART:rx_state_stop1_reg\/main_1  macrocell23   5296   6546  13031611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell23         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_1\/q
Path End       : \Sensors_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Sensors_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031919p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6237
-------------------------------------   ---- 
End-of-path arrival time (ps)           6237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_1\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_1\/q               macrocell17   1250   1250  13024508  RISE       1
\Sensors_UART:BUART:rx_state_stop1_reg\/main_0  macrocell23   4987   6237  13031919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell23         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_3\/q
Path End       : \Sensors_UART:BUART:rx_state_0\/main_4
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 13031979p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6178
-------------------------------------   ---- 
End-of-path arrival time (ps)           6178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_3\/q       macrocell20   1250   1250  13024448  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_4  macrocell18   4928   6178  13031979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_3\/q
Path End       : \Sensors_UART:BUART:rx_status_3\/main_4
Capture Clock  : \Sensors_UART:BUART:rx_status_3\/clock_0
Path slack     : 13031979p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6178
-------------------------------------   ---- 
End-of-path arrival time (ps)           6178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_3\/q        macrocell20   1250   1250  13024448  RISE       1
\Sensors_UART:BUART:rx_status_3\/main_4  macrocell26   4928   6178  13031979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_status_3\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_1\/q
Path End       : \Sensors_UART:BUART:rx_state_0\/main_0
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032045p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6112
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_1\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_1\/q       macrocell17   1250   1250  13024508  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_0  macrocell18   4862   6112  13032045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_1\/q
Path End       : \Sensors_UART:BUART:rx_status_3\/main_0
Capture Clock  : \Sensors_UART:BUART:rx_status_3\/clock_0
Path slack     : 13032045p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6112
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_1\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_1\/q        macrocell17   1250   1250  13024508  RISE       1
\Sensors_UART:BUART:rx_status_3\/main_0  macrocell26   4862   6112  13032045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_status_3\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_0\/q
Path End       : \Sensors_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \Sensors_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032627p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5530
-------------------------------------   ---- 
End-of-path arrival time (ps)           5530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_0\/q         macrocell18   1250   1250  13026137  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/main_1  macrocell19   4280   5530  13032627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_0\/q
Path End       : \Sensors_UART:BUART:rx_state_3\/main_1
Capture Clock  : \Sensors_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032627p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5530
-------------------------------------   ---- 
End-of-path arrival time (ps)           5530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_0\/q       macrocell18   1250   1250  13026137  RISE       1
\Sensors_UART:BUART:rx_state_3\/main_1  macrocell20   4280   5530  13032627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_0\/q
Path End       : \Sensors_UART:BUART:rx_state_2\/main_2
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032627p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5530
-------------------------------------   ---- 
End-of-path arrival time (ps)           5530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_0\/q       macrocell18   1250   1250  13026137  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_2  macrocell21   4280   5530  13032627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_load_fifo\/q
Path End       : \Sensors_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Sensors_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032785p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5751
-------------------------------------   ---- 
End-of-path arrival time (ps)           5751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/clock_0                  macrocell19         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_load_fifo\/q            macrocell19     1250   1250  13030176  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4501   5751  13032785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \Sensors_UART:BUART:pollcount_1\/main_1
Capture Clock  : \Sensors_UART:BUART:pollcount_1\/clock_0
Path slack     : 13032819p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5338
-------------------------------------   ---- 
End-of-path arrival time (ps)           5338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032819  RISE       1
\Sensors_UART:BUART:pollcount_1\/main_1        macrocell24   3398   5338  13032819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:pollcount_1\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \Sensors_UART:BUART:pollcount_0\/main_1
Capture Clock  : \Sensors_UART:BUART:pollcount_0\/clock_0
Path slack     : 13032819p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5338
-------------------------------------   ---- 
End-of-path arrival time (ps)           5338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032819  RISE       1
\Sensors_UART:BUART:pollcount_0\/main_1        macrocell25   3398   5338  13032819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:pollcount_0\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Sensors_UART:BUART:rx_state_0\/main_6
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032821p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032821  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_6         macrocell18   3396   5336  13032821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Sensors_UART:BUART:rx_state_0\/main_7
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032822p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5334
-------------------------------------   ---- 
End-of-path arrival time (ps)           5334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032822  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_7         macrocell18   3394   5334  13032822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Sensors_UART:BUART:rx_state_0\/main_8
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033014p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033014  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_8         macrocell18   3203   5143  13033014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \Sensors_UART:BUART:pollcount_1\/main_2
Capture Clock  : \Sensors_UART:BUART:pollcount_1\/clock_0
Path slack     : 13033015p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5142
-------------------------------------   ---- 
End-of-path arrival time (ps)           5142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033015  RISE       1
\Sensors_UART:BUART:pollcount_1\/main_2        macrocell24   3202   5142  13033015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:pollcount_1\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \Sensors_UART:BUART:pollcount_0\/main_2
Capture Clock  : \Sensors_UART:BUART:pollcount_0\/clock_0
Path slack     : 13033015p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5142
-------------------------------------   ---- 
End-of-path arrival time (ps)           5142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033015  RISE       1
\Sensors_UART:BUART:pollcount_0\/main_2        macrocell25   3202   5142  13033015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:pollcount_0\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_2\/q
Path End       : \Sensors_UART:BUART:rx_state_0\/main_5
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033098p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5059
-------------------------------------   ---- 
End-of-path arrival time (ps)           5059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_2\/q       macrocell21   1250   1250  13025309  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_5  macrocell18   3809   5059  13033098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_2\/q
Path End       : \Sensors_UART:BUART:rx_status_3\/main_5
Capture Clock  : \Sensors_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033098p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5059
-------------------------------------   ---- 
End-of-path arrival time (ps)           5059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_2\/q        macrocell21   1250   1250  13025309  RISE       1
\Sensors_UART:BUART:rx_status_3\/main_5  macrocell26   3809   5059  13033098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_status_3\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_bitclk_enable\/q
Path End       : \Sensors_UART:BUART:rx_state_0\/main_2
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033225p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  13031602  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_2   macrocell18   3681   4931  13033225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_bitclk_enable\/q
Path End       : \Sensors_UART:BUART:rx_status_3\/main_2
Capture Clock  : \Sensors_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033225p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  13031602  RISE       1
\Sensors_UART:BUART:rx_status_3\/main_2  macrocell26   3681   4931  13033225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_status_3\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_1\/q
Path End       : \Sensors_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \Sensors_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033314p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_1\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_1\/q         macrocell17   1250   1250  13024508  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/main_0  macrocell19   3592   4842  13033314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_1\/q
Path End       : \Sensors_UART:BUART:rx_state_3\/main_0
Capture Clock  : \Sensors_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033314p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_1\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_1\/q       macrocell17   1250   1250  13024508  RISE       1
\Sensors_UART:BUART:rx_state_3\/main_0  macrocell20   3592   4842  13033314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_1\/q
Path End       : \Sensors_UART:BUART:rx_state_2\/main_1
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033314p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_1\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_1\/q       macrocell17   1250   1250  13024508  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_1  macrocell21   3592   4842  13033314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \Sensors_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Sensors_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033580p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032819  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/main_0   macrocell22   2637   4577  13033580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/clock_0              macrocell22         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Sensors_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \Sensors_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033589p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032822  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/main_6       macrocell19   2627   4567  13033589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Sensors_UART:BUART:rx_state_3\/main_6
Capture Clock  : \Sensors_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033589p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032822  RISE       1
\Sensors_UART:BUART:rx_state_3\/main_6         macrocell20   2627   4567  13033589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Sensors_UART:BUART:rx_state_2\/main_7
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033589p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032822  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_7         macrocell21   2627   4567  13033589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Sensors_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \Sensors_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033593p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032821  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/main_5       macrocell19   2624   4564  13033593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Sensors_UART:BUART:rx_state_3\/main_5
Capture Clock  : \Sensors_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033593p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032821  RISE       1
\Sensors_UART:BUART:rx_state_3\/main_5         macrocell20   2624   4564  13033593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Sensors_UART:BUART:rx_state_2\/main_6
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033593p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032821  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_6         macrocell21   2624   4564  13033593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \Sensors_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Sensors_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033896p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033015  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/main_1   macrocell22   2320   4260  13033896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/clock_0              macrocell22         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \Sensors_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Sensors_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033905p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033905  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/main_2   macrocell22   2311   4251  13033905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/clock_0              macrocell22         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Sensors_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \Sensors_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033906p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033014  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/main_7       macrocell19   2310   4250  13033906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Sensors_UART:BUART:rx_state_3\/main_7
Capture Clock  : \Sensors_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033906p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033014  RISE       1
\Sensors_UART:BUART:rx_state_3\/main_7         macrocell20   2310   4250  13033906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Sensors_UART:BUART:rx_state_2\/main_8
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033906p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033014  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_8         macrocell21   2310   4250  13033906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_3\/q
Path End       : \Sensors_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Sensors_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033979p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_3\/q               macrocell20   1250   1250  13024448  RISE       1
\Sensors_UART:BUART:rx_state_stop1_reg\/main_2  macrocell23   2928   4178  13033979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell23         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_3\/q
Path End       : \Sensors_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \Sensors_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033981p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_3\/q         macrocell20   1250   1250  13024448  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/main_3  macrocell19   2926   4176  13033981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_3\/q
Path End       : \Sensors_UART:BUART:rx_state_3\/main_3
Capture Clock  : \Sensors_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033981p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_3\/q       macrocell20   1250   1250  13024448  RISE       1
\Sensors_UART:BUART:rx_state_3\/main_3  macrocell20   2926   4176  13033981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_3\/q
Path End       : \Sensors_UART:BUART:rx_state_2\/main_4
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033981p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_3\/q       macrocell20   1250   1250  13024448  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_4  macrocell21   2926   4176  13033981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_2\/q
Path End       : \Sensors_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Sensors_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033988p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_2\/q               macrocell21   1250   1250  13025309  RISE       1
\Sensors_UART:BUART:rx_state_stop1_reg\/main_3  macrocell23   2919   4169  13033988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell23         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_2\/q
Path End       : \Sensors_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \Sensors_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033988p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_2\/q         macrocell21   1250   1250  13025309  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/main_4  macrocell19   2918   4168  13033988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_2\/q
Path End       : \Sensors_UART:BUART:rx_state_3\/main_4
Capture Clock  : \Sensors_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033988p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_2\/q       macrocell21   1250   1250  13025309  RISE       1
\Sensors_UART:BUART:rx_state_3\/main_4  macrocell20   2918   4168  13033988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_2\/q
Path End       : \Sensors_UART:BUART:rx_state_2\/main_5
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033988p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_2\/q       macrocell21   1250   1250  13025309  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_5  macrocell21   2918   4168  13033988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_last\/q
Path End       : \Sensors_UART:BUART:rx_state_2\/main_9
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033996p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_last\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_last\/q          macrocell27   1250   1250  13033996  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_9  macrocell21   2911   4161  13033996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_bitclk_enable\/q
Path End       : \Sensors_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \Sensors_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13034098p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_bitclk_enable\/q   macrocell22   1250   1250  13031602  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/main_2  macrocell19   2809   4059  13034098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_bitclk_enable\/q
Path End       : \Sensors_UART:BUART:rx_state_3\/main_2
Capture Clock  : \Sensors_UART:BUART:rx_state_3\/clock_0
Path slack     : 13034098p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  13031602  RISE       1
\Sensors_UART:BUART:rx_state_3\/main_2   macrocell20   2809   4059  13034098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_bitclk_enable\/q
Path End       : \Sensors_UART:BUART:rx_state_2\/main_3
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034098p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  13031602  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_3   macrocell21   2809   4059  13034098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:pollcount_1\/q
Path End       : \Sensors_UART:BUART:pollcount_1\/main_3
Capture Clock  : \Sensors_UART:BUART:pollcount_1\/clock_0
Path slack     : 13034100p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:pollcount_1\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:pollcount_1\/q       macrocell24   1250   1250  13026952  RISE       1
\Sensors_UART:BUART:pollcount_1\/main_3  macrocell24   2806   4056  13034100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:pollcount_1\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:pollcount_0\/q
Path End       : \Sensors_UART:BUART:pollcount_1\/main_4
Capture Clock  : \Sensors_UART:BUART:pollcount_1\/clock_0
Path slack     : 13034121p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:pollcount_0\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:pollcount_0\/q       macrocell25   1250   1250  13026968  RISE       1
\Sensors_UART:BUART:pollcount_1\/main_4  macrocell24   2785   4035  13034121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:pollcount_1\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:pollcount_0\/q
Path End       : \Sensors_UART:BUART:pollcount_0\/main_3
Capture Clock  : \Sensors_UART:BUART:pollcount_0\/clock_0
Path slack     : 13034121p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:pollcount_0\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:pollcount_0\/q       macrocell25   1250   1250  13026968  RISE       1
\Sensors_UART:BUART:pollcount_0\/main_3  macrocell25   2785   4035  13034121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:pollcount_0\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_0\/q
Path End       : \Sensors_UART:BUART:rx_state_0\/main_1
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 13034192p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3965
-------------------------------------   ---- 
End-of-path arrival time (ps)           3965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_0\/q       macrocell18   1250   1250  13026137  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_1  macrocell18   2715   3965  13034192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_0\/q
Path End       : \Sensors_UART:BUART:rx_status_3\/main_1
Capture Clock  : \Sensors_UART:BUART:rx_status_3\/clock_0
Path slack     : 13034192p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3965
-------------------------------------   ---- 
End-of-path arrival time (ps)           3965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_0\/q        macrocell18   1250   1250  13026137  RISE       1
\Sensors_UART:BUART:rx_status_3\/main_1  macrocell26   2715   3965  13034192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_status_3\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_status_3\/q
Path End       : \Sensors_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \Sensors_UART:BUART:sRX:RxSts\/clock
Path slack     : 13037665p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3502
-------------------------------------   ---- 
End-of-path arrival time (ps)           3502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_status_3\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_status_3\/q       macrocell26    1250   1250  13037665  RISE       1
\Sensors_UART:BUART:sRX:RxSts\/status_3  statusicell2   2252   3502  13037665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxSts\/clock                       statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

