<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Analysis &amp; Synthesis Messages</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<div class="messages"><ul><li class="info_message">Info: *******************************************************************</li><li class="info_message">Info: Running Quartus II 32-bit Analysis &amp; Synthesis<ul><li class="info_message">Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition</li><li class="info_message">Info: Processing started: Sat Feb 08 13:22:57 2025</li></ul></li><li class="info_message">Info: Command: quartus_map --read_settings_files=on --write_settings_files=off OACLE2 -c OACLE2</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file main.bdf<ul><li class="info_message">Info (12023): Found entity 1: main</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file signal_extensor.v<ul><li class="info_message">Info (12023): Found entity 1: signal_extensor</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file mux_2to1.v<ul><li class="info_message">Info (12023): Found entity 1: mux_2to1</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file ula.v<ul><li class="info_message">Info (12023): Found entity 1: ULA</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file shift_left_2.v<ul><li class="info_message">Info (12023): Found entity 1: shift_left_2</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file controle_ula.v<ul><li class="info_message">Info (12023): Found entity 1: Controle_ULA</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file controladora.v<ul><li class="info_message">Info (12023): Found entity 1: Controladora</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file bancoreg.v<ul><li class="info_message">Info (12023): Found entity 1: BancoReg</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file pcbranch.bdf<ul><li class="info_message">Info (12023): Found entity 1: PCBranch</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file pcreg.v<ul><li class="info_message">Info (12023): Found entity 1: PCReg</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file meminstrucaof.v<ul><li class="info_message">Info (12023): Found entity 1: MemInstrucaoF</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file pc_converter.v<ul><li class="info_message">Info (12023): Found entity 1: PC_Converter</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file mux_2to1reg.v<ul><li class="info_message">Info (12023): Found entity 1: mux_2to1Reg</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file dataram.v<ul><li class="info_message">Info (12023): Found entity 1: DataRam</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file pcpp.bdf<ul><li class="info_message">Info (12023): Found entity 1: PCpp</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file endereco_converter.v<ul><li class="info_message">Info (12023): Found entity 1: Endereco_Converter</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file bancoreg_test.bdf<ul><li class="info_message">Info (12023): Found entity 1: BancoReg_test</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file controle_ula_test.bdf<ul><li class="info_message">Info (12023): Found entity 1: Controle_ULA_test</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file jumpendereco.v<ul><li class="info_message">Info (12023): Found entity 1: JumpEndereco</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file jumpendereco_test.bdf<ul><li class="info_message">Info (12023): Found entity 1: JumpEndereco_test</li></ul></li><li class="warning_message">Warning (12019): Can&apos;t analyze file -- file MemInst.v is missing</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file miniclock.v<ul><li class="info_message">Info (12023): Found entity 1: miniclock</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file div_freq.v<ul><li class="info_message">Info (12023): Found entity 1: div_freq</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file dataramtest.bdf<ul><li class="info_message">Info (12023): Found entity 1: DataRamtest</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file mux_3to1.v<ul><li class="info_message">Info (12023): Found entity 1: mux_3to1</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file zero_extensor.v<ul><li class="info_message">Info (12023): Found entity 1: zero_extensor</li></ul></li><li class="info_message">Info (12127): Elaborating entity &quot;main&quot; for the top level hierarchy</li><li class="warning_message">Warning (275011): Block or symbol &quot;DataRam&quot; of instance &quot;inst2&quot; overlaps another block or symbol</li><li class="warning_message">Warning (275011): Block or symbol &quot;Controle_ULA&quot; of instance &quot;inst5&quot; overlaps another block or symbol</li><li class="warning_message">Warning (275002): No superset bus at connection</li><li class="info_message">Info (12128): Elaborating entity &quot;div_freq&quot; for hierarchy &quot;div_freq:inst32&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;Controladora&quot; for hierarchy &quot;Controladora:inst36&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;MemInstrucaoF&quot; for hierarchy &quot;MemInstrucaoF:inst31&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;altsyncram&quot; for hierarchy &quot;MemInstrucaoF:inst31|altsyncram:altsyncram_component&quot;</li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;MemInstrucaoF:inst31|altsyncram:altsyncram_component&quot;</li><li class="info_message">Info (12133): Instantiated megafunction &quot;MemInstrucaoF:inst31|altsyncram:altsyncram_component&quot; with the following parameter:<ul><li class="info_message">Info (12134): Parameter &quot;address_aclr_a&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;clock_enable_input_a&quot; = &quot;BYPASS&quot;</li><li class="info_message">Info (12134): Parameter &quot;clock_enable_output_a&quot; = &quot;BYPASS&quot;</li><li class="info_message">Info (12134): Parameter &quot;init_file&quot; = &quot;TEXT.mif&quot;</li><li class="info_message">Info (12134): Parameter &quot;intended_device_family&quot; = &quot;Cyclone IV GX&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_hint&quot; = &quot;ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=50&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_type&quot; = &quot;altsyncram&quot;</li><li class="info_message">Info (12134): Parameter &quot;maximum_depth&quot; = &quot;4096&quot;</li><li class="info_message">Info (12134): Parameter &quot;numwords_a&quot; = &quot;4096&quot;</li><li class="info_message">Info (12134): Parameter &quot;operation_mode&quot; = &quot;ROM&quot;</li><li class="info_message">Info (12134): Parameter &quot;outdata_aclr_a&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;outdata_reg_a&quot; = &quot;UNREGISTERED&quot;</li><li class="info_message">Info (12134): Parameter &quot;widthad_a&quot; = &quot;12&quot;</li><li class="info_message">Info (12134): Parameter &quot;width_a&quot; = &quot;32&quot;</li><li class="info_message">Info (12134): Parameter &quot;width_byteena_a&quot; = &quot;1&quot;</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_74d1.tdf<ul><li class="info_message">Info (12023): Found entity 1: altsyncram_74d1</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;altsyncram_74d1&quot; for hierarchy &quot;MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated&quot;</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sve2.tdf<ul><li class="info_message">Info (12023): Found entity 1: altsyncram_sve2</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;altsyncram_sve2&quot; for hierarchy &quot;MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;sld_mod_ram_rom&quot; for hierarchy &quot;MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|sld_mod_ram_rom:mgl_prim2&quot;</li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|sld_mod_ram_rom:mgl_prim2&quot;</li><li class="info_message">Info (12133): Instantiated megafunction &quot;MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|sld_mod_ram_rom:mgl_prim2&quot; with the following parameter:<ul><li class="info_message">Info (12134): Parameter &quot;CVALUE&quot; = &quot;00000000000000000000000000000000&quot;</li><li class="info_message">Info (12134): Parameter &quot;IS_DATA_IN_RAM&quot; = &quot;1&quot;</li><li class="info_message">Info (12134): Parameter &quot;IS_READABLE&quot; = &quot;1&quot;</li><li class="info_message">Info (12134): Parameter &quot;NODE_NAME&quot; = &quot;892338176&quot;</li><li class="info_message">Info (12134): Parameter &quot;NUMWORDS&quot; = &quot;4096&quot;</li><li class="info_message">Info (12134): Parameter &quot;SHIFT_COUNT_BITS&quot; = &quot;6&quot;</li><li class="info_message">Info (12134): Parameter &quot;WIDTH_WORD&quot; = &quot;32&quot;</li><li class="info_message">Info (12134): Parameter &quot;WIDTHAD&quot; = &quot;12&quot;</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;sld_rom_sr&quot; for hierarchy &quot;MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;PC_Converter&quot; for hierarchy &quot;PC_Converter:inst16&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;PCReg&quot; for hierarchy &quot;PCReg:inst24&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;Controle_ULA&quot; for hierarchy &quot;Controle_ULA:inst5&quot;</li><li class="warning_message">Warning (10270): Verilog HDL Case Statement warning at Controle_ULA.v(13): incomplete case statement has no default case item</li><li class="warning_message">Warning (10270): Verilog HDL Case Statement warning at Controle_ULA.v(11): incomplete case statement has no default case item</li><li class="warning_message">Warning (10240): Verilog HDL Always Construct warning at Controle_ULA.v(10): inferring latch(es) for variable &quot;ULAopcode&quot;, which holds its previous value in one or more paths through the always construct</li><li class="warning_message">Warning (10240): Verilog HDL Always Construct warning at Controle_ULA.v(10): inferring latch(es) for variable &quot;Jr&quot;, which holds its previous value in one or more paths through the always construct</li><li class="warning_message">Warning (10240): Verilog HDL Always Construct warning at Controle_ULA.v(10): inferring latch(es) for variable &quot;Unsigned&quot;, which holds its previous value in one or more paths through the always construct</li><li class="info_message">Info (10041): Inferred latch for &quot;Unsigned&quot; at Controle_ULA.v(10)</li><li class="info_message">Info (10041): Inferred latch for &quot;Jr&quot; at Controle_ULA.v(10)</li><li class="info_message">Info (10041): Inferred latch for &quot;ULAopcode[0]&quot; at Controle_ULA.v(10)</li><li class="info_message">Info (10041): Inferred latch for &quot;ULAopcode[1]&quot; at Controle_ULA.v(10)</li><li class="info_message">Info (10041): Inferred latch for &quot;ULAopcode[2]&quot; at Controle_ULA.v(10)</li><li class="info_message">Info (10041): Inferred latch for &quot;ULAopcode[3]&quot; at Controle_ULA.v(10)</li><li class="info_message">Info (12128): Elaborating entity &quot;JumpEndereco&quot; for hierarchy &quot;JumpEndereco:inst14&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;PCpp&quot; for hierarchy &quot;PCpp:inst12&quot;</li><li class="warning_message">Warning (275011): Block or symbol &quot;GND&quot; of instance &quot;inst6&quot; overlaps another block or symbol</li><li class="warning_message">Warning (275011): Block or symbol &quot;GND&quot; of instance &quot;inst7&quot; overlaps another block or symbol</li><li class="info_message">Info (12128): Elaborating entity &quot;ULA&quot; for hierarchy &quot;PCpp:inst12|ULA:inst&quot;</li><li class="warning_message">Warning (10240): Verilog HDL Always Construct warning at ULA.v(37): inferring latch(es) for variable &quot;sub_slt&quot;, which holds its previous value in one or more paths through the always construct</li><li class="info_message">Info (12128): Elaborating entity &quot;mux_2to1&quot; for hierarchy &quot;mux_2to1:inst3&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;BancoReg&quot; for hierarchy &quot;BancoReg:inst4&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;mux_2to1Reg&quot; for hierarchy &quot;mux_2to1Reg:inst18&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;mux_3to1&quot; for hierarchy &quot;mux_3to1:inst25&quot;</li><li class="warning_message">Warning (10235): Verilog HDL Always Construct warning at mux_3to1.v(11): variable &quot;c&quot; is read inside the Always Construct but isn&apos;t in the Always Construct&apos;s Event Control</li><li class="info_message">Info (12128): Elaborating entity &quot;signal_extensor&quot; for hierarchy &quot;signal_extensor:inst26&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;zero_extensor&quot; for hierarchy &quot;zero_extensor:inst28&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;DataRam&quot; for hierarchy &quot;DataRam:inst2&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;altsyncram&quot; for hierarchy &quot;DataRam:inst2|altsyncram:altsyncram_component&quot;</li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;DataRam:inst2|altsyncram:altsyncram_component&quot;</li><li class="info_message">Info (12133): Instantiated megafunction &quot;DataRam:inst2|altsyncram:altsyncram_component&quot; with the following parameter:<ul><li class="info_message">Info (12134): Parameter &quot;clock_enable_input_a&quot; = &quot;BYPASS&quot;</li><li class="info_message">Info (12134): Parameter &quot;clock_enable_output_a&quot; = &quot;BYPASS&quot;</li><li class="info_message">Info (12134): Parameter &quot;init_file&quot; = &quot;DATA.mif&quot;</li><li class="info_message">Info (12134): Parameter &quot;intended_device_family&quot; = &quot;Cyclone II&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_hint&quot; = &quot;ENABLE_RUNTIME_MOD=NO&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_type&quot; = &quot;altsyncram&quot;</li><li class="info_message">Info (12134): Parameter &quot;numwords_a&quot; = &quot;16384&quot;</li><li class="info_message">Info (12134): Parameter &quot;operation_mode&quot; = &quot;SINGLE_PORT&quot;</li><li class="info_message">Info (12134): Parameter &quot;outdata_aclr_a&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;outdata_reg_a&quot; = &quot;CLOCK0&quot;</li><li class="info_message">Info (12134): Parameter &quot;power_up_uninitialized&quot; = &quot;FALSE&quot;</li><li class="info_message">Info (12134): Parameter &quot;widthad_a&quot; = &quot;14&quot;</li><li class="info_message">Info (12134): Parameter &quot;width_a&quot; = &quot;32&quot;</li><li class="info_message">Info (12134): Parameter &quot;width_byteena_a&quot; = &quot;1&quot;</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m5c1.tdf<ul><li class="info_message">Info (12023): Found entity 1: altsyncram_m5c1</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;altsyncram_m5c1&quot; for hierarchy &quot;DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated&quot;</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf<ul><li class="info_message">Info (12023): Found entity 1: decode_4oa</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;decode_4oa&quot; for hierarchy &quot;DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|decode_4oa:decode3&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;decode_4oa&quot; for hierarchy &quot;DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|decode_4oa:deep_decode&quot;</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1kb.tdf<ul><li class="info_message">Info (12023): Found entity 1: mux_1kb</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;mux_1kb&quot; for hierarchy &quot;DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|mux_1kb:mux2&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;Endereco_Converter&quot; for hierarchy &quot;Endereco_Converter:inst13&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;PCBranch&quot; for hierarchy &quot;PCBranch:inst11&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;shift_left_2&quot; for hierarchy &quot;PCBranch:inst11|shift_left_2:inst&quot;</li><li class="info_message">Info (278001): Inferred 3 megafunctions from design logic<ul><li class="info_message">Info (278003): Inferred multiplier megafunction (&quot;lpm_mult&quot;) from the following logic: &quot;ULA:inst6|Mult0&quot;</li><li class="info_message">Info (278004): Inferred divider/modulo megafunction (&quot;lpm_divide&quot;) from the following logic: &quot;ULA:inst6|Div0&quot;</li><li class="info_message">Info (278004): Inferred divider/modulo megafunction (&quot;lpm_divide&quot;) from the following logic: &quot;ULA:inst6|Mod0&quot;</li></ul></li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;ULA:inst6|lpm_mult:Mult0&quot;</li><li class="info_message">Info (12133): Instantiated megafunction &quot;ULA:inst6|lpm_mult:Mult0&quot; with the following parameter:<ul><li class="info_message">Info (12134): Parameter &quot;LPM_WIDTHA&quot; = &quot;32&quot;</li><li class="info_message">Info (12134): Parameter &quot;LPM_WIDTHB&quot; = &quot;32&quot;</li><li class="info_message">Info (12134): Parameter &quot;LPM_WIDTHP&quot; = &quot;64&quot;</li><li class="info_message">Info (12134): Parameter &quot;LPM_WIDTHR&quot; = &quot;64&quot;</li><li class="info_message">Info (12134): Parameter &quot;LPM_WIDTHS&quot; = &quot;1&quot;</li><li class="info_message">Info (12134): Parameter &quot;LPM_REPRESENTATION&quot; = &quot;UNSIGNED&quot;</li><li class="info_message">Info (12134): Parameter &quot;INPUT_A_IS_CONSTANT&quot; = &quot;NO&quot;</li><li class="info_message">Info (12134): Parameter &quot;INPUT_B_IS_CONSTANT&quot; = &quot;NO&quot;</li><li class="info_message">Info (12134): Parameter &quot;MAXIMIZE_SPEED&quot; = &quot;5&quot;</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf<ul><li class="info_message">Info (12023): Found entity 1: mult_l8t</li></ul></li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;ULA:inst6|lpm_divide:Div0&quot;</li><li class="info_message">Info (12133): Instantiated megafunction &quot;ULA:inst6|lpm_divide:Div0&quot; with the following parameter:<ul><li class="info_message">Info (12134): Parameter &quot;LPM_WIDTHN&quot; = &quot;32&quot;</li><li class="info_message">Info (12134): Parameter &quot;LPM_WIDTHD&quot; = &quot;32&quot;</li><li class="info_message">Info (12134): Parameter &quot;LPM_NREPRESENTATION&quot; = &quot;UNSIGNED&quot;</li><li class="info_message">Info (12134): Parameter &quot;LPM_DREPRESENTATION&quot; = &quot;UNSIGNED&quot;</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vfm.tdf<ul><li class="info_message">Info (12023): Found entity 1: lpm_divide_vfm</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf<ul><li class="info_message">Info (12023): Found entity 1: sign_div_unsign_9nh</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf<ul><li class="info_message">Info (12023): Found entity 1: alt_u_div_k5f</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf<ul><li class="info_message">Info (12023): Found entity 1: add_sub_lkc</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf<ul><li class="info_message">Info (12023): Found entity 1: add_sub_mkc</li></ul></li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;ULA:inst6|lpm_divide:Mod0&quot;</li><li class="info_message">Info (12133): Instantiated megafunction &quot;ULA:inst6|lpm_divide:Mod0&quot; with the following parameter:<ul><li class="info_message">Info (12134): Parameter &quot;LPM_WIDTHN&quot; = &quot;32&quot;</li><li class="info_message">Info (12134): Parameter &quot;LPM_WIDTHD&quot; = &quot;32&quot;</li><li class="info_message">Info (12134): Parameter &quot;LPM_NREPRESENTATION&quot; = &quot;UNSIGNED&quot;</li><li class="info_message">Info (12134): Parameter &quot;LPM_DREPRESENTATION&quot; = &quot;UNSIGNED&quot;</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_28m.tdf<ul><li class="info_message">Info (12023): Found entity 1: lpm_divide_28m</li></ul></li><li class="info_message">Info (13014): Ignored 222 buffer(s)<ul><li class="info_message">Info (13019): Ignored 222 SOFT buffer(s)</li></ul></li><li class="warning_message">Warning (13012): Latch Controle_ULA:inst5|Jr has unsafe behavior<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|q_a[0]</li></ul></li><li class="warning_message">Warning (13012): Latch Controle_ULA:inst5|Unsigned has unsafe behavior<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|q_a[0]</li></ul></li><li class="warning_message">Warning (13012): Latch Controle_ULA:inst5|ULAopcode[0] has unsafe behavior<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|q_a[31]</li></ul></li><li class="warning_message">Warning (13012): Latch Controle_ULA:inst5|ULAopcode[1] has unsafe behavior<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|q_a[30]</li></ul></li><li class="warning_message">Warning (13012): Latch Controle_ULA:inst5|ULAopcode[3] has unsafe behavior<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|q_a[4]</li></ul></li><li class="warning_message">Warning (13012): Latch Controle_ULA:inst5|ULAopcode[2] has unsafe behavior<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal MemInstrucaoF:inst31|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|q_a[1]</li></ul></li><li class="info_message">Info (144001): Generated suppressed messages file C:/Users/SuperUser/Documents/MIPSProcessorUnicycle/kauanProject/output_files/OACLE2.map.smsg</li><li class="info_message">Info (16010): Generating hard_block partition &quot;hard_block:auto_generated_inst&quot;<ul><li class="info_message">Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL</li></ul></li><li class="info_message">Info (21057): Implemented 6617 device resources after synthesis - the final resource count might be different<ul><li class="info_message">Info (21058): Implemented 4 input pins</li><li class="info_message">Info (21059): Implemented 330 output pins</li><li class="info_message">Info (21061): Implemented 6114 logic cells</li><li class="info_message">Info (21064): Implemented 160 RAM segments</li><li class="info_message">Info (21062): Implemented 8 DSP elements</li></ul></li><li class="info_message">Info: Quartus II 32-bit Analysis &amp; Synthesis was successful. 0 errors, 25 warnings<ul><li class="info_message">Info: Peak virtual memory: 437 megabytes</li><li class="info_message">Info: Processing ended: Sat Feb 08 13:23:15 2025</li><li class="info_message">Info: Elapsed time: 00:00:18</li><li class="info_message">Info: Total CPU time (on all processors): 00:00:17</li></ul></li></ul></div>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
