Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 28 15:48:07 2024
| Host         : hiccup running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     90.423        0.000                      0                  795        0.089        0.000                      0                  795        3.750        0.000                       0                   422  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        90.423        0.000                      0                  795        0.089        0.000                      0                  795        3.750        0.000                       0                   422  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       90.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.423ns  (required time - arrival time)
  Source:                 nolabel_line27/nolabel_line24/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line37/current_clk_cycles_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.083ns  (logic 0.642ns (7.068%)  route 8.441ns (92.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 104.853 - 100.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.542     5.063    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X50Y72         FDRE                                         r  nolabel_line27/nolabel_line24/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.518     5.581 r  nolabel_line27/nolabel_line24/dout_reg[0]/Q
                         net (fo=40, routed)          2.015     7.595    nolabel_line37/led_OBUF[0]
    SLICE_X58Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.719 r  nolabel_line37/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         6.427    14.146    nolabel_line37/current_clk_cycles[0]_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.512   104.853    nolabel_line37/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[0]/C
                         clock pessimism              0.180   105.033    
                         clock uncertainty           -0.035   104.998    
    SLICE_X62Y33         FDRE (Setup_fdre_C_R)       -0.429   104.569    nolabel_line37/current_clk_cycles_reg[0]
  -------------------------------------------------------------------
                         required time                        104.569    
                         arrival time                         -14.146    
  -------------------------------------------------------------------
                         slack                                 90.423    

Slack (MET) :             90.423ns  (required time - arrival time)
  Source:                 nolabel_line27/nolabel_line24/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line37/current_clk_cycles_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.083ns  (logic 0.642ns (7.068%)  route 8.441ns (92.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 104.853 - 100.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.542     5.063    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X50Y72         FDRE                                         r  nolabel_line27/nolabel_line24/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.518     5.581 r  nolabel_line27/nolabel_line24/dout_reg[0]/Q
                         net (fo=40, routed)          2.015     7.595    nolabel_line37/led_OBUF[0]
    SLICE_X58Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.719 r  nolabel_line37/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         6.427    14.146    nolabel_line37/current_clk_cycles[0]_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.512   104.853    nolabel_line37/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[1]/C
                         clock pessimism              0.180   105.033    
                         clock uncertainty           -0.035   104.998    
    SLICE_X62Y33         FDRE (Setup_fdre_C_R)       -0.429   104.569    nolabel_line37/current_clk_cycles_reg[1]
  -------------------------------------------------------------------
                         required time                        104.569    
                         arrival time                         -14.146    
  -------------------------------------------------------------------
                         slack                                 90.423    

Slack (MET) :             90.423ns  (required time - arrival time)
  Source:                 nolabel_line27/nolabel_line24/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line37/current_clk_cycles_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.083ns  (logic 0.642ns (7.068%)  route 8.441ns (92.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 104.853 - 100.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.542     5.063    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X50Y72         FDRE                                         r  nolabel_line27/nolabel_line24/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.518     5.581 r  nolabel_line27/nolabel_line24/dout_reg[0]/Q
                         net (fo=40, routed)          2.015     7.595    nolabel_line37/led_OBUF[0]
    SLICE_X58Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.719 r  nolabel_line37/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         6.427    14.146    nolabel_line37/current_clk_cycles[0]_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.512   104.853    nolabel_line37/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[2]/C
                         clock pessimism              0.180   105.033    
                         clock uncertainty           -0.035   104.998    
    SLICE_X62Y33         FDRE (Setup_fdre_C_R)       -0.429   104.569    nolabel_line37/current_clk_cycles_reg[2]
  -------------------------------------------------------------------
                         required time                        104.569    
                         arrival time                         -14.146    
  -------------------------------------------------------------------
                         slack                                 90.423    

Slack (MET) :             90.423ns  (required time - arrival time)
  Source:                 nolabel_line27/nolabel_line24/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line37/current_clk_cycles_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.083ns  (logic 0.642ns (7.068%)  route 8.441ns (92.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 104.853 - 100.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.542     5.063    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X50Y72         FDRE                                         r  nolabel_line27/nolabel_line24/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.518     5.581 r  nolabel_line27/nolabel_line24/dout_reg[0]/Q
                         net (fo=40, routed)          2.015     7.595    nolabel_line37/led_OBUF[0]
    SLICE_X58Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.719 r  nolabel_line37/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         6.427    14.146    nolabel_line37/current_clk_cycles[0]_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.512   104.853    nolabel_line37/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[3]/C
                         clock pessimism              0.180   105.033    
                         clock uncertainty           -0.035   104.998    
    SLICE_X62Y33         FDRE (Setup_fdre_C_R)       -0.429   104.569    nolabel_line37/current_clk_cycles_reg[3]
  -------------------------------------------------------------------
                         required time                        104.569    
                         arrival time                         -14.146    
  -------------------------------------------------------------------
                         slack                                 90.423    

Slack (MET) :             90.565ns  (required time - arrival time)
  Source:                 nolabel_line27/nolabel_line24/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line37/current_clk_cycles_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.943ns  (logic 0.642ns (7.179%)  route 8.301ns (92.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 104.854 - 100.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.542     5.063    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X50Y72         FDRE                                         r  nolabel_line27/nolabel_line24/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.518     5.581 r  nolabel_line27/nolabel_line24/dout_reg[0]/Q
                         net (fo=40, routed)          2.015     7.595    nolabel_line37/led_OBUF[0]
    SLICE_X58Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.719 r  nolabel_line37/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         6.286    14.005    nolabel_line37/current_clk_cycles[0]_i_1_n_0
    SLICE_X62Y34         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.513   104.854    nolabel_line37/clk_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[4]/C
                         clock pessimism              0.180   105.034    
                         clock uncertainty           -0.035   104.999    
    SLICE_X62Y34         FDRE (Setup_fdre_C_R)       -0.429   104.570    nolabel_line37/current_clk_cycles_reg[4]
  -------------------------------------------------------------------
                         required time                        104.570    
                         arrival time                         -14.005    
  -------------------------------------------------------------------
                         slack                                 90.565    

Slack (MET) :             90.565ns  (required time - arrival time)
  Source:                 nolabel_line27/nolabel_line24/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line37/current_clk_cycles_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.943ns  (logic 0.642ns (7.179%)  route 8.301ns (92.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 104.854 - 100.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.542     5.063    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X50Y72         FDRE                                         r  nolabel_line27/nolabel_line24/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.518     5.581 r  nolabel_line27/nolabel_line24/dout_reg[0]/Q
                         net (fo=40, routed)          2.015     7.595    nolabel_line37/led_OBUF[0]
    SLICE_X58Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.719 r  nolabel_line37/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         6.286    14.005    nolabel_line37/current_clk_cycles[0]_i_1_n_0
    SLICE_X62Y34         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.513   104.854    nolabel_line37/clk_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[5]/C
                         clock pessimism              0.180   105.034    
                         clock uncertainty           -0.035   104.999    
    SLICE_X62Y34         FDRE (Setup_fdre_C_R)       -0.429   104.570    nolabel_line37/current_clk_cycles_reg[5]
  -------------------------------------------------------------------
                         required time                        104.570    
                         arrival time                         -14.005    
  -------------------------------------------------------------------
                         slack                                 90.565    

Slack (MET) :             90.565ns  (required time - arrival time)
  Source:                 nolabel_line27/nolabel_line24/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line37/current_clk_cycles_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.943ns  (logic 0.642ns (7.179%)  route 8.301ns (92.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 104.854 - 100.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.542     5.063    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X50Y72         FDRE                                         r  nolabel_line27/nolabel_line24/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.518     5.581 r  nolabel_line27/nolabel_line24/dout_reg[0]/Q
                         net (fo=40, routed)          2.015     7.595    nolabel_line37/led_OBUF[0]
    SLICE_X58Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.719 r  nolabel_line37/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         6.286    14.005    nolabel_line37/current_clk_cycles[0]_i_1_n_0
    SLICE_X62Y34         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.513   104.854    nolabel_line37/clk_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[6]/C
                         clock pessimism              0.180   105.034    
                         clock uncertainty           -0.035   104.999    
    SLICE_X62Y34         FDRE (Setup_fdre_C_R)       -0.429   104.570    nolabel_line37/current_clk_cycles_reg[6]
  -------------------------------------------------------------------
                         required time                        104.570    
                         arrival time                         -14.005    
  -------------------------------------------------------------------
                         slack                                 90.565    

Slack (MET) :             90.565ns  (required time - arrival time)
  Source:                 nolabel_line27/nolabel_line24/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line37/current_clk_cycles_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.943ns  (logic 0.642ns (7.179%)  route 8.301ns (92.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 104.854 - 100.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.542     5.063    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X50Y72         FDRE                                         r  nolabel_line27/nolabel_line24/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.518     5.581 r  nolabel_line27/nolabel_line24/dout_reg[0]/Q
                         net (fo=40, routed)          2.015     7.595    nolabel_line37/led_OBUF[0]
    SLICE_X58Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.719 r  nolabel_line37/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         6.286    14.005    nolabel_line37/current_clk_cycles[0]_i_1_n_0
    SLICE_X62Y34         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.513   104.854    nolabel_line37/clk_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[7]/C
                         clock pessimism              0.180   105.034    
                         clock uncertainty           -0.035   104.999    
    SLICE_X62Y34         FDRE (Setup_fdre_C_R)       -0.429   104.570    nolabel_line37/current_clk_cycles_reg[7]
  -------------------------------------------------------------------
                         required time                        104.570    
                         arrival time                         -14.005    
  -------------------------------------------------------------------
                         slack                                 90.565    

Slack (MET) :             90.716ns  (required time - arrival time)
  Source:                 nolabel_line27/nolabel_line24/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line37/current_clk_cycles_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.792ns  (logic 0.642ns (7.302%)  route 8.150ns (92.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 104.855 - 100.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.542     5.063    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X50Y72         FDRE                                         r  nolabel_line27/nolabel_line24/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.518     5.581 r  nolabel_line27/nolabel_line24/dout_reg[0]/Q
                         net (fo=40, routed)          2.015     7.595    nolabel_line37/led_OBUF[0]
    SLICE_X58Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.719 r  nolabel_line37/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         6.135    13.855    nolabel_line37/current_clk_cycles[0]_i_1_n_0
    SLICE_X62Y35         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.514   104.855    nolabel_line37/clk_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[10]/C
                         clock pessimism              0.180   105.035    
                         clock uncertainty           -0.035   105.000    
    SLICE_X62Y35         FDRE (Setup_fdre_C_R)       -0.429   104.571    nolabel_line37/current_clk_cycles_reg[10]
  -------------------------------------------------------------------
                         required time                        104.571    
                         arrival time                         -13.855    
  -------------------------------------------------------------------
                         slack                                 90.716    

Slack (MET) :             90.716ns  (required time - arrival time)
  Source:                 nolabel_line27/nolabel_line24/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line37/current_clk_cycles_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.792ns  (logic 0.642ns (7.302%)  route 8.150ns (92.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 104.855 - 100.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.542     5.063    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X50Y72         FDRE                                         r  nolabel_line27/nolabel_line24/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.518     5.581 r  nolabel_line27/nolabel_line24/dout_reg[0]/Q
                         net (fo=40, routed)          2.015     7.595    nolabel_line37/led_OBUF[0]
    SLICE_X58Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.719 r  nolabel_line37/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         6.135    13.855    nolabel_line37/current_clk_cycles[0]_i_1_n_0
    SLICE_X62Y35         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.514   104.855    nolabel_line37/clk_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[11]/C
                         clock pessimism              0.180   105.035    
                         clock uncertainty           -0.035   105.000    
    SLICE_X62Y35         FDRE (Setup_fdre_C_R)       -0.429   104.571    nolabel_line37/current_clk_cycles_reg[11]
  -------------------------------------------------------------------
                         required time                        104.571    
                         arrival time                         -13.855    
  -------------------------------------------------------------------
                         slack                                 90.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 nolabel_line27/nolabel_line24/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.328%)  route 0.270ns (65.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.552     1.435    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X51Y73         FDRE                                         r  nolabel_line27/nolabel_line24/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  nolabel_line27/nolabel_line24/wptr_reg[0]/Q
                         net (fo=18, routed)          0.270     1.846    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/ADDRD0
    SLICE_X52Y74         RAMD32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.818     1.946    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/WCLK
    SLICE_X52Y74         RAMD32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.447    
    SLICE_X52Y74         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.757    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 nolabel_line27/nolabel_line24/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.328%)  route 0.270ns (65.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.552     1.435    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X51Y73         FDRE                                         r  nolabel_line27/nolabel_line24/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  nolabel_line27/nolabel_line24/wptr_reg[0]/Q
                         net (fo=18, routed)          0.270     1.846    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/ADDRD0
    SLICE_X52Y74         RAMD32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.818     1.946    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/WCLK
    SLICE_X52Y74         RAMD32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMA_D1/CLK
                         clock pessimism             -0.499     1.447    
    SLICE_X52Y74         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.757    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 nolabel_line27/nolabel_line24/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.328%)  route 0.270ns (65.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.552     1.435    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X51Y73         FDRE                                         r  nolabel_line27/nolabel_line24/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  nolabel_line27/nolabel_line24/wptr_reg[0]/Q
                         net (fo=18, routed)          0.270     1.846    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/ADDRD0
    SLICE_X52Y74         RAMD32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.818     1.946    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/WCLK
    SLICE_X52Y74         RAMD32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMB/CLK
                         clock pessimism             -0.499     1.447    
    SLICE_X52Y74         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.757    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 nolabel_line27/nolabel_line24/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.328%)  route 0.270ns (65.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.552     1.435    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X51Y73         FDRE                                         r  nolabel_line27/nolabel_line24/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  nolabel_line27/nolabel_line24/wptr_reg[0]/Q
                         net (fo=18, routed)          0.270     1.846    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/ADDRD0
    SLICE_X52Y74         RAMD32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.818     1.946    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/WCLK
    SLICE_X52Y74         RAMD32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMB_D1/CLK
                         clock pessimism             -0.499     1.447    
    SLICE_X52Y74         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.757    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 nolabel_line27/nolabel_line24/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.328%)  route 0.270ns (65.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.552     1.435    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X51Y73         FDRE                                         r  nolabel_line27/nolabel_line24/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  nolabel_line27/nolabel_line24/wptr_reg[0]/Q
                         net (fo=18, routed)          0.270     1.846    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/ADDRD0
    SLICE_X52Y74         RAMD32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.818     1.946    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/WCLK
    SLICE_X52Y74         RAMD32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMC/CLK
                         clock pessimism             -0.499     1.447    
    SLICE_X52Y74         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.757    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 nolabel_line27/nolabel_line24/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.328%)  route 0.270ns (65.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.552     1.435    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X51Y73         FDRE                                         r  nolabel_line27/nolabel_line24/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  nolabel_line27/nolabel_line24/wptr_reg[0]/Q
                         net (fo=18, routed)          0.270     1.846    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/ADDRD0
    SLICE_X52Y74         RAMD32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.818     1.946    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/WCLK
    SLICE_X52Y74         RAMD32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMC_D1/CLK
                         clock pessimism             -0.499     1.447    
    SLICE_X52Y74         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.757    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 nolabel_line27/nolabel_line24/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.328%)  route 0.270ns (65.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.552     1.435    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X51Y73         FDRE                                         r  nolabel_line27/nolabel_line24/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  nolabel_line27/nolabel_line24/wptr_reg[0]/Q
                         net (fo=18, routed)          0.270     1.846    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/ADDRD0
    SLICE_X52Y74         RAMS32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.818     1.946    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/WCLK
    SLICE_X52Y74         RAMS32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMD/CLK
                         clock pessimism             -0.499     1.447    
    SLICE_X52Y74         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.757    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 nolabel_line27/nolabel_line24/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.328%)  route 0.270ns (65.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.552     1.435    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X51Y73         FDRE                                         r  nolabel_line27/nolabel_line24/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  nolabel_line27/nolabel_line24/wptr_reg[0]/Q
                         net (fo=18, routed)          0.270     1.846    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/ADDRD0
    SLICE_X52Y74         RAMS32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.818     1.946    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/WCLK
    SLICE_X52Y74         RAMS32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMD_D1/CLK
                         clock pessimism             -0.499     1.447    
    SLICE_X52Y74         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.757    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 nolabel_line27/nolabel_line13/rxshiftreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.551     1.434    nolabel_line27/nolabel_line13/clk_IBUF_BUFG
    SLICE_X51Y74         FDRE                                         r  nolabel_line27/nolabel_line13/rxshiftreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  nolabel_line27/nolabel_line13/rxshiftreg_reg[5]/Q
                         net (fo=2, routed)           0.114     1.689    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/DIC0
    SLICE_X52Y74         RAMD32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.818     1.946    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/WCLK
    SLICE_X52Y74         RAMD32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMC/CLK
                         clock pessimism             -0.499     1.447    
    SLICE_X52Y74         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.591    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 nolabel_line27/nolabel_line13/rxshiftreg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line27/nolabel_line24/fifo_reg_0_1_6_7__0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.785%)  route 0.110ns (40.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.551     1.434    nolabel_line27/nolabel_line13/clk_IBUF_BUFG
    SLICE_X50Y74         FDRE                                         r  nolabel_line27/nolabel_line13/rxshiftreg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  nolabel_line27/nolabel_line13/rxshiftreg_reg[8]/Q
                         net (fo=3, routed)           0.110     1.709    nolabel_line27/nolabel_line24/fifo_reg_0_1_6_7__0/D
    SLICE_X52Y73         RAMD32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_6_7__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.819     1.947    nolabel_line27/nolabel_line24/fifo_reg_0_1_6_7__0/WCLK
    SLICE_X52Y73         RAMD32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_6_7__0/SP/CLK
                         clock pessimism             -0.499     1.448    
    SLICE_X52Y73         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.592    nolabel_line27/nolabel_line24/fifo_reg_0_1_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X64Y68   elbowPWM/counter_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X64Y70   elbowPWM/counter_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X64Y70   elbowPWM/counter_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X64Y71   elbowPWM/counter_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X64Y71   elbowPWM/counter_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X64Y71   elbowPWM/counter_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X64Y71   elbowPWM/counter_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X64Y72   elbowPWM/counter_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X64Y72   elbowPWM/counter_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X52Y74   nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X52Y74   nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X52Y74   nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X52Y74   nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X52Y74   nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X52Y74   nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X52Y74   nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X52Y74   nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X52Y74   nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X52Y74   nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y74   nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y74   nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y74   nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y74   nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y74   nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y74   nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y74   nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y74   nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y74   nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y74   nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line27/nolabel_line24/dout_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.020ns  (logic 4.106ns (45.528%)  route 4.913ns (54.472%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.541     5.062    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X49Y72         FDRE                                         r  nolabel_line27/nolabel_line24/dout_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.419     5.481 r  nolabel_line27/nolabel_line24/dout_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           4.913    10.394    lopt_5
    U15                  OBUF (Prop_obuf_I_O)         3.687    14.082 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.082    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shoulderPWM/servo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            shoulder_servo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.952ns  (logic 4.157ns (46.437%)  route 4.795ns (53.563%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.605     5.126    shoulderPWM/clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  shoulderPWM/servo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.478     5.604 r  shoulderPWM/servo_reg/Q
                         net (fo=1, routed)           4.795    10.399    shoulder_servo_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.679    14.077 r  shoulder_servo_OBUF_inst/O
                         net (fo=0)                   0.000    14.077    shoulder_servo
    M18                                                               r  shoulder_servo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line27/nolabel_line24/dout_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.005ns  (logic 3.957ns (43.937%)  route 5.049ns (56.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.544     5.065    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X48Y71         FDRE                                         r  nolabel_line27/nolabel_line24/dout_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  nolabel_line27/nolabel_line24/dout_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           5.049    10.570    lopt_7
    V14                  OBUF (Prop_obuf_I_O)         3.501    14.070 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.070    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line27/nolabel_line24/dout_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.989ns  (logic 3.962ns (44.077%)  route 5.027ns (55.923%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.544     5.065    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X48Y71         FDRE                                         r  nolabel_line27/nolabel_line24/dout_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  nolabel_line27/nolabel_line24/dout_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           5.027    10.548    lopt_6
    U14                  OBUF (Prop_obuf_I_O)         3.506    14.054 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.054    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line27/nolabel_line24/dout_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.962ns  (logic 3.961ns (44.196%)  route 5.001ns (55.804%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.541     5.062    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X49Y72         FDRE                                         r  nolabel_line27/nolabel_line24/dout_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  nolabel_line27/nolabel_line24/dout_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           5.001    10.519    lopt
    U16                  OBUF (Prop_obuf_I_O)         3.505    14.024 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.024    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 elbowPWM/servo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            elbow_servo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.816ns  (logic 4.055ns (45.996%)  route 4.761ns (54.004%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.608     5.129    elbowPWM/clk_IBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  elbowPWM/servo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  elbowPWM/servo_reg/Q
                         net (fo=1, routed)           4.761    10.408    elbow_servo_OBUF
    K17                  OBUF (Prop_obuf_I_O)         3.537    13.944 r  elbow_servo_OBUF_inst/O
                         net (fo=0)                   0.000    13.944    elbow_servo
    K17                                                               r  elbow_servo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line27/nolabel_line24/dout_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.752ns  (logic 4.019ns (45.923%)  route 4.733ns (54.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.541     5.062    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X50Y73         FDRE                                         r  nolabel_line27/nolabel_line24/dout_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.518     5.580 r  nolabel_line27/nolabel_line24/dout_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.733    10.312    lopt_2
    U19                  OBUF (Prop_obuf_I_O)         3.501    13.813 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.813    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line27/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.505ns  (logic 3.960ns (46.560%)  route 4.545ns (53.440%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.545     5.066    nolabel_line27/clk_IBUF_BUFG
    SLICE_X53Y71         FDRE                                         r  nolabel_line27/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  nolabel_line27/y_reg[2]/Q
                         net (fo=72, routed)          4.545    10.067    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    13.570 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.570    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line27/nolabel_line24/dout_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.386ns  (logic 3.965ns (47.279%)  route 4.421ns (52.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.541     5.062    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X49Y72         FDRE                                         r  nolabel_line27/nolabel_line24/dout_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  nolabel_line27/nolabel_line24/dout_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.421     9.939    lopt_3
    V19                  OBUF (Prop_obuf_I_O)         3.509    13.448 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.448    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line27/nolabel_line24/dout_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.307ns  (logic 3.965ns (47.728%)  route 4.342ns (52.272%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.541     5.062    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X49Y72         FDRE                                         r  nolabel_line27/nolabel_line24/dout_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  nolabel_line27/nolabel_line24/dout_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           4.342     9.860    lopt_4
    W18                  OBUF (Prop_obuf_I_O)         3.509    13.369 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.369    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line37/en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.386ns (70.819%)  route 0.571ns (29.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.579     1.462    nolabel_line37/clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  nolabel_line37/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  nolabel_line37/en_reg/Q
                         net (fo=4, routed)           0.571     2.198    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.420 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.420    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line27/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 1.360ns (59.801%)  route 0.914ns (40.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.551     1.434    nolabel_line27/clk_IBUF_BUFG
    SLICE_X55Y74         FDSE                                         r  nolabel_line27/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDSE (Prop_fdse_C_Q)         0.141     1.575 r  nolabel_line27/x_reg[0]/Q
                         net (fo=58, routed)          0.914     2.489    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.709 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.709    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line27/y_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.591ns  (logic 1.373ns (53.014%)  route 1.217ns (46.986%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.554     1.437    nolabel_line27/clk_IBUF_BUFG
    SLICE_X52Y71         FDSE                                         r  nolabel_line27/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDSE (Prop_fdse_C_Q)         0.164     1.601 r  nolabel_line27/y_reg[0]/Q
                         net (fo=45, routed)          1.217     2.818    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     4.028 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.028    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line27/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.605ns  (logic 1.372ns (52.691%)  route 1.232ns (47.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.553     1.436    nolabel_line27/clk_IBUF_BUFG
    SLICE_X56Y74         FDRE                                         r  nolabel_line27/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  nolabel_line27/x_reg[1]/Q
                         net (fo=57, routed)          1.232     2.833    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     4.041 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.041    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line27/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.619ns  (logic 1.380ns (52.717%)  route 1.238ns (47.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.551     1.434    nolabel_line27/clk_IBUF_BUFG
    SLICE_X54Y74         FDRE                                         r  nolabel_line27/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  nolabel_line27/x_reg[2]/Q
                         net (fo=42, routed)          1.238     2.836    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     4.053 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.053    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line27/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.724ns  (logic 1.390ns (51.038%)  route 1.334ns (48.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.555     1.438    nolabel_line27/clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  nolabel_line27/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  nolabel_line27/y_reg[1]/Q
                         net (fo=57, routed)          1.334     2.936    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     4.162 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.162    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line27/nolabel_line24/dout_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.778ns  (logic 1.372ns (49.367%)  route 1.407ns (50.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.554     1.437    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X48Y71         FDRE                                         r  nolabel_line27/nolabel_line24/dout_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line27/nolabel_line24/dout_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.407     2.985    lopt_1
    E19                  OBUF (Prop_obuf_I_O)         1.231     4.216 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.216    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line27/nolabel_line24/dout_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.892ns  (logic 1.351ns (46.708%)  route 1.541ns (53.292%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.554     1.437    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X49Y72         FDRE                                         r  nolabel_line27/nolabel_line24/dout_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line27/nolabel_line24/dout_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.541     3.119    lopt_4
    W18                  OBUF (Prop_obuf_I_O)         1.210     4.329 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.329    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line27/nolabel_line24/dout_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.963ns  (logic 1.351ns (45.593%)  route 1.612ns (54.407%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.554     1.437    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X49Y72         FDRE                                         r  nolabel_line27/nolabel_line24/dout_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line27/nolabel_line24/dout_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.612     3.191    lopt_3
    V19                  OBUF (Prop_obuf_I_O)         1.210     4.401 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.401    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line27/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.020ns  (logic 1.346ns (44.569%)  route 1.674ns (55.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.554     1.437    nolabel_line27/clk_IBUF_BUFG
    SLICE_X53Y71         FDRE                                         r  nolabel_line27/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line27/y_reg[2]/Q
                         net (fo=72, routed)          1.674     3.252    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     4.457 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.457    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           373 Endpoints
Min Delay           373 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line37/current_clk_cycles_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.423ns  (logic 1.565ns (10.853%)  route 12.857ns (89.147%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=66, routed)          6.430     7.872    nolabel_line37/reset_IBUF
    SLICE_X58Y76         LUT4 (Prop_lut4_I3_O)        0.124     7.996 r  nolabel_line37/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         6.427    14.423    nolabel_line37/current_clk_cycles[0]_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.512     4.853    nolabel_line37/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line37/current_clk_cycles_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.423ns  (logic 1.565ns (10.853%)  route 12.857ns (89.147%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=66, routed)          6.430     7.872    nolabel_line37/reset_IBUF
    SLICE_X58Y76         LUT4 (Prop_lut4_I3_O)        0.124     7.996 r  nolabel_line37/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         6.427    14.423    nolabel_line37/current_clk_cycles[0]_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.512     4.853    nolabel_line37/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line37/current_clk_cycles_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.423ns  (logic 1.565ns (10.853%)  route 12.857ns (89.147%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=66, routed)          6.430     7.872    nolabel_line37/reset_IBUF
    SLICE_X58Y76         LUT4 (Prop_lut4_I3_O)        0.124     7.996 r  nolabel_line37/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         6.427    14.423    nolabel_line37/current_clk_cycles[0]_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.512     4.853    nolabel_line37/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line37/current_clk_cycles_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.423ns  (logic 1.565ns (10.853%)  route 12.857ns (89.147%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=66, routed)          6.430     7.872    nolabel_line37/reset_IBUF
    SLICE_X58Y76         LUT4 (Prop_lut4_I3_O)        0.124     7.996 r  nolabel_line37/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         6.427    14.423    nolabel_line37/current_clk_cycles[0]_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.512     4.853    nolabel_line37/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line37/current_clk_cycles_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.282ns  (logic 1.565ns (10.960%)  route 12.716ns (89.040%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=66, routed)          6.430     7.872    nolabel_line37/reset_IBUF
    SLICE_X58Y76         LUT4 (Prop_lut4_I3_O)        0.124     7.996 r  nolabel_line37/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         6.286    14.282    nolabel_line37/current_clk_cycles[0]_i_1_n_0
    SLICE_X62Y34         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.513     4.854    nolabel_line37/clk_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line37/current_clk_cycles_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.282ns  (logic 1.565ns (10.960%)  route 12.716ns (89.040%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=66, routed)          6.430     7.872    nolabel_line37/reset_IBUF
    SLICE_X58Y76         LUT4 (Prop_lut4_I3_O)        0.124     7.996 r  nolabel_line37/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         6.286    14.282    nolabel_line37/current_clk_cycles[0]_i_1_n_0
    SLICE_X62Y34         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.513     4.854    nolabel_line37/clk_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line37/current_clk_cycles_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.282ns  (logic 1.565ns (10.960%)  route 12.716ns (89.040%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=66, routed)          6.430     7.872    nolabel_line37/reset_IBUF
    SLICE_X58Y76         LUT4 (Prop_lut4_I3_O)        0.124     7.996 r  nolabel_line37/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         6.286    14.282    nolabel_line37/current_clk_cycles[0]_i_1_n_0
    SLICE_X62Y34         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.513     4.854    nolabel_line37/clk_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line37/current_clk_cycles_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.282ns  (logic 1.565ns (10.960%)  route 12.716ns (89.040%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=66, routed)          6.430     7.872    nolabel_line37/reset_IBUF
    SLICE_X58Y76         LUT4 (Prop_lut4_I3_O)        0.124     7.996 r  nolabel_line37/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         6.286    14.282    nolabel_line37/current_clk_cycles[0]_i_1_n_0
    SLICE_X62Y34         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.513     4.854    nolabel_line37/clk_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line37/current_clk_cycles_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.131ns  (logic 1.565ns (11.077%)  route 12.566ns (88.923%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=66, routed)          6.430     7.872    nolabel_line37/reset_IBUF
    SLICE_X58Y76         LUT4 (Prop_lut4_I3_O)        0.124     7.996 r  nolabel_line37/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         6.135    14.131    nolabel_line37/current_clk_cycles[0]_i_1_n_0
    SLICE_X62Y35         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.514     4.855    nolabel_line37/clk_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line37/current_clk_cycles_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.131ns  (logic 1.565ns (11.077%)  route 12.566ns (88.923%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=66, routed)          6.430     7.872    nolabel_line37/reset_IBUF
    SLICE_X58Y76         LUT4 (Prop_lut4_I3_O)        0.124     7.996 r  nolabel_line37/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         6.135    14.131    nolabel_line37/current_clk_cycles[0]_i_1_n_0
    SLICE_X62Y35         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.514     4.855    nolabel_line37/clk_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  nolabel_line37/current_clk_cycles_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            nolabel_line27/nolabel_line13/rxshiftreg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.610ns  (logic 0.224ns (13.933%)  route 1.385ns (86.067%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rx_IBUF_inst/O
                         net (fo=4, routed)           1.385     1.610    nolabel_line27/nolabel_line13/rx_IBUF
    SLICE_X50Y76         FDRE                                         r  nolabel_line27/nolabel_line13/rxshiftreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.819     1.947    nolabel_line27/nolabel_line13/clk_IBUF_BUFG
    SLICE_X50Y76         FDRE                                         r  nolabel_line27/nolabel_line13/rxshiftreg_reg[9]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            nolabel_line27/nolabel_line13/nextstate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.887ns  (logic 0.267ns (14.164%)  route 1.620ns (85.836%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rx_IBUF_inst/O
                         net (fo=4, routed)           1.620     1.844    nolabel_line27/nolabel_line13/rx_IBUF
    SLICE_X54Y77         LUT3 (Prop_lut3_I2_O)        0.043     1.887 r  nolabel_line27/nolabel_line13/nextstate_i_1/O
                         net (fo=1, routed)           0.000     1.887    nolabel_line27/nolabel_line13/nextstate_0
    SLICE_X54Y77         FDRE                                         r  nolabel_line27/nolabel_line13/nextstate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.821     1.949    nolabel_line27/nolabel_line13/clk_IBUF_BUFG
    SLICE_X54Y77         FDRE                                         r  nolabel_line27/nolabel_line13/nextstate_reg/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            nolabel_line27/nolabel_line13/clear_bitcounter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.889ns  (logic 0.269ns (14.255%)  route 1.620ns (85.745%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rx_IBUF_inst/O
                         net (fo=4, routed)           1.620     1.844    nolabel_line27/nolabel_line13/rx_IBUF
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.045     1.889 r  nolabel_line27/nolabel_line13/clear_bitcounter_i_1/O
                         net (fo=1, routed)           0.000     1.889    nolabel_line27/nolabel_line13/clear_bitcounter_i_1_n_0
    SLICE_X54Y77         FDRE                                         r  nolabel_line27/nolabel_line13/clear_bitcounter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.821     1.949    nolabel_line27/nolabel_line13/clk_IBUF_BUFG
    SLICE_X54Y77         FDRE                                         r  nolabel_line27/nolabel_line13/clear_bitcounter_reg/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            nolabel_line27/nolabel_line13/clear_samplecounter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.889ns  (logic 0.269ns (14.255%)  route 1.620ns (85.745%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rx_IBUF_inst/O
                         net (fo=4, routed)           1.620     1.844    nolabel_line27/nolabel_line13/rx_IBUF
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.045     1.889 r  nolabel_line27/nolabel_line13/clear_samplecounter_i_1/O
                         net (fo=1, routed)           0.000     1.889    nolabel_line27/nolabel_line13/clear_samplecounter_i_1_n_0
    SLICE_X54Y77         FDRE                                         r  nolabel_line27/nolabel_line13/clear_samplecounter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.821     1.949    nolabel_line27/nolabel_line13/clk_IBUF_BUFG
    SLICE_X54Y77         FDRE                                         r  nolabel_line27/nolabel_line13/clear_samplecounter_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line27/y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.071ns  (logic 0.210ns (10.118%)  route 1.861ns (89.882%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=66, routed)          1.861     2.071    nolabel_line27/reset_IBUF
    SLICE_X51Y70         FDRE                                         r  nolabel_line27/y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.823     1.951    nolabel_line27/clk_IBUF_BUFG
    SLICE_X51Y70         FDRE                                         r  nolabel_line27/y_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line27/y_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.164ns  (logic 0.210ns (9.682%)  route 1.954ns (90.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=66, routed)          1.954     2.164    nolabel_line27/reset_IBUF
    SLICE_X52Y71         FDSE                                         r  nolabel_line27/y_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.822     1.950    nolabel_line27/clk_IBUF_BUFG
    SLICE_X52Y71         FDSE                                         r  nolabel_line27/y_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line27/y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.164ns  (logic 0.210ns (9.682%)  route 1.954ns (90.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=66, routed)          1.954     2.164    nolabel_line27/reset_IBUF
    SLICE_X53Y71         FDRE                                         r  nolabel_line27/y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.822     1.950    nolabel_line27/clk_IBUF_BUFG
    SLICE_X53Y71         FDRE                                         r  nolabel_line27/y_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line27/y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.164ns  (logic 0.210ns (9.682%)  route 1.954ns (90.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=66, routed)          1.954     2.164    nolabel_line27/reset_IBUF
    SLICE_X52Y71         FDRE                                         r  nolabel_line27/y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.822     1.950    nolabel_line27/clk_IBUF_BUFG
    SLICE_X52Y71         FDRE                                         r  nolabel_line27/y_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line27/x_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.202ns  (logic 0.210ns (9.513%)  route 1.993ns (90.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=66, routed)          1.993     2.202    nolabel_line27/reset_IBUF
    SLICE_X55Y74         FDSE                                         r  nolabel_line27/x_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.818     1.946    nolabel_line27/clk_IBUF_BUFG
    SLICE_X55Y74         FDSE                                         r  nolabel_line27/x_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line27/x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.202ns  (logic 0.210ns (9.513%)  route 1.993ns (90.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=66, routed)          1.993     2.202    nolabel_line27/reset_IBUF
    SLICE_X54Y74         FDRE                                         r  nolabel_line27/x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.818     1.946    nolabel_line27/clk_IBUF_BUFG
    SLICE_X54Y74         FDRE                                         r  nolabel_line27/x_reg[2]/C





