ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"cyPm.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.bss
  20              		.align	2
  21              	cyPmBackup:
  22 0000 00000000 		.space	47
  22      00000000 
  22      00000000 
  22      00000000 
  22      00000000 
  23 002f 00       		.align	2
  24              	cyPmClockBackup:
  25 0030 00000000 		.space	18
  25      00000000 
  25      00000000 
  25      00000000 
  25      0000
  26              		.section	.rodata
  27              		.align	2
  28              		.type	cyPmImoFreqReg2Mhz, %object
  29              		.size	cyPmImoFreqReg2Mhz, 7
  30              	cyPmImoFreqReg2Mhz:
  31 0000 0C       		.byte	12
  32 0001 06       		.byte	6
  33 0002 18       		.byte	24
  34 0003 03       		.byte	3
  35 0004 30       		.byte	48
  36 0005 3E       		.byte	62
  37 0006 4A       		.byte	74
  38              		.section	.text.CyPmSaveClocks,"ax",%progbits
  39              		.align	2
  40              		.global	CyPmSaveClocks
  41              		.thumb
  42              		.thumb_func
  43              		.type	CyPmSaveClocks, %function
  44              	CyPmSaveClocks:
  45              	.LFB0:
  46              		.file 1 "Generated_Source\\PSoC5\\cyPm.c"
   1:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
   2:Generated_Source\PSoC5/cyPm.c **** * File Name: cyPm.c
   3:Generated_Source\PSoC5/cyPm.c **** * Version 4.20
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 2


   4:Generated_Source\PSoC5/cyPm.c **** *
   5:Generated_Source\PSoC5/cyPm.c **** * Description:
   6:Generated_Source\PSoC5/cyPm.c **** *  Provides an API for the power management.
   7:Generated_Source\PSoC5/cyPm.c **** *
   8:Generated_Source\PSoC5/cyPm.c **** * Note:
   9:Generated_Source\PSoC5/cyPm.c **** *  Documentation of the API's in this file is located in the
  10:Generated_Source\PSoC5/cyPm.c **** *  System Reference Guide provided with PSoC Creator.
  11:Generated_Source\PSoC5/cyPm.c **** *
  12:Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
  13:Generated_Source\PSoC5/cyPm.c **** * Copyright 2008-2014, Cypress Semiconductor Corporation.  All rights reserved.
  14:Generated_Source\PSoC5/cyPm.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:Generated_Source\PSoC5/cyPm.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:Generated_Source\PSoC5/cyPm.c **** * the software package with which this file was provided.
  17:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  18:Generated_Source\PSoC5/cyPm.c **** 
  19:Generated_Source\PSoC5/cyPm.c **** #include "cyPm.h"
  20:Generated_Source\PSoC5/cyPm.c **** 
  21:Generated_Source\PSoC5/cyPm.c **** 
  22:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************
  23:Generated_Source\PSoC5/cyPm.c **** * Place your includes, defines, and code here. Do not use the merge
  24:Generated_Source\PSoC5/cyPm.c **** * region below unless any component datasheet suggests doing so.
  25:Generated_Source\PSoC5/cyPm.c **** *******************************************************************/
  26:Generated_Source\PSoC5/cyPm.c **** /* `#START CY_PM_HEADER_INCLUDE` */
  27:Generated_Source\PSoC5/cyPm.c **** 
  28:Generated_Source\PSoC5/cyPm.c **** /* `#END` */
  29:Generated_Source\PSoC5/cyPm.c **** 
  30:Generated_Source\PSoC5/cyPm.c **** 
  31:Generated_Source\PSoC5/cyPm.c **** static CY_PM_BACKUP_STRUCT          cyPmBackup;
  32:Generated_Source\PSoC5/cyPm.c **** static CY_PM_CLOCK_BACKUP_STRUCT    cyPmClockBackup;
  33:Generated_Source\PSoC5/cyPm.c **** 
  34:Generated_Source\PSoC5/cyPm.c **** /* Convertion table between register's values and frequency in MHz  */
  35:Generated_Source\PSoC5/cyPm.c **** static const uint8 CYCODE cyPmImoFreqReg2Mhz[7u] = {12u, 6u, 24u, 3u, 48u, 62u, 74u};
  36:Generated_Source\PSoC5/cyPm.c **** 
  37:Generated_Source\PSoC5/cyPm.c **** /* Function Prototypes */
  38:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void);
  39:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) ;
  40:Generated_Source\PSoC5/cyPm.c **** 
  41:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) ;
  42:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) ;
  43:Generated_Source\PSoC5/cyPm.c **** 
  44:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) ;
  45:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) ;
  46:Generated_Source\PSoC5/cyPm.c **** 
  47:Generated_Source\PSoC5/cyPm.c **** 
  48:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
  49:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSaveClocks
  50:Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
  51:Generated_Source\PSoC5/cyPm.c **** *
  52:Generated_Source\PSoC5/cyPm.c **** * Summary:
  53:Generated_Source\PSoC5/cyPm.c **** *  This function is called in preparation for entering sleep or hibernate low
  54:Generated_Source\PSoC5/cyPm.c **** *  power modes. Saves all the states of the clocking system that do not persist
  55:Generated_Source\PSoC5/cyPm.c **** *  during sleep/hibernate or that need to be altered in preparation for
  56:Generated_Source\PSoC5/cyPm.c **** *  sleep/hibernate. Shutdowns all the digital and analog clock dividers for the
  57:Generated_Source\PSoC5/cyPm.c **** *  active power mode configuration.
  58:Generated_Source\PSoC5/cyPm.c **** *
  59:Generated_Source\PSoC5/cyPm.c **** *  Switches the master clock over to the IMO and shuts down the PLL and MHz
  60:Generated_Source\PSoC5/cyPm.c **** *  Crystal. The IMO frequency is set to either 12 MHz or 48 MHz to match the
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 3


  61:Generated_Source\PSoC5/cyPm.c **** *  Design-Wide Resources System Editor "Enable Fast IMO During Startup" setting.
  62:Generated_Source\PSoC5/cyPm.c **** *  The ILO and 32 KHz oscillators are not impacted. The current Flash wait state
  63:Generated_Source\PSoC5/cyPm.c **** *  setting is saved and the Flash wait state setting is set for the current IMO
  64:Generated_Source\PSoC5/cyPm.c **** *  speed.
  65:Generated_Source\PSoC5/cyPm.c **** *
  66:Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
  67:Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
  68:Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
  69:Generated_Source\PSoC5/cyPm.c **** *
  70:Generated_Source\PSoC5/cyPm.c **** * Parameters:
  71:Generated_Source\PSoC5/cyPm.c **** *  None
  72:Generated_Source\PSoC5/cyPm.c **** *
  73:Generated_Source\PSoC5/cyPm.c **** * Return:
  74:Generated_Source\PSoC5/cyPm.c **** *  None
  75:Generated_Source\PSoC5/cyPm.c **** *
  76:Generated_Source\PSoC5/cyPm.c **** * Side Effects:
  77:Generated_Source\PSoC5/cyPm.c **** *  All peripheral clocks are going to be off after this API method call.
  78:Generated_Source\PSoC5/cyPm.c **** *
  79:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  80:Generated_Source\PSoC5/cyPm.c **** void CyPmSaveClocks(void) 
  81:Generated_Source\PSoC5/cyPm.c **** {
  47              		.loc 1 81 0
  48              		.cfi_startproc
  49              		@ args = 0, pretend = 0, frame = 0
  50              		@ frame_needed = 1, uses_anonymous_args = 0
  51 0000 80B5     		push	{r7, lr}
  52              		.cfi_def_cfa_offset 8
  53              		.cfi_offset 7, -8
  54              		.cfi_offset 14, -4
  55 0002 00AF     		add	r7, sp, #0
  56              		.cfi_def_cfa_register 7
  82:Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - save enable state and disable them all */
  83:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkA = CY_PM_ACT_CFG1_REG & CY_PM_ACT_EN_CLK_A_MASK;
  57              		.loc 1 83 0
  58 0004 924B     		ldr	r3, .L28
  59 0006 1B78     		ldrb	r3, [r3]
  60 0008 DBB2     		uxtb	r3, r3
  61 000a 03F00F03 		and	r3, r3, #15
  62 000e DAB2     		uxtb	r2, r3
  63 0010 904B     		ldr	r3, .L28+4
  64 0012 1A70     		strb	r2, [r3]
  84:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkD = CY_PM_ACT_CFG2_REG;
  65              		.loc 1 84 0
  66 0014 904B     		ldr	r3, .L28+8
  67 0016 1B78     		ldrb	r3, [r3]
  68 0018 DAB2     		uxtb	r2, r3
  69 001a 8E4B     		ldr	r3, .L28+4
  70 001c 5A70     		strb	r2, [r3, #1]
  85:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_A_MASK));
  71              		.loc 1 85 0
  72 001e 8C4A     		ldr	r2, .L28
  73 0020 8B4B     		ldr	r3, .L28
  74 0022 1B78     		ldrb	r3, [r3]
  75 0024 DBB2     		uxtb	r3, r3
  76 0026 23F00F03 		bic	r3, r3, #15
  77 002a DBB2     		uxtb	r3, r3
  78 002c 1370     		strb	r3, [r2]
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 4


  86:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_D_MASK));
  79              		.loc 1 86 0
  80 002e 8A4B     		ldr	r3, .L28+8
  81 0030 1B78     		ldrb	r3, [r3]
  82 0032 894B     		ldr	r3, .L28+8
  83 0034 0022     		movs	r2, #0
  84 0036 1A70     		strb	r2, [r3]
  87:Generated_Source\PSoC5/cyPm.c **** 
  88:Generated_Source\PSoC5/cyPm.c ****     /* Save current flash wait cycles and set the maximum value */
  89:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.flashWaitCycles = CY_PM_CACHE_CR_CYCLES_MASK & CY_PM_CACHE_CR_REG;
  85              		.loc 1 89 0
  86 0038 884B     		ldr	r3, .L28+12
  87 003a 1B78     		ldrb	r3, [r3]
  88 003c DBB2     		uxtb	r3, r3
  89 003e 23F03F03 		bic	r3, r3, #63
  90 0042 DAB2     		uxtb	r2, r3
  91 0044 834B     		ldr	r3, .L28+4
  92 0046 5A71     		strb	r2, [r3, #5]
  90:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
  93              		.loc 1 90 0
  94 0048 3720     		movs	r0, #55
  95 004a FFF7FEFF 		bl	CyFlash_SetWaitCycles
  91:Generated_Source\PSoC5/cyPm.c **** 
  92:Generated_Source\PSoC5/cyPm.c ****     /* IMO - save current IMO MHz OSC frequency and USB mode is on bit */
  93:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
  96              		.loc 1 93 0
  97 004e 844B     		ldr	r3, .L28+16
  98 0050 1B78     		ldrb	r3, [r3]
  99 0052 DBB2     		uxtb	r3, r3
 100 0054 03F00703 		and	r3, r3, #7
 101 0058 DAB2     		uxtb	r2, r3
 102 005a 7E4B     		ldr	r3, .L28+4
 103 005c DA70     		strb	r2, [r3, #3]
  94:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoUsbClk = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_USB;
 104              		.loc 1 94 0
 105 005e 804B     		ldr	r3, .L28+16
 106 0060 1B78     		ldrb	r3, [r3]
 107 0062 DBB2     		uxtb	r3, r3
 108 0064 03F04003 		and	r3, r3, #64
 109 0068 DAB2     		uxtb	r2, r3
 110 006a 7A4B     		ldr	r3, .L28+4
 111 006c 1A71     		strb	r2, [r3, #4]
  95:Generated_Source\PSoC5/cyPm.c **** 
  96:Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - save enable state */
  97:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 112              		.loc 1 97 0
 113 006e 7C4B     		ldr	r3, .L28+16
 114 0070 1B78     		ldrb	r3, [r3]
 115 0072 DBB2     		uxtb	r3, r3
 116 0074 03F01003 		and	r3, r3, #16
 117 0078 002B     		cmp	r3, #0
 118 007a 03D0     		beq	.L2
  98:Generated_Source\PSoC5/cyPm.c ****     {
  99:Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler enabled - save and disable */
 100:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_ENABLED;
 119              		.loc 1 100 0
 120 007c 754B     		ldr	r3, .L28+4
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 5


 121 007e 0122     		movs	r2, #1
 122 0080 5A72     		strb	r2, [r3, #9]
 123 0082 02E0     		b	.L3
 124              	.L2:
 101:Generated_Source\PSoC5/cyPm.c ****     }
 102:Generated_Source\PSoC5/cyPm.c ****     else
 103:Generated_Source\PSoC5/cyPm.c ****     {
 104:Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler disabled */
 105:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_DISABLED;
 125              		.loc 1 105 0
 126 0084 734B     		ldr	r3, .L28+4
 127 0086 0022     		movs	r2, #0
 128 0088 5A72     		strb	r2, [r3, #9]
 129              	.L3:
 106:Generated_Source\PSoC5/cyPm.c ****     }
 107:Generated_Source\PSoC5/cyPm.c **** 
 108:Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save source */
 109:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.masterClkSrc = CY_PM_CLKDIST_MSTR1_REG & CY_PM_MASTER_CLK_SRC_MASK;
 130              		.loc 1 109 0
 131 008a 764B     		ldr	r3, .L28+20
 132 008c 1B78     		ldrb	r3, [r3]
 133 008e DBB2     		uxtb	r3, r3
 134 0090 03F00303 		and	r3, r3, #3
 135 0094 DAB2     		uxtb	r2, r3
 136 0096 6F4B     		ldr	r3, .L28+4
 137 0098 9A70     		strb	r2, [r3, #2]
 110:Generated_Source\PSoC5/cyPm.c **** 
 111:Generated_Source\PSoC5/cyPm.c ****     /* Switch Master clock's source from PLL's output to PLL's source */
 112:Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_PLL == cyPmClockBackup.masterClkSrc)
 138              		.loc 1 112 0
 139 009a 6E4B     		ldr	r3, .L28+4
 140 009c 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 141 009e 012B     		cmp	r3, #1
 142 00a0 1CD1     		bne	.L4
 113:Generated_Source\PSoC5/cyPm.c ****     {
 114:Generated_Source\PSoC5/cyPm.c ****         switch (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_PLL_SRC_MASK)
 143              		.loc 1 114 0
 144 00a2 4FF04023 		mov	r3, #1073758208
 145 00a6 1B78     		ldrb	r3, [r3]
 146 00a8 DBB2     		uxtb	r3, r3
 147 00aa 03F00303 		and	r3, r3, #3
 148 00ae 012B     		cmp	r3, #1
 149 00b0 08D0     		beq	.L6
 150 00b2 012B     		cmp	r3, #1
 151 00b4 02D3     		bcc	.L7
 152 00b6 022B     		cmp	r3, #2
 153 00b8 08D0     		beq	.L8
 154 00ba 0BE0     		b	.L26
 155              	.L7:
 115:Generated_Source\PSoC5/cyPm.c ****         {
 116:Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_IMO:
 117:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 156              		.loc 1 117 0
 157 00bc 0020     		movs	r0, #0
 158 00be FFF7FEFF 		bl	CyMasterClk_SetSource
 118:Generated_Source\PSoC5/cyPm.c ****             break;
 159              		.loc 1 118 0
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 6


 160 00c2 0BE0     		b	.L4
 161              	.L6:
 119:Generated_Source\PSoC5/cyPm.c **** 
 120:Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_XTAL:
 121:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_XTAL);
 162              		.loc 1 121 0
 163 00c4 0220     		movs	r0, #2
 164 00c6 FFF7FEFF 		bl	CyMasterClk_SetSource
 122:Generated_Source\PSoC5/cyPm.c ****             break;
 165              		.loc 1 122 0
 166 00ca 07E0     		b	.L4
 167              	.L8:
 123:Generated_Source\PSoC5/cyPm.c **** 
 124:Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_DSI:
 125:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_DSI);
 168              		.loc 1 125 0
 169 00cc 0320     		movs	r0, #3
 170 00ce FFF7FEFF 		bl	CyMasterClk_SetSource
 126:Generated_Source\PSoC5/cyPm.c ****             break;
 171              		.loc 1 126 0
 172 00d2 03E0     		b	.L4
 173              	.L26:
 127:Generated_Source\PSoC5/cyPm.c **** 
 128:Generated_Source\PSoC5/cyPm.c ****         default:
 129:Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u != 0u);
 174              		.loc 1 129 0
 175 00d4 0020     		movs	r0, #0
 176 00d6 FFF7FEFF 		bl	CyHalt
 130:Generated_Source\PSoC5/cyPm.c ****             break;
 177              		.loc 1 130 0
 178 00da 00BF     		nop
 179              	.L4:
 131:Generated_Source\PSoC5/cyPm.c ****         }
 132:Generated_Source\PSoC5/cyPm.c ****     }
 133:Generated_Source\PSoC5/cyPm.c **** 
 134:Generated_Source\PSoC5/cyPm.c ****     /* PLL - check enable state, disable if needed */
 135:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_PLL_CFG0_REG & CY_PM_PLL_CFG0_ENABLE))
 180              		.loc 1 135 0
 181 00dc 624B     		ldr	r3, .L28+24
 182 00de 1B78     		ldrb	r3, [r3]
 183 00e0 DBB2     		uxtb	r3, r3
 184 00e2 03F00103 		and	r3, r3, #1
 185 00e6 002B     		cmp	r3, #0
 186 00e8 05D0     		beq	.L9
 136:Generated_Source\PSoC5/cyPm.c ****     {
 137:Generated_Source\PSoC5/cyPm.c ****         /* PLL is enabled - save state and disable */
 138:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_ENABLED;
 187              		.loc 1 138 0
 188 00ea 5A4B     		ldr	r3, .L28+4
 189 00ec 0122     		movs	r2, #1
 190 00ee 9A73     		strb	r2, [r3, #14]
 139:Generated_Source\PSoC5/cyPm.c ****         CyPLL_OUT_Stop();
 191              		.loc 1 139 0
 192 00f0 FFF7FEFF 		bl	CyPLL_OUT_Stop
 193 00f4 02E0     		b	.L10
 194              	.L9:
 140:Generated_Source\PSoC5/cyPm.c ****     }
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 7


 141:Generated_Source\PSoC5/cyPm.c ****     else
 142:Generated_Source\PSoC5/cyPm.c ****     {
 143:Generated_Source\PSoC5/cyPm.c ****         /* PLL is disabled - save state */
 144:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_DISABLED;
 195              		.loc 1 144 0
 196 00f6 574B     		ldr	r3, .L28+4
 197 00f8 0022     		movs	r2, #0
 198 00fa 9A73     		strb	r2, [r3, #14]
 199              	.L10:
 145:Generated_Source\PSoC5/cyPm.c ****     }
 146:Generated_Source\PSoC5/cyPm.c **** 
 147:Generated_Source\PSoC5/cyPm.c ****     /* IMO - set appropriate frequency for LPM */
 148:Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetFreq(CY_PM_IMO_FREQ_LPM);
 200              		.loc 1 148 0
 201 00fc 0220     		movs	r0, #2
 202 00fe FFF7FEFF 		bl	CyIMO_SetFreq
 149:Generated_Source\PSoC5/cyPm.c **** 
 150:Generated_Source\PSoC5/cyPm.c ****     /* IMO - save enable state and enable without wait to settle */
 151:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG))
 203              		.loc 1 151 0
 204 0102 5A4B     		ldr	r3, .L28+28
 205 0104 1B78     		ldrb	r3, [r3]
 206 0106 DBB2     		uxtb	r3, r3
 207 0108 03F01003 		and	r3, r3, #16
 208 010c DBB2     		uxtb	r3, r3
 209 010e 002B     		cmp	r3, #0
 210 0110 03D0     		beq	.L11
 152:Generated_Source\PSoC5/cyPm.c ****     {
 153:Generated_Source\PSoC5/cyPm.c ****         /* IMO - save enabled state */
 154:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_ENABLED;
 211              		.loc 1 154 0
 212 0112 504B     		ldr	r3, .L28+4
 213 0114 0122     		movs	r2, #1
 214 0116 9A71     		strb	r2, [r3, #6]
 215 0118 08E0     		b	.L12
 216              	.L11:
 155:Generated_Source\PSoC5/cyPm.c ****     }
 156:Generated_Source\PSoC5/cyPm.c ****     else
 157:Generated_Source\PSoC5/cyPm.c ****     {
 158:Generated_Source\PSoC5/cyPm.c ****         /* IMO - save disabled state */
 159:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_DISABLED;
 217              		.loc 1 159 0
 218 011a 4E4B     		ldr	r3, .L28+4
 219 011c 0022     		movs	r2, #0
 220 011e 9A71     		strb	r2, [r3, #6]
 160:Generated_Source\PSoC5/cyPm.c **** 
 161:Generated_Source\PSoC5/cyPm.c ****         /* Enable the IMO. Use software delay instead of the FTW-based inside */
 162:Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 221              		.loc 1 162 0
 222 0120 0020     		movs	r0, #0
 223 0122 FFF7FEFF 		bl	CyIMO_Start
 163:Generated_Source\PSoC5/cyPm.c **** 
 164:Generated_Source\PSoC5/cyPm.c ****         /* Settling time of the IMO is of the order of less than 6us */
 165:Generated_Source\PSoC5/cyPm.c ****         CyDelayUs(6u);
 224              		.loc 1 165 0
 225 0126 0620     		movs	r0, #6
 226 0128 FFF7FEFF 		bl	CyDelayUs
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 8


 227              	.L12:
 166:Generated_Source\PSoC5/cyPm.c ****     }
 167:Generated_Source\PSoC5/cyPm.c **** 
 168:Generated_Source\PSoC5/cyPm.c ****     /* IMO - save the current IMOCLK source and set to IMO if not yet */
 169:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_XCLKEN))
 228              		.loc 1 169 0
 229 012c 4C4B     		ldr	r3, .L28+16
 230 012e 1B78     		ldrb	r3, [r3]
 231 0130 DBB2     		uxtb	r3, r3
 232 0132 03F02003 		and	r3, r3, #32
 233 0136 002B     		cmp	r3, #0
 234 0138 10D0     		beq	.L13
 170:Generated_Source\PSoC5/cyPm.c ****     {
 171:Generated_Source\PSoC5/cyPm.c ****         /* DSI or XTAL CLK */
 172:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc =
 173:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 235              		.loc 1 173 0
 236 013a 4FF04023 		mov	r3, #1073758208
 237 013e 1B78     		ldrb	r3, [r3]
 238 0140 DBB2     		uxtb	r3, r3
 239 0142 03F04003 		and	r3, r3, #64
 172:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 240              		.loc 1 172 0
 241 0146 002B     		cmp	r3, #0
 242 0148 01D1     		bne	.L14
 172:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 243              		.loc 1 172 0 is_stmt 0 discriminator 1
 244 014a 0222     		movs	r2, #2
 245 014c 00E0     		b	.L15
 246              	.L14:
 172:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 247              		.loc 1 172 0 discriminator 2
 248 014e 0122     		movs	r2, #1
 249              	.L15:
 172:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 250              		.loc 1 172 0 discriminator 4
 251 0150 404B     		ldr	r3, .L28+4
 252 0152 DA71     		strb	r2, [r3, #7]
 174:Generated_Source\PSoC5/cyPm.c **** 
 175:Generated_Source\PSoC5/cyPm.c ****         /* IMO -  set IMOCLK source to IMO */
 176:Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetSource(CY_IMO_SOURCE_IMO);
 253              		.loc 1 176 0 is_stmt 1 discriminator 4
 254 0154 0020     		movs	r0, #0
 255 0156 FFF7FEFF 		bl	CyIMO_SetSource
 256 015a 02E0     		b	.L16
 257              	.L13:
 177:Generated_Source\PSoC5/cyPm.c ****     }
 178:Generated_Source\PSoC5/cyPm.c ****     else
 179:Generated_Source\PSoC5/cyPm.c ****     {
 180:Generated_Source\PSoC5/cyPm.c ****         /* IMO */
 181:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc = CY_IMO_SOURCE_IMO;
 258              		.loc 1 181 0
 259 015c 3D4B     		ldr	r3, .L28+4
 260 015e 0022     		movs	r2, #0
 261 0160 DA71     		strb	r2, [r3, #7]
 262              	.L16:
 182:Generated_Source\PSoC5/cyPm.c ****     }
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 9


 183:Generated_Source\PSoC5/cyPm.c **** 
 184:Generated_Source\PSoC5/cyPm.c ****     /* Save clk_imo source */
 185:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkImoSrc = CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK;
 263              		.loc 1 185 0
 264 0162 4FF04023 		mov	r3, #1073758208
 265 0166 1B78     		ldrb	r3, [r3]
 266 0168 DBB2     		uxtb	r3, r3
 267 016a 03F03003 		and	r3, r3, #48
 268 016e DAB2     		uxtb	r2, r3
 269 0170 384B     		ldr	r3, .L28+4
 270 0172 1A72     		strb	r2, [r3, #8]
 186:Generated_Source\PSoC5/cyPm.c **** 
 187:Generated_Source\PSoC5/cyPm.c ****     /* If IMOCLK2X or SPC OSC is source for clk_imo, set it to IMOCLK */
 188:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_CLKDIST_IMO_OUT_IMO != cyPmClockBackup.clkImoSrc)
 271              		.loc 1 188 0
 272 0174 374B     		ldr	r3, .L28+4
 273 0176 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 274 0178 002B     		cmp	r3, #0
 275 017a 09D0     		beq	.L17
 189:Generated_Source\PSoC5/cyPm.c ****     {
 190:Generated_Source\PSoC5/cyPm.c ****         /* Set IMOCLK to source for clk_imo */
 191:Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 276              		.loc 1 191 0
 277 017c 4FF04022 		mov	r2, #1073758208
 278 0180 4FF04023 		mov	r3, #1073758208
 279 0184 1B78     		ldrb	r3, [r3]
 280 0186 DBB2     		uxtb	r3, r3
 281 0188 23F03003 		bic	r3, r3, #48
 282 018c DBB2     		uxtb	r3, r3
 283 018e 1370     		strb	r3, [r2]
 284              	.L17:
 192:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_CLKDIST_IMO_OUT_IMO;
 193:Generated_Source\PSoC5/cyPm.c ****     }    /* Need to change nothing if IMOCLK is source clk_imo */
 194:Generated_Source\PSoC5/cyPm.c **** 
 195:Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - disable it (saved above) */
 196:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 285              		.loc 1 196 0
 286 0190 334B     		ldr	r3, .L28+16
 287 0192 1B78     		ldrb	r3, [r3]
 288 0194 DBB2     		uxtb	r3, r3
 289 0196 03F01003 		and	r3, r3, #16
 290 019a 002B     		cmp	r3, #0
 291 019c 01D0     		beq	.L18
 197:Generated_Source\PSoC5/cyPm.c ****     {
 198:Generated_Source\PSoC5/cyPm.c ****         CyIMO_DisableDoubler();
 292              		.loc 1 198 0
 293 019e FFF7FEFF 		bl	CyIMO_DisableDoubler
 294              	.L18:
 199:Generated_Source\PSoC5/cyPm.c ****     }
 200:Generated_Source\PSoC5/cyPm.c **** 
 201:Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save divider and set it to divide-by-one (if no yet) */
 202:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkSyncDiv = CY_PM_CLKDIST_MSTR0_REG;
 295              		.loc 1 202 0
 296 01a2 334B     		ldr	r3, .L28+32
 297 01a4 1B78     		ldrb	r3, [r3]
 298 01a6 DAB2     		uxtb	r2, r3
 299 01a8 2A4B     		ldr	r3, .L28+4
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 10


 300 01aa 9A72     		strb	r2, [r3, #10]
 203:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DIV_BY_ONE != cyPmClockBackup.clkSyncDiv)
 301              		.loc 1 203 0
 302 01ac 294B     		ldr	r3, .L28+4
 303 01ae 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 304 01b0 002B     		cmp	r3, #0
 305 01b2 02D0     		beq	.L19
 204:Generated_Source\PSoC5/cyPm.c ****     {
 205:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetDivider(CY_PM_DIV_BY_ONE);
 306              		.loc 1 205 0
 307 01b4 0020     		movs	r0, #0
 308 01b6 FFF7FEFF 		bl	CyMasterClk_SetDivider
 309              	.L19:
 206:Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock divider is 1 */
 207:Generated_Source\PSoC5/cyPm.c **** 
 208:Generated_Source\PSoC5/cyPm.c ****     /* Master clock source - set it to IMO if not yet. */
 209:Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_IMO != cyPmClockBackup.masterClkSrc)
 310              		.loc 1 209 0
 311 01ba 264B     		ldr	r3, .L28+4
 312 01bc 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 313 01be 002B     		cmp	r3, #0
 314 01c0 02D0     		beq	.L20
 210:Generated_Source\PSoC5/cyPm.c ****     {
 211:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 315              		.loc 1 211 0
 316 01c2 0020     		movs	r0, #0
 317 01c4 FFF7FEFF 		bl	CyMasterClk_SetSource
 318              	.L20:
 212:Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock source is IMO */
 213:Generated_Source\PSoC5/cyPm.c **** 
 214:Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - save divider and set it, if needed, to divide-by-one */
 215:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv = (uint16) ((uint16) CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 319              		.loc 1 215 0
 320 01c8 2A4B     		ldr	r3, .L28+36
 321 01ca 1B78     		ldrb	r3, [r3]
 322 01cc DBB2     		uxtb	r3, r3
 323 01ce 9BB2     		uxth	r3, r3
 324 01d0 1B02     		lsls	r3, r3, #8
 325 01d2 9AB2     		uxth	r2, r3
 326 01d4 1F4B     		ldr	r3, .L28+4
 327 01d6 9A81     		strh	r2, [r3, #12]	@ movhi
 216:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv |= CY_PM_CLK_BUS_LSB_DIV_REG;
 328              		.loc 1 216 0
 329 01d8 274B     		ldr	r3, .L28+40
 330 01da 1B78     		ldrb	r3, [r3]
 331 01dc D9B2     		uxtb	r1, r3
 332 01de 1D4B     		ldr	r3, .L28+4
 333 01e0 9A89     		ldrh	r2, [r3, #12]
 334 01e2 8BB2     		uxth	r3, r1
 335 01e4 1343     		orrs	r3, r3, r2
 336 01e6 9AB2     		uxth	r2, r3
 337 01e8 1A4B     		ldr	r3, .L28+4
 338 01ea 9A81     		strh	r2, [r3, #12]	@ movhi
 217:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_BUS_CLK_DIV_BY_ONE != cyPmClockBackup.clkBusDiv)
 339              		.loc 1 217 0
 340 01ec 194B     		ldr	r3, .L28+4
 341 01ee 9B89     		ldrh	r3, [r3, #12]
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 11


 342 01f0 002B     		cmp	r3, #0
 343 01f2 02D0     		beq	.L21
 218:Generated_Source\PSoC5/cyPm.c ****     {
 219:Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(CY_PM_BUS_CLK_DIV_BY_ONE);
 344              		.loc 1 219 0
 345 01f4 0020     		movs	r0, #0
 346 01f6 FFF7FEFF 		bl	CyBusClk_SetDivider
 347              	.L21:
 220:Generated_Source\PSoC5/cyPm.c ****     }    /* Do nothing if saved and actual values are equal */
 221:Generated_Source\PSoC5/cyPm.c **** 
 222:Generated_Source\PSoC5/cyPm.c ****     /* Set number of wait cycles for flash according to CPU frequency in MHz */
 223:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles((uint8)CY_PM_GET_CPU_FREQ_MHZ);
 348              		.loc 1 223 0
 349 01fa 194B     		ldr	r3, .L28+16
 350 01fc 1B78     		ldrb	r3, [r3]
 351 01fe DBB2     		uxtb	r3, r3
 352 0200 03F00703 		and	r3, r3, #7
 353 0204 1D4A     		ldr	r2, .L28+44
 354 0206 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 355 0208 1846     		mov	r0, r3
 356 020a FFF7FEFF 		bl	CyFlash_SetWaitCycles
 224:Generated_Source\PSoC5/cyPm.c **** 
 225:Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO - check enable state and disable if needed */
 226:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_ENABLE))
 357              		.loc 1 226 0
 358 020e 1C4B     		ldr	r3, .L28+48
 359 0210 1B78     		ldrb	r3, [r3]
 360 0212 DBB2     		uxtb	r3, r3
 361 0214 03F00103 		and	r3, r3, #1
 362 0218 002B     		cmp	r3, #0
 363 021a 05D0     		beq	.L22
 227:Generated_Source\PSoC5/cyPm.c ****     {
 228:Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is enabled - save state and disable */
 229:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_ENABLED;
 364              		.loc 1 229 0
 365 021c 0D4B     		ldr	r3, .L28+4
 366 021e 0122     		movs	r2, #1
 367 0220 DA73     		strb	r2, [r3, #15]
 230:Generated_Source\PSoC5/cyPm.c ****         CyXTAL_Stop();
 368              		.loc 1 230 0
 369 0222 FFF7FEFF 		bl	CyXTAL_Stop
 370 0226 02E0     		b	.L23
 371              	.L22:
 231:Generated_Source\PSoC5/cyPm.c ****     }
 232:Generated_Source\PSoC5/cyPm.c ****     else
 233:Generated_Source\PSoC5/cyPm.c ****     {
 234:Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is disabled - save state */
 235:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_DISABLED;
 372              		.loc 1 235 0
 373 0228 0A4B     		ldr	r3, .L28+4
 374 022a 0022     		movs	r2, #0
 375 022c DA73     		strb	r2, [r3, #15]
 376              	.L23:
 236:Generated_Source\PSoC5/cyPm.c ****     }
 237:Generated_Source\PSoC5/cyPm.c **** 
 238:Generated_Source\PSoC5/cyPm.c **** 
 239:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 12


 240:Generated_Source\PSoC5/cyPm.c ****     * Save the enable state of delay between the system bus clock and each of the
 241:Generated_Source\PSoC5/cyPm.c ****     * 4 individual analog clocks. This bit non-retention and its value should
 242:Generated_Source\PSoC5/cyPm.c ****     * be restored on wakeup.
 243:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
 244:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_CLKDIST_DELAY_REG & CY_PM_CLKDIST_DELAY_EN))
 377              		.loc 1 244 0
 378 022e 154B     		ldr	r3, .L28+52
 379 0230 1B78     		ldrb	r3, [r3]
 380 0232 DBB2     		uxtb	r3, r3
 381 0234 03F00403 		and	r3, r3, #4
 382 0238 002B     		cmp	r3, #0
 383 023a 03D0     		beq	.L24
 245:Generated_Source\PSoC5/cyPm.c ****     {
 246:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_ENABLED;
 384              		.loc 1 246 0
 385 023c 054B     		ldr	r3, .L28+4
 386 023e 0122     		movs	r2, #1
 387 0240 1A74     		strb	r2, [r3, #16]
 247:Generated_Source\PSoC5/cyPm.c ****     }
 248:Generated_Source\PSoC5/cyPm.c ****     else
 249:Generated_Source\PSoC5/cyPm.c ****     {
 250:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_DISABLED;
 251:Generated_Source\PSoC5/cyPm.c ****     }
 252:Generated_Source\PSoC5/cyPm.c **** }
 388              		.loc 1 252 0
 389 0242 02E0     		b	.L27
 390              	.L24:
 250:Generated_Source\PSoC5/cyPm.c ****     }
 391              		.loc 1 250 0
 392 0244 034B     		ldr	r3, .L28+4
 393 0246 0022     		movs	r2, #0
 394 0248 1A74     		strb	r2, [r3, #16]
 395              	.L27:
 396              		.loc 1 252 0
 397 024a 00BF     		nop
 398 024c 80BD     		pop	{r7, pc}
 399              	.L29:
 400 024e 00BF     		.align	2
 401              	.L28:
 402 0250 A1430040 		.word	1073759137
 403 0254 30000000 		.word	cyPmClockBackup
 404 0258 A2430040 		.word	1073759138
 405 025c 00480040 		.word	1073760256
 406 0260 00420040 		.word	1073758720
 407 0264 05400040 		.word	1073758213
 408 0268 20420040 		.word	1073758752
 409 026c A0430040 		.word	1073759136
 410 0270 04400040 		.word	1073758212
 411 0274 07400040 		.word	1073758215
 412 0278 06400040 		.word	1073758214
 413 027c 00000000 		.word	cyPmImoFreqReg2Mhz
 414 0280 10420040 		.word	1073758736
 415 0284 0B400040 		.word	1073758219
 416              		.cfi_endproc
 417              	.LFE0:
 418              		.size	CyPmSaveClocks, .-CyPmSaveClocks
 419              		.section	.rodata
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 13


 420 0007 00       		.align	2
 421              	.LC0:
 422 0008 02       		.byte	2
 423 0009 01       		.byte	1
 424 000a 03       		.byte	3
 425 000b 00       		.byte	0
 426 000c 04       		.byte	4
 427 000d 05       		.byte	5
 428 000e 06       		.byte	6
 429              		.section	.text.CyPmRestoreClocks,"ax",%progbits
 430              		.align	2
 431              		.global	CyPmRestoreClocks
 432              		.thumb
 433              		.thumb_func
 434              		.type	CyPmRestoreClocks, %function
 435              	CyPmRestoreClocks:
 436              	.LFB1:
 253:Generated_Source\PSoC5/cyPm.c **** 
 254:Generated_Source\PSoC5/cyPm.c **** 
 255:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 256:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmRestoreClocks
 257:Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
 258:Generated_Source\PSoC5/cyPm.c **** *
 259:Generated_Source\PSoC5/cyPm.c **** * Summary:
 260:Generated_Source\PSoC5/cyPm.c **** *  Restores any state that was preserved by the last call to CyPmSaveClocks().
 261:Generated_Source\PSoC5/cyPm.c **** *  The Flash wait state setting is also restored.
 262:Generated_Source\PSoC5/cyPm.c **** *
 263:Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
 264:Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
 265:Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
 266:Generated_Source\PSoC5/cyPm.c **** *
 267:Generated_Source\PSoC5/cyPm.c **** *  PSoC 3 and PSoC 5LP:
 268:Generated_Source\PSoC5/cyPm.c **** *  The merge region could be used to process state when the megahertz crystal is
 269:Generated_Source\PSoC5/cyPm.c **** *  not ready after a hold-off timeout.
 270:Generated_Source\PSoC5/cyPm.c **** *
 271:Generated_Source\PSoC5/cyPm.c **** *  PSoC 5:
 272:Generated_Source\PSoC5/cyPm.c **** *  The 130 ms is given for the megahertz crystal to stabilize. Its readiness is
 273:Generated_Source\PSoC5/cyPm.c **** *  not verified after a hold-off timeout.
 274:Generated_Source\PSoC5/cyPm.c **** *
 275:Generated_Source\PSoC5/cyPm.c **** * Parameters:
 276:Generated_Source\PSoC5/cyPm.c **** *  None
 277:Generated_Source\PSoC5/cyPm.c **** *
 278:Generated_Source\PSoC5/cyPm.c **** * Return:
 279:Generated_Source\PSoC5/cyPm.c **** *  None
 280:Generated_Source\PSoC5/cyPm.c **** *
 281:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 282:Generated_Source\PSoC5/cyPm.c **** void CyPmRestoreClocks(void) 
 283:Generated_Source\PSoC5/cyPm.c **** {
 437              		.loc 1 283 0
 438              		.cfi_startproc
 439              		@ args = 0, pretend = 0, frame = 24
 440              		@ frame_needed = 1, uses_anonymous_args = 0
 441 0000 80B5     		push	{r7, lr}
 442              		.cfi_def_cfa_offset 8
 443              		.cfi_offset 7, -8
 444              		.cfi_offset 14, -4
 445 0002 86B0     		sub	sp, sp, #24
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 14


 446              		.cfi_def_cfa_offset 32
 447 0004 00AF     		add	r7, sp, #0
 448              		.cfi_def_cfa_register 7
 284:Generated_Source\PSoC5/cyPm.c ****     cystatus status = CYRET_TIMEOUT;
 449              		.loc 1 284 0
 450 0006 1023     		movs	r3, #16
 451 0008 3B61     		str	r3, [r7, #16]
 285:Generated_Source\PSoC5/cyPm.c ****     uint16 i;
 286:Generated_Source\PSoC5/cyPm.c ****     uint16 clkBusDivTmp;
 287:Generated_Source\PSoC5/cyPm.c **** 
 288:Generated_Source\PSoC5/cyPm.c **** 
 289:Generated_Source\PSoC5/cyPm.c ****     /* Convertion table between CyIMO_SetFreq() parameters and register's value */
 290:Generated_Source\PSoC5/cyPm.c ****     const uint8 CYCODE cyPmImoFreqMhz2Reg[7u] = {
 452              		.loc 1 290 0
 453 000a AB4A     		ldr	r2, .L56
 454 000c 3B1D     		adds	r3, r7, #4
 455 000e 1068     		ldr	r0, [r2]	@ unaligned
 456 0010 1860     		str	r0, [r3]	@ unaligned
 457 0012 9188     		ldrh	r1, [r2, #4]	@ unaligned
 458 0014 9279     		ldrb	r2, [r2, #6]
 459 0016 9980     		strh	r1, [r3, #4]	@ unaligned
 460 0018 9A71     		strb	r2, [r3, #6]
 291:Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_12MHZ, CY_IMO_FREQ_6MHZ,  CY_IMO_FREQ_24MHZ, CY_IMO_FREQ_3MHZ,
 292:Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_48MHZ, 5u, 6u};
 293:Generated_Source\PSoC5/cyPm.c **** 
 294:Generated_Source\PSoC5/cyPm.c ****     /* Restore enable state of delay between system bus clock and ACLKs. */
 295:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.clkDistDelay)
 461              		.loc 1 295 0
 462 001a A84B     		ldr	r3, .L56+4
 463 001c 1B7C     		ldrb	r3, [r3, #16]	@ zero_extendqisi2
 464 001e 012B     		cmp	r3, #1
 465 0020 17D1     		bne	.L31
 296:Generated_Source\PSoC5/cyPm.c ****     {
 297:Generated_Source\PSoC5/cyPm.c ****         /* Delay for both bandgap and delay line to settle out */
 298:Generated_Source\PSoC5/cyPm.c ****         CyDelayCycles((uint32)(CY_PM_CLK_DELAY_BANDGAP_SETTLE_US + CY_PM_CLK_DELAY_BIAS_SETTLE_US) 
 299:Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 466              		.loc 1 299 0
 467 0022 A74B     		ldr	r3, .L56+8
 468 0024 1B78     		ldrb	r3, [r3]
 469 0026 DBB2     		uxtb	r3, r3
 470 0028 03F00703 		and	r3, r3, #7
 471 002c A54A     		ldr	r2, .L56+12
 472 002e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 298:Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 473              		.loc 1 298 0
 474 0030 1A46     		mov	r2, r3
 475 0032 1346     		mov	r3, r2
 476 0034 9B00     		lsls	r3, r3, #2
 477 0036 1344     		add	r3, r3, r2
 478 0038 1A01     		lsls	r2, r3, #4
 479 003a D31A     		subs	r3, r2, r3
 480 003c 1846     		mov	r0, r3
 481 003e FFF7FEFF 		bl	CyDelayCycles
 300:Generated_Source\PSoC5/cyPm.c **** 
 301:Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_DELAY_REG |= CY_PM_CLKDIST_DELAY_EN;
 482              		.loc 1 301 0
 483 0042 A14A     		ldr	r2, .L56+16
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 15


 484 0044 A04B     		ldr	r3, .L56+16
 485 0046 1B78     		ldrb	r3, [r3]
 486 0048 DBB2     		uxtb	r3, r3
 487 004a 43F00403 		orr	r3, r3, #4
 488 004e DBB2     		uxtb	r3, r3
 489 0050 1370     		strb	r3, [r2]
 490              	.L31:
 302:Generated_Source\PSoC5/cyPm.c ****     }
 303:Generated_Source\PSoC5/cyPm.c **** 
 304:Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO restore state */
 305:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState)
 491              		.loc 1 305 0
 492 0052 9A4B     		ldr	r3, .L56+4
 493 0054 DB7B     		ldrb	r3, [r3, #15]	@ zero_extendqisi2
 494 0056 012B     		cmp	r3, #1
 495 0058 24D1     		bne	.L32
 306:Generated_Source\PSoC5/cyPm.c ****     {
 307:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 308:Generated_Source\PSoC5/cyPm.c ****         * Enabling XMHZ XTAL. The actual CyXTAL_Start() with a non zero wait
 309:Generated_Source\PSoC5/cyPm.c ****         * period uses FTW for period measurement. This could cause a problem
 310:Generated_Source\PSoC5/cyPm.c ****         * if CTW/FTW is used as a wake up time in the low power modes APIs.
 311:Generated_Source\PSoC5/cyPm.c ****         * So, the XTAL wait procedure is implemented with a software delay.
 312:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 313:Generated_Source\PSoC5/cyPm.c **** 
 314:Generated_Source\PSoC5/cyPm.c ****         /* Enable XMHZ XTAL with no wait */
 315:Generated_Source\PSoC5/cyPm.c ****         (void) CyXTAL_Start(CY_PM_XTAL_MHZ_NO_WAIT);
 496              		.loc 1 315 0
 497 005a 0020     		movs	r0, #0
 498 005c FFF7FEFF 		bl	CyXTAL_Start
 316:Generated_Source\PSoC5/cyPm.c **** 
 317:Generated_Source\PSoC5/cyPm.c ****         /* Read XERR bit to clear it */
 318:Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_XMHZ_CSR_REG;
 499              		.loc 1 318 0
 500 0060 9A4B     		ldr	r3, .L56+20
 501 0062 1B78     		ldrb	r3, [r3]
 319:Generated_Source\PSoC5/cyPm.c **** 
 320:Generated_Source\PSoC5/cyPm.c ****         /* Wait */
 321:Generated_Source\PSoC5/cyPm.c ****         for(i = CY_PM_MHZ_XTAL_WAIT_NUM_OF_200_US; i > 0u; i--)
 502              		.loc 1 321 0
 503 0064 0523     		movs	r3, #5
 504 0066 FB82     		strh	r3, [r7, #22]	@ movhi
 505 0068 19E0     		b	.L33
 506              	.L36:
 322:Generated_Source\PSoC5/cyPm.c ****         {
 323:Generated_Source\PSoC5/cyPm.c ****             /* Make a 200 microseconds delay */
 324:Generated_Source\PSoC5/cyPm.c ****             CyDelayCycles((uint32)CY_PM_WAIT_200_US * CY_PM_GET_CPU_FREQ_MHZ);
 507              		.loc 1 324 0
 508 006a 954B     		ldr	r3, .L56+8
 509 006c 1B78     		ldrb	r3, [r3]
 510 006e DBB2     		uxtb	r3, r3
 511 0070 03F00703 		and	r3, r3, #7
 512 0074 934A     		ldr	r2, .L56+12
 513 0076 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 514 0078 1A46     		mov	r2, r3
 515 007a C823     		movs	r3, #200
 516 007c 03FB02F3 		mul	r3, r3, r2
 517 0080 1846     		mov	r0, r3
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 16


 518 0082 FFF7FEFF 		bl	CyDelayCycles
 325:Generated_Source\PSoC5/cyPm.c **** 
 326:Generated_Source\PSoC5/cyPm.c ****             /* High output indicates oscillator failure */
 327:Generated_Source\PSoC5/cyPm.c ****             if(0u == (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_XERR))
 519              		.loc 1 327 0
 520 0086 914B     		ldr	r3, .L56+20
 521 0088 1B78     		ldrb	r3, [r3]
 522 008a DBB2     		uxtb	r3, r3
 523 008c 5BB2     		sxtb	r3, r3
 524 008e 002B     		cmp	r3, #0
 525 0090 02DB     		blt	.L34
 328:Generated_Source\PSoC5/cyPm.c ****             {
 329:Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 526              		.loc 1 329 0
 527 0092 0023     		movs	r3, #0
 528 0094 3B61     		str	r3, [r7, #16]
 330:Generated_Source\PSoC5/cyPm.c ****                 break;
 529              		.loc 1 330 0
 530 0096 05E0     		b	.L32
 531              	.L34:
 321:Generated_Source\PSoC5/cyPm.c ****         {
 532              		.loc 1 321 0 discriminator 2
 533 0098 FB8A     		ldrh	r3, [r7, #22]
 534 009a 013B     		subs	r3, r3, #1
 535 009c FB82     		strh	r3, [r7, #22]	@ movhi
 536              	.L33:
 321:Generated_Source\PSoC5/cyPm.c ****         {
 537              		.loc 1 321 0 is_stmt 0 discriminator 1
 538 009e FB8A     		ldrh	r3, [r7, #22]
 539 00a0 002B     		cmp	r3, #0
 540 00a2 E2D1     		bne	.L36
 541              	.L32:
 331:Generated_Source\PSoC5/cyPm.c ****             }
 332:Generated_Source\PSoC5/cyPm.c ****         }
 333:Generated_Source\PSoC5/cyPm.c **** 
 334:Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 335:Generated_Source\PSoC5/cyPm.c ****         {
 336:Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 337:Generated_Source\PSoC5/cyPm.c ****             * Process the situation when megahertz crystal is not ready.
 338:Generated_Source\PSoC5/cyPm.c ****             * Time to stabilize the value is crystal specific.
 339:Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 340:Generated_Source\PSoC5/cyPm.c ****            /* `#START_MHZ_ECO_TIMEOUT` */
 341:Generated_Source\PSoC5/cyPm.c **** 
 342:Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 343:Generated_Source\PSoC5/cyPm.c ****         }
 344:Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState) */
 345:Generated_Source\PSoC5/cyPm.c **** 
 346:Generated_Source\PSoC5/cyPm.c **** 
 347:Generated_Source\PSoC5/cyPm.c ****     /* Temprorary set maximum flash wait cycles */
 348:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
 542              		.loc 1 348 0 is_stmt 1
 543 00a4 3720     		movs	r0, #55
 544 00a6 FFF7FEFF 		bl	CyFlash_SetWaitCycles
 349:Generated_Source\PSoC5/cyPm.c **** 
 350:Generated_Source\PSoC5/cyPm.c ****     /* XTAL and DSI clocks are ready to be source for Master clock. */
 351:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_XTAL == cyPmClockBackup.masterClkSrc) ||
 545              		.loc 1 351 0
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 17


 546 00aa 844B     		ldr	r3, .L56+4
 547 00ac 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 548 00ae 022B     		cmp	r3, #2
 549 00b0 03D0     		beq	.L37
 352:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
 550              		.loc 1 352 0 discriminator 1
 551 00b2 824B     		ldr	r3, .L56+4
 552 00b4 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 351:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
 553              		.loc 1 351 0 discriminator 1
 554 00b6 032B     		cmp	r3, #3
 555 00b8 10D1     		bne	.L38
 556              	.L37:
 353:Generated_Source\PSoC5/cyPm.c ****     {
 354:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock's divider */
 355:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 557              		.loc 1 355 0
 558 00ba 854B     		ldr	r3, .L56+24
 559 00bc 1B78     		ldrb	r3, [r3]
 560 00be DAB2     		uxtb	r2, r3
 561 00c0 7E4B     		ldr	r3, .L56+4
 562 00c2 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 563 00c4 9A42     		cmp	r2, r3
 564 00c6 04D0     		beq	.L39
 356:Generated_Source\PSoC5/cyPm.c ****         {
 357:Generated_Source\PSoC5/cyPm.c ****             /* Restore Master clock divider */
 358:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 565              		.loc 1 358 0
 566 00c8 7C4B     		ldr	r3, .L56+4
 567 00ca 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 568 00cc 1846     		mov	r0, r3
 569 00ce FFF7FEFF 		bl	CyMasterClk_SetDivider
 570              	.L39:
 359:Generated_Source\PSoC5/cyPm.c ****         }
 360:Generated_Source\PSoC5/cyPm.c **** 
 361:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 362:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 571              		.loc 1 362 0
 572 00d2 7A4B     		ldr	r3, .L56+4
 573 00d4 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 574 00d6 1846     		mov	r0, r3
 575 00d8 FFF7FEFF 		bl	CyMasterClk_SetSource
 576              	.L38:
 363:Generated_Source\PSoC5/cyPm.c ****     }
 364:Generated_Source\PSoC5/cyPm.c **** 
 365:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMO frequency */
 366:Generated_Source\PSoC5/cyPm.c ****     if((0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB)) &&
 577              		.loc 1 366 0
 578 00dc 774B     		ldr	r3, .L56+4
 579 00de 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 580 00e0 03F04003 		and	r3, r3, #64
 581 00e4 002B     		cmp	r3, #0
 582 00e6 0CD0     		beq	.L40
 367:Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 583              		.loc 1 367 0 discriminator 1
 584 00e8 744B     		ldr	r3, .L56+4
 585 00ea DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 18


 586 00ec 07F11802 		add	r2, r7, #24
 587 00f0 1344     		add	r3, r3, r2
 588 00f2 13F8143C 		ldrb	r3, [r3, #-20]	@ zero_extendqisi2
 366:Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 589              		.loc 1 366 0 discriminator 1
 590 00f6 032B     		cmp	r3, #3
 591 00f8 03D1     		bne	.L40
 368:Generated_Source\PSoC5/cyPm.c ****     {
 369:Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency (24 MHz) and trim it for USB */
 370:Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(CY_IMO_FREQ_USB);
 592              		.loc 1 370 0
 593 00fa 0820     		movs	r0, #8
 594 00fc FFF7FEFF 		bl	CyIMO_SetFreq
 595 0100 20E0     		b	.L41
 596              	.L40:
 371:Generated_Source\PSoC5/cyPm.c ****     }
 372:Generated_Source\PSoC5/cyPm.c ****     else
 373:Generated_Source\PSoC5/cyPm.c ****     {
 374:Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency */
 375:Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]);
 597              		.loc 1 375 0
 598 0102 6E4B     		ldr	r3, .L56+4
 599 0104 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 600 0106 07F11802 		add	r2, r7, #24
 601 010a 1344     		add	r3, r3, r2
 602 010c 13F8143C 		ldrb	r3, [r3, #-20]	@ zero_extendqisi2
 603 0110 1846     		mov	r0, r3
 604 0112 FFF7FEFF 		bl	CyIMO_SetFreq
 376:Generated_Source\PSoC5/cyPm.c **** 
 377:Generated_Source\PSoC5/cyPm.c ****         if(0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB))
 605              		.loc 1 377 0
 606 0116 694B     		ldr	r3, .L56+4
 607 0118 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 608 011a 03F04003 		and	r3, r3, #64
 609 011e 002B     		cmp	r3, #0
 610 0120 08D0     		beq	.L42
 378:Generated_Source\PSoC5/cyPm.c ****         {
 379:Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG |= CY_PM_FASTCLK_IMO_CR_USB;
 611              		.loc 1 379 0
 612 0122 674A     		ldr	r2, .L56+8
 613 0124 664B     		ldr	r3, .L56+8
 614 0126 1B78     		ldrb	r3, [r3]
 615 0128 DBB2     		uxtb	r3, r3
 616 012a 43F04003 		orr	r3, r3, #64
 617 012e DBB2     		uxtb	r3, r3
 618 0130 1370     		strb	r3, [r2]
 619 0132 07E0     		b	.L41
 620              	.L42:
 380:Generated_Source\PSoC5/cyPm.c ****         }
 381:Generated_Source\PSoC5/cyPm.c ****         else
 382:Generated_Source\PSoC5/cyPm.c ****         {
 383:Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG &= ((uint8)(~CY_PM_FASTCLK_IMO_CR_USB));
 621              		.loc 1 383 0
 622 0134 624A     		ldr	r2, .L56+8
 623 0136 624B     		ldr	r3, .L56+8
 624 0138 1B78     		ldrb	r3, [r3]
 625 013a DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 19


 626 013c 23F04003 		bic	r3, r3, #64
 627 0140 DBB2     		uxtb	r3, r3
 628 0142 1370     		strb	r3, [r2]
 629              	.L41:
 384:Generated_Source\PSoC5/cyPm.c ****         }
 385:Generated_Source\PSoC5/cyPm.c ****     }
 386:Generated_Source\PSoC5/cyPm.c **** 
 387:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore enable state if needed */
 388:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_ENABLED == cyPmClockBackup.imoEnable) &&
 630              		.loc 1 388 0
 631 0144 5D4B     		ldr	r3, .L56+4
 632 0146 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 633 0148 012B     		cmp	r3, #1
 634 014a 0AD1     		bne	.L43
 389:Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 635              		.loc 1 389 0 discriminator 1
 636 014c 614B     		ldr	r3, .L56+28
 637 014e 1B78     		ldrb	r3, [r3]
 638 0150 DBB2     		uxtb	r3, r3
 639 0152 03F01003 		and	r3, r3, #16
 640 0156 DBB2     		uxtb	r3, r3
 388:Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 641              		.loc 1 388 0 discriminator 1
 642 0158 002B     		cmp	r3, #0
 643 015a 02D1     		bne	.L43
 390:Generated_Source\PSoC5/cyPm.c ****     {
 391:Generated_Source\PSoC5/cyPm.c ****         /* IMO - restore enabled state */
 392:Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 644              		.loc 1 392 0
 645 015c 0020     		movs	r0, #0
 646 015e FFF7FEFF 		bl	CyIMO_Start
 647              	.L43:
 393:Generated_Source\PSoC5/cyPm.c ****     }
 394:Generated_Source\PSoC5/cyPm.c **** 
 395:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMOCLK source */
 396:Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetSource(cyPmClockBackup.imoClkSrc);
 648              		.loc 1 396 0
 649 0162 564B     		ldr	r3, .L56+4
 650 0164 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 651 0166 1846     		mov	r0, r3
 652 0168 FFF7FEFF 		bl	CyIMO_SetSource
 397:Generated_Source\PSoC5/cyPm.c **** 
 398:Generated_Source\PSoC5/cyPm.c ****     /* Restore IMO doubler enable state (turned off by CyPmSaveClocks()) */
 399:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.imo2x)
 653              		.loc 1 399 0
 654 016c 534B     		ldr	r3, .L56+4
 655 016e 5B7A     		ldrb	r3, [r3, #9]	@ zero_extendqisi2
 656 0170 012B     		cmp	r3, #1
 657 0172 01D1     		bne	.L44
 400:Generated_Source\PSoC5/cyPm.c ****     {
 401:Generated_Source\PSoC5/cyPm.c ****         CyIMO_EnableDoubler();
 658              		.loc 1 401 0
 659 0174 FFF7FEFF 		bl	CyIMO_EnableDoubler
 660              	.L44:
 402:Generated_Source\PSoC5/cyPm.c ****     }
 403:Generated_Source\PSoC5/cyPm.c **** 
 404:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore clk_imo source, if needed */
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 20


 405:Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkImoSrc != (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK))
 661              		.loc 1 405 0
 662 0178 504B     		ldr	r3, .L56+4
 663 017a 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 664 017c 1A46     		mov	r2, r3
 665 017e 4FF04023 		mov	r3, #1073758208
 666 0182 1B78     		ldrb	r3, [r3]
 667 0184 DBB2     		uxtb	r3, r3
 668 0186 03F03003 		and	r3, r3, #48
 669 018a 9A42     		cmp	r2, r3
 670 018c 10D0     		beq	.L45
 406:Generated_Source\PSoC5/cyPm.c ****     {
 407:Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 671              		.loc 1 407 0
 672 018e 4FF04021 		mov	r1, #1073758208
 673 0192 4FF04023 		mov	r3, #1073758208
 674 0196 1B78     		ldrb	r3, [r3]
 675 0198 DBB2     		uxtb	r3, r3
 676 019a 5BB2     		sxtb	r3, r3
 677 019c 23F03003 		bic	r3, r3, #48
 678 01a0 5AB2     		sxtb	r2, r3
 408:Generated_Source\PSoC5/cyPm.c ****                                 cyPmClockBackup.clkImoSrc;
 679              		.loc 1 408 0
 680 01a2 464B     		ldr	r3, .L56+4
 681 01a4 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 407:Generated_Source\PSoC5/cyPm.c ****                                 cyPmClockBackup.clkImoSrc;
 682              		.loc 1 407 0
 683 01a6 5BB2     		sxtb	r3, r3
 684 01a8 1343     		orrs	r3, r3, r2
 685 01aa 5BB2     		sxtb	r3, r3
 686 01ac DBB2     		uxtb	r3, r3
 687 01ae 0B70     		strb	r3, [r1]
 688              	.L45:
 409:Generated_Source\PSoC5/cyPm.c ****     }
 410:Generated_Source\PSoC5/cyPm.c **** 
 411:Generated_Source\PSoC5/cyPm.c **** 
 412:Generated_Source\PSoC5/cyPm.c ****     /* PLL restore state */
 413:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.pllEnableState)
 689              		.loc 1 413 0
 690 01b0 424B     		ldr	r3, .L56+4
 691 01b2 9B7B     		ldrb	r3, [r3, #14]	@ zero_extendqisi2
 692 01b4 012B     		cmp	r3, #1
 693 01b6 26D1     		bne	.L46
 414:Generated_Source\PSoC5/cyPm.c ****     {
 415:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 416:Generated_Source\PSoC5/cyPm.c ****         * Enable PLL. The actual CyPLL_OUT_Start() without wait period uses FTW
 417:Generated_Source\PSoC5/cyPm.c ****         * for period measurement. This could cause a problem if CTW/FTW is used
 418:Generated_Source\PSoC5/cyPm.c ****         * as a wakeup time in the low power modes APIs. To omit this issue PLL
 419:Generated_Source\PSoC5/cyPm.c ****         * wait procedure is implemented with a software delay.
 420:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 421:Generated_Source\PSoC5/cyPm.c ****         status = CYRET_TIMEOUT;
 694              		.loc 1 421 0
 695 01b8 1023     		movs	r3, #16
 696 01ba 3B61     		str	r3, [r7, #16]
 422:Generated_Source\PSoC5/cyPm.c **** 
 423:Generated_Source\PSoC5/cyPm.c ****         /* Enable PLL */
 424:Generated_Source\PSoC5/cyPm.c ****         (void) CyPLL_OUT_Start(CY_PM_PLL_OUT_NO_WAIT);
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 21


 697              		.loc 1 424 0
 698 01bc 0020     		movs	r0, #0
 699 01be FFF7FEFF 		bl	CyPLL_OUT_Start
 425:Generated_Source\PSoC5/cyPm.c **** 
 426:Generated_Source\PSoC5/cyPm.c ****         /* Read to clear lock status after delay */
 427:Generated_Source\PSoC5/cyPm.c ****         CyDelayUs((uint32)80u);
 700              		.loc 1 427 0
 701 01c2 5020     		movs	r0, #80
 702 01c4 FFF7FEFF 		bl	CyDelayUs
 428:Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_PLL_SR_REG;
 703              		.loc 1 428 0
 704 01c8 434B     		ldr	r3, .L56+32
 705 01ca 1B78     		ldrb	r3, [r3]
 429:Generated_Source\PSoC5/cyPm.c **** 
 430:Generated_Source\PSoC5/cyPm.c ****         /* It should take 250 us lock: 251-80 = 171 */
 431:Generated_Source\PSoC5/cyPm.c ****         for(i = 171u; i > 0u; i--)
 706              		.loc 1 431 0
 707 01cc AB23     		movs	r3, #171
 708 01ce FB82     		strh	r3, [r7, #22]	@ movhi
 709 01d0 16E0     		b	.L47
 710              	.L50:
 432:Generated_Source\PSoC5/cyPm.c ****         {
 433:Generated_Source\PSoC5/cyPm.c ****             CyDelayUs((uint32)1u);
 711              		.loc 1 433 0
 712 01d2 0120     		movs	r0, #1
 713 01d4 FFF7FEFF 		bl	CyDelayUs
 434:Generated_Source\PSoC5/cyPm.c **** 
 435:Generated_Source\PSoC5/cyPm.c ****             /* Accept PLL is OK after two consecutive polls indicate PLL lock */
 436:Generated_Source\PSoC5/cyPm.c ****             if((0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)) &&
 714              		.loc 1 436 0
 715 01d8 3F4B     		ldr	r3, .L56+32
 716 01da 1B78     		ldrb	r3, [r3]
 717 01dc DBB2     		uxtb	r3, r3
 718 01de 03F00103 		and	r3, r3, #1
 719 01e2 002B     		cmp	r3, #0
 720 01e4 09D0     		beq	.L48
 437:Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 721              		.loc 1 437 0 discriminator 1
 722 01e6 3C4B     		ldr	r3, .L56+32
 723 01e8 1B78     		ldrb	r3, [r3]
 724 01ea DBB2     		uxtb	r3, r3
 725 01ec 03F00103 		and	r3, r3, #1
 436:Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 726              		.loc 1 436 0 discriminator 1
 727 01f0 002B     		cmp	r3, #0
 728 01f2 02D0     		beq	.L48
 438:Generated_Source\PSoC5/cyPm.c ****             {
 439:Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 729              		.loc 1 439 0
 730 01f4 0023     		movs	r3, #0
 731 01f6 3B61     		str	r3, [r7, #16]
 440:Generated_Source\PSoC5/cyPm.c ****                 break;
 732              		.loc 1 440 0
 733 01f8 05E0     		b	.L46
 734              	.L48:
 431:Generated_Source\PSoC5/cyPm.c ****         {
 735              		.loc 1 431 0 discriminator 2
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 22


 736 01fa FB8A     		ldrh	r3, [r7, #22]
 737 01fc 013B     		subs	r3, r3, #1
 738 01fe FB82     		strh	r3, [r7, #22]	@ movhi
 739              	.L47:
 431:Generated_Source\PSoC5/cyPm.c ****         {
 740              		.loc 1 431 0 is_stmt 0 discriminator 1
 741 0200 FB8A     		ldrh	r3, [r7, #22]
 742 0202 002B     		cmp	r3, #0
 743 0204 E5D1     		bne	.L50
 744              	.L46:
 441:Generated_Source\PSoC5/cyPm.c ****             }
 442:Generated_Source\PSoC5/cyPm.c ****         }
 443:Generated_Source\PSoC5/cyPm.c **** 
 444:Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 445:Generated_Source\PSoC5/cyPm.c ****         {
 446:Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 447:Generated_Source\PSoC5/cyPm.c ****             * Process the situation when PLL is not ready.
 448:Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 449:Generated_Source\PSoC5/cyPm.c ****            /* `#START_PLL_TIMEOUT` */
 450:Generated_Source\PSoC5/cyPm.c **** 
 451:Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 452:Generated_Source\PSoC5/cyPm.c ****         }
 453:Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.pllEnableState) */
 454:Generated_Source\PSoC5/cyPm.c **** 
 455:Generated_Source\PSoC5/cyPm.c **** 
 456:Generated_Source\PSoC5/cyPm.c ****     /* PLL and IMO is ready to be source for Master clock */
 457:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_IMO == cyPmClockBackup.masterClkSrc) ||
 745              		.loc 1 457 0 is_stmt 1
 746 0206 2D4B     		ldr	r3, .L56+4
 747 0208 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 748 020a 002B     		cmp	r3, #0
 749 020c 03D0     		beq	.L51
 458:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 750              		.loc 1 458 0 discriminator 1
 751 020e 2B4B     		ldr	r3, .L56+4
 752 0210 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 457:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 753              		.loc 1 457 0 discriminator 1
 754 0212 012B     		cmp	r3, #1
 755 0214 10D1     		bne	.L52
 756              	.L51:
 459:Generated_Source\PSoC5/cyPm.c ****     {
 460:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock divider */
 461:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 757              		.loc 1 461 0
 758 0216 2E4B     		ldr	r3, .L56+24
 759 0218 1B78     		ldrb	r3, [r3]
 760 021a DAB2     		uxtb	r2, r3
 761 021c 274B     		ldr	r3, .L56+4
 762 021e 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 763 0220 9A42     		cmp	r2, r3
 764 0222 04D0     		beq	.L53
 462:Generated_Source\PSoC5/cyPm.c ****         {
 463:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 765              		.loc 1 463 0
 766 0224 254B     		ldr	r3, .L56+4
 767 0226 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 23


 768 0228 1846     		mov	r0, r3
 769 022a FFF7FEFF 		bl	CyMasterClk_SetDivider
 770              	.L53:
 464:Generated_Source\PSoC5/cyPm.c ****         }
 465:Generated_Source\PSoC5/cyPm.c **** 
 466:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 467:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 771              		.loc 1 467 0
 772 022e 234B     		ldr	r3, .L56+4
 773 0230 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 774 0232 1846     		mov	r0, r3
 775 0234 FFF7FEFF 		bl	CyMasterClk_SetSource
 776              	.L52:
 468:Generated_Source\PSoC5/cyPm.c ****     }
 469:Generated_Source\PSoC5/cyPm.c **** 
 470:Generated_Source\PSoC5/cyPm.c ****     /* IMO - disable if it was originally disabled */
 471:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_DISABLED == cyPmClockBackup.imoEnable) &&
 777              		.loc 1 471 0
 778 0238 204B     		ldr	r3, .L56+4
 779 023a 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 780 023c 002B     		cmp	r3, #0
 781 023e 09D1     		bne	.L54
 472:Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 782              		.loc 1 472 0 discriminator 1
 783 0240 244B     		ldr	r3, .L56+28
 784 0242 1B78     		ldrb	r3, [r3]
 785 0244 DBB2     		uxtb	r3, r3
 786 0246 03F01003 		and	r3, r3, #16
 787 024a DBB2     		uxtb	r3, r3
 471:Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 788              		.loc 1 471 0 discriminator 1
 789 024c 002B     		cmp	r3, #0
 790 024e 01D0     		beq	.L54
 473:Generated_Source\PSoC5/cyPm.c ****     {
 474:Generated_Source\PSoC5/cyPm.c ****         CyIMO_Stop();
 791              		.loc 1 474 0
 792 0250 FFF7FEFF 		bl	CyIMO_Stop
 793              	.L54:
 475:Generated_Source\PSoC5/cyPm.c ****     }
 476:Generated_Source\PSoC5/cyPm.c **** 
 477:Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - restore divider, if needed */
 478:Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp = (uint16) ((uint16)CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 794              		.loc 1 478 0
 795 0254 214B     		ldr	r3, .L56+36
 796 0256 1B78     		ldrb	r3, [r3]
 797 0258 DBB2     		uxtb	r3, r3
 798 025a 9BB2     		uxth	r3, r3
 799 025c 1B02     		lsls	r3, r3, #8
 800 025e FB81     		strh	r3, [r7, #14]	@ movhi
 479:Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp |= CY_PM_CLK_BUS_LSB_DIV_REG;
 801              		.loc 1 479 0
 802 0260 1F4B     		ldr	r3, .L56+40
 803 0262 1B78     		ldrb	r3, [r3]
 804 0264 DBB2     		uxtb	r3, r3
 805 0266 9AB2     		uxth	r2, r3
 806 0268 FB89     		ldrh	r3, [r7, #14]	@ movhi
 807 026a 1343     		orrs	r3, r3, r2
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 24


 808 026c FB81     		strh	r3, [r7, #14]	@ movhi
 480:Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkBusDiv != clkBusDivTmp)
 809              		.loc 1 480 0
 810 026e 134B     		ldr	r3, .L56+4
 811 0270 9B89     		ldrh	r3, [r3, #12]
 812 0272 FA89     		ldrh	r2, [r7, #14]
 813 0274 9A42     		cmp	r2, r3
 814 0276 04D0     		beq	.L55
 481:Generated_Source\PSoC5/cyPm.c ****     {
 482:Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(cyPmClockBackup.clkBusDiv);
 815              		.loc 1 482 0
 816 0278 104B     		ldr	r3, .L56+4
 817 027a 9B89     		ldrh	r3, [r3, #12]
 818 027c 1846     		mov	r0, r3
 819 027e FFF7FEFF 		bl	CyBusClk_SetDivider
 820              	.L55:
 483:Generated_Source\PSoC5/cyPm.c ****     }
 484:Generated_Source\PSoC5/cyPm.c **** 
 485:Generated_Source\PSoC5/cyPm.c ****     /* Restore flash wait cycles */
 486:Generated_Source\PSoC5/cyPm.c ****     CY_PM_CACHE_CR_REG = ((CY_PM_CACHE_CR_REG & ((uint8)(~CY_PM_CACHE_CR_CYCLES_MASK))) |
 821              		.loc 1 486 0
 822 0282 1849     		ldr	r1, .L56+44
 823 0284 174B     		ldr	r3, .L56+44
 824 0286 1B78     		ldrb	r3, [r3]
 825 0288 DBB2     		uxtb	r3, r3
 826 028a 5BB2     		sxtb	r3, r3
 827 028c 03F03F03 		and	r3, r3, #63
 828 0290 5AB2     		sxtb	r2, r3
 487:Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 829              		.loc 1 487 0
 830 0292 0A4B     		ldr	r3, .L56+4
 831 0294 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 486:Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 832              		.loc 1 486 0
 833 0296 5BB2     		sxtb	r3, r3
 834 0298 1343     		orrs	r3, r3, r2
 835 029a 5BB2     		sxtb	r3, r3
 836 029c DBB2     		uxtb	r3, r3
 837 029e 0B70     		strb	r3, [r1]
 488:Generated_Source\PSoC5/cyPm.c **** 
 489:Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - restore state */
 490:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG = cyPmClockBackup.enClkA;
 838              		.loc 1 490 0
 839 02a0 114B     		ldr	r3, .L56+48
 840 02a2 064A     		ldr	r2, .L56+4
 841 02a4 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 842 02a6 1A70     		strb	r2, [r3]
 491:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG = cyPmClockBackup.enClkD;
 843              		.loc 1 491 0
 844 02a8 104B     		ldr	r3, .L56+52
 845 02aa 044A     		ldr	r2, .L56+4
 846 02ac 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
 847 02ae 1A70     		strb	r2, [r3]
 492:Generated_Source\PSoC5/cyPm.c **** }
 848              		.loc 1 492 0
 849 02b0 00BF     		nop
 850 02b2 1837     		adds	r7, r7, #24
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 25


 851              		.cfi_def_cfa_offset 8
 852 02b4 BD46     		mov	sp, r7
 853              		.cfi_def_cfa_register 13
 854              		@ sp needed
 855 02b6 80BD     		pop	{r7, pc}
 856              	.L57:
 857              		.align	2
 858              	.L56:
 859 02b8 08000000 		.word	.LC0
 860 02bc 30000000 		.word	cyPmClockBackup
 861 02c0 00420040 		.word	1073758720
 862 02c4 00000000 		.word	cyPmImoFreqReg2Mhz
 863 02c8 0B400040 		.word	1073758219
 864 02cc 10420040 		.word	1073758736
 865 02d0 04400040 		.word	1073758212
 866 02d4 A0430040 		.word	1073759136
 867 02d8 25420040 		.word	1073758757
 868 02dc 07400040 		.word	1073758215
 869 02e0 06400040 		.word	1073758214
 870 02e4 00480040 		.word	1073760256
 871 02e8 A1430040 		.word	1073759137
 872 02ec A2430040 		.word	1073759138
 873              		.cfi_endproc
 874              	.LFE1:
 875              		.size	CyPmRestoreClocks, .-CyPmRestoreClocks
 876              		.section	.text.CyPmAltAct,"ax",%progbits
 877              		.align	2
 878              		.global	CyPmAltAct
 879              		.thumb
 880              		.thumb_func
 881              		.type	CyPmAltAct, %function
 882              	CyPmAltAct:
 883              	.LFB2:
 493:Generated_Source\PSoC5/cyPm.c **** 
 494:Generated_Source\PSoC5/cyPm.c **** 
 495:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 496:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmAltAct
 497:Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
 498:Generated_Source\PSoC5/cyPm.c **** *
 499:Generated_Source\PSoC5/cyPm.c **** * Summary:
 500:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Alternate Active (Standby) state. The Alternate Active
 501:Generated_Source\PSoC5/cyPm.c **** *  state can allow for any of the capabilities of the device to be active, but
 502:Generated_Source\PSoC5/cyPm.c **** *  the operation of this function is dependent on the CPU being disabled during
 503:Generated_Source\PSoC5/cyPm.c **** *  the Alternate Active state. The configuration code and the component APIs
 504:Generated_Source\PSoC5/cyPm.c **** *  will configure the template for the Alternate Active state to be the same as
 505:Generated_Source\PSoC5/cyPm.c **** *  the Active state with the exception that the CPU will be disabled during
 506:Generated_Source\PSoC5/cyPm.c **** *  Alternate Active.
 507:Generated_Source\PSoC5/cyPm.c **** *
 508:Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power mode
 509:Generated_Source\PSoC5/cyPm.c **** *  of the source clocks for the timer that is used as the wakeup timer.
 510:Generated_Source\PSoC5/cyPm.c **** *
 511:Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 512:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Alternate Active, if a wakeupTime other than NONE is
 513:Generated_Source\PSoC5/cyPm.c **** *  specified, then the appropriate timer state is configured as specified with
 514:Generated_Source\PSoC5/cyPm.c **** *  the interrupt for that timer disabled.  The wakeup source will be the
 515:Generated_Source\PSoC5/cyPm.c **** *  combination of the values specified in the wakeupSource and any timer
 516:Generated_Source\PSoC5/cyPm.c **** *  specified in the wakeupTime argument.  Once the wakeup condition is
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 26


 517:Generated_Source\PSoC5/cyPm.c **** *  satisfied, then all saved state is restored and the function returns in the
 518:Generated_Source\PSoC5/cyPm.c **** *  Active state.
 519:Generated_Source\PSoC5/cyPm.c **** *
 520:Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 521:Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 522:Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 523:Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 524:Generated_Source\PSoC5/cyPm.c **** *
 525:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 526:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 527:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW, FTW or One PPS is already
 528:Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 529:Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 530:Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 531:Generated_Source\PSoC5/cyPm.c **** *
 532:Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 533:Generated_Source\PSoC5/cyPm.c **** *  This function is used to both enter the Alternate Active mode and halt the
 534:Generated_Source\PSoC5/cyPm.c **** *  processor.  For PSoC 3 these two actions must be paired together.  With PSoC
 535:Generated_Source\PSoC5/cyPm.c **** *  5LP the processor can be halted independently with the __WFI() function from
 536:Generated_Source\PSoC5/cyPm.c **** *  the CMSIS library that is included in Creator.  This function should be used
 537:Generated_Source\PSoC5/cyPm.c **** *  instead when the action required is just to halt the processor until an
 538:Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs.
 539:Generated_Source\PSoC5/cyPm.c **** *
 540:Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used for this device. It must be set to zero
 541:Generated_Source\PSoC5/cyPm.c **** *  (PM_ALT_ACT_TIME_NONE). The wake up time configuration can be done by a
 542:Generated_Source\PSoC5/cyPm.c **** *  separate component: the CTW wakeup interval should be configured with the
 543:Generated_Source\PSoC5/cyPm.c **** *  Sleep Timer component and one second interval should be configured with the
 544:Generated_Source\PSoC5/cyPm.c **** *  RTC component.
 545:Generated_Source\PSoC5/cyPm.c **** *
 546:Generated_Source\PSoC5/cyPm.c **** *  The wakeup behavior depends on the wakeupSource parameter in the following
 547:Generated_Source\PSoC5/cyPm.c **** *  manner: upon function execution the device will be switched from Active to
 548:Generated_Source\PSoC5/cyPm.c **** *  Alternate Active mode and then the CPU will be halted. When an enabled wakeup
 549:Generated_Source\PSoC5/cyPm.c **** *  event occurs the device will return to Active mode.  Similarly when an
 550:Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs the CPU will be started. These two actions will
 551:Generated_Source\PSoC5/cyPm.c **** *  occur together provided that the event that occurs is an enabled wakeup
 552:Generated_Source\PSoC5/cyPm.c **** *  source and also generates an interrupt. If just the wakeup event occurs then
 553:Generated_Source\PSoC5/cyPm.c **** *  the device will be in Active mode, but the CPU will remain halted waiting for
 554:Generated_Source\PSoC5/cyPm.c **** *  an interrupt. If an interrupt occurs from something other than a wakeup
 555:Generated_Source\PSoC5/cyPm.c **** *  source, then the CPU will restart with the device in Alternate Active mode
 556:Generated_Source\PSoC5/cyPm.c **** *  until a wakeup event occurs.
 557:Generated_Source\PSoC5/cyPm.c **** *
 558:Generated_Source\PSoC5/cyPm.c **** *  For example, if CyPmAltAct(PM_ALT_ACT_TIME_NONE, PM_ALT_ACT_SRC_PICU) is
 559:Generated_Source\PSoC5/cyPm.c **** *  called and PICU interrupt occurs, the CPU will be started and device will be
 560:Generated_Source\PSoC5/cyPm.c **** *  switched into Active mode. And if CyPmAltAct(PM_ALT_ACT_TIME_NONE,
 561:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE) is called and PICU interrupt occurs, the CPU will be
 562:Generated_Source\PSoC5/cyPm.c **** *  started while device remains in Alternate Active mode.
 563:Generated_Source\PSoC5/cyPm.c **** *
 564:Generated_Source\PSoC5/cyPm.c **** * Parameters:
 565:Generated_Source\PSoC5/cyPm.c **** *  wakeupTime: Specifies a timer wakeup source and the frequency of that
 566:Generated_Source\PSoC5/cyPm.c **** *              source. For PSoC 5LP this parameter is ignored.
 567:Generated_Source\PSoC5/cyPm.c **** *
 568:Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 569:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_NONE             None
 570:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_ONE_PPS          One PPS: 1 second
 571:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_2MS          CTW: 2 ms
 572:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_4MS          CTW: 4 ms
 573:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_8MS          CTW: 8 ms
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 27


 574:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_16MS         CTW: 16 ms
 575:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_32MS         CTW: 32 ms
 576:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_64MS         CTW: 64 ms
 577:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_128MS        CTW: 128 ms
 578:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_256MS        CTW: 256 ms
 579:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_512MS        CTW: 512 ms
 580:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_1024MS       CTW: 1024 ms
 581:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_2048MS       CTW: 2048 ms
 582:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_4096MS       CTW: 4096 ms
 583:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_FTW(1-256)*       FTW: 10us to 2.56 ms
 584:Generated_Source\PSoC5/cyPm.c **** *
 585:Generated_Source\PSoC5/cyPm.c **** *  *Note:   PM_ALT_ACT_TIME_FTW() is a macro that takes an argument that
 586:Generated_Source\PSoC5/cyPm.c **** *           specifies how many increments of 10 us to delay.
 587:Generated_Source\PSoC5/cyPm.c ****             For PSoC 3 silicon the valid range of  values is 1 to 256.
 588:Generated_Source\PSoC5/cyPm.c **** *
 589:Generated_Source\PSoC5/cyPm.c **** *  wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 590:Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified, the associated timer will be
 591:Generated_Source\PSoC5/cyPm.c **** *                   included as a wakeup source.
 592:Generated_Source\PSoC5/cyPm.c **** *
 593:Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 594:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE              None
 595:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR0       Comparator 0
 596:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR1       Comparator 1
 597:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR2       Comparator 2
 598:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR3       Comparator 3
 599:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_INTERRUPT         Interrupt
 600:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_PICU              PICU
 601:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_I2C               I2C
 602:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_BOOSTCONVERTER    Boost Converter
 603:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_FTW               Fast Timewheel*
 604:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_VD                High and Low Voltage Detection (HVI, LVI)*
 605:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_CTW               Central Timewheel**
 606:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_ONE_PPS           One PPS**
 607:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_LCD               LCD
 608:Generated_Source\PSoC5/cyPm.c **** *
 609:Generated_Source\PSoC5/cyPm.c **** *  *Note : FTW and HVI/LVI wakeup signals are in the same mask bit.
 610:Generated_Source\PSoC5/cyPm.c **** *  **Note: CTW and One PPS wakeup signals are in the same mask bit.
 611:Generated_Source\PSoC5/cyPm.c **** *
 612:Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource, an instance specific define
 613:Generated_Source\PSoC5/cyPm.c **** *  that will track with the specific comparator that the instance
 614:Generated_Source\PSoC5/cyPm.c **** *  is placed into should be used. As an example, for a Comparator instance named MyComp the
 615:Generated_Source\PSoC5/cyPm.c **** *  value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 616:Generated_Source\PSoC5/cyPm.c **** *
 617:Generated_Source\PSoC5/cyPm.c **** *  When CTW, FTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 618:Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with a corresponding parameter. Please
 619:Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 620:Generated_Source\PSoC5/cyPm.c **** *  information.
 621:Generated_Source\PSoC5/cyPm.c **** *
 622:Generated_Source\PSoC5/cyPm.c **** * Return:
 623:Generated_Source\PSoC5/cyPm.c **** *  None
 624:Generated_Source\PSoC5/cyPm.c **** *
 625:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 626:Generated_Source\PSoC5/cyPm.c **** *  No
 627:Generated_Source\PSoC5/cyPm.c **** *
 628:Generated_Source\PSoC5/cyPm.c **** * Side Effects:
 629:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 630:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 28


 631:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  Also, the ILO 1 KHz (if CTW timer is
 632:Generated_Source\PSoC5/cyPm.c **** *  used as wakeup time) or ILO 100 KHz (if the FTW timer is used as wakeup time)
 633:Generated_Source\PSoC5/cyPm.c **** *  will be left started.
 634:Generated_Source\PSoC5/cyPm.c **** *
 635:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 636:Generated_Source\PSoC5/cyPm.c **** void CyPmAltAct(uint16 wakeupTime, uint16 wakeupSource) 
 637:Generated_Source\PSoC5/cyPm.c **** {
 884              		.loc 1 637 0
 885              		.cfi_startproc
 886              		@ args = 0, pretend = 0, frame = 8
 887              		@ frame_needed = 1, uses_anonymous_args = 0
 888 0000 80B5     		push	{r7, lr}
 889              		.cfi_def_cfa_offset 8
 890              		.cfi_offset 7, -8
 891              		.cfi_offset 14, -4
 892 0002 82B0     		sub	sp, sp, #8
 893              		.cfi_def_cfa_offset 16
 894 0004 00AF     		add	r7, sp, #0
 895              		.cfi_def_cfa_register 7
 896 0006 0346     		mov	r3, r0
 897 0008 0A46     		mov	r2, r1
 898 000a FB80     		strh	r3, [r7, #6]	@ movhi
 899 000c 1346     		mov	r3, r2	@ movhi
 900 000e BB80     		strh	r3, [r7, #4]	@ movhi
 638:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 639:Generated_Source\PSoC5/cyPm.c **** 
 640:Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 641:Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_ALT_ACT_TIME_NONE == wakeupTime);
 901              		.loc 1 641 0
 902 0010 FB88     		ldrh	r3, [r7, #6]
 903 0012 002B     		cmp	r3, #0
 904 0014 02D0     		beq	.L60
 905              		.loc 1 641 0 is_stmt 0 discriminator 1
 906 0016 0020     		movs	r0, #0
 907 0018 FFF7FEFF 		bl	CyHalt
 908              	.L60:
 642:Generated_Source\PSoC5/cyPm.c **** 
 643:Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 644:Generated_Source\PSoC5/cyPm.c ****         {
 645:Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 646:Generated_Source\PSoC5/cyPm.c ****         }
 647:Generated_Source\PSoC5/cyPm.c **** 
 648:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 649:Generated_Source\PSoC5/cyPm.c **** 
 650:Generated_Source\PSoC5/cyPm.c **** 
 651:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 652:Generated_Source\PSoC5/cyPm.c **** 
 653:Generated_Source\PSoC5/cyPm.c ****         /* FTW - save current and set new configuration */
 654:Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_FTW(1u)) && (wakeupTime <= PM_ALT_ACT_TIME_FTW(256u)))
 655:Generated_Source\PSoC5/cyPm.c ****         {
 656:Generated_Source\PSoC5/cyPm.c ****             CyPmFtwSetInterval(PM_ALT_ACT_FTW_INTERVAL(wakeupTime));
 657:Generated_Source\PSoC5/cyPm.c **** 
 658:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 659:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_FTW;
 660:Generated_Source\PSoC5/cyPm.c ****         }
 661:Generated_Source\PSoC5/cyPm.c **** 
 662:Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 29


 663:Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_CTW_2MS) && (wakeupTime <= PM_ALT_ACT_TIME_CTW_4096MS))
 664:Generated_Source\PSoC5/cyPm.c ****         {
 665:Generated_Source\PSoC5/cyPm.c ****             /* Save current CTW configuration and set new one */
 666:Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 667:Generated_Source\PSoC5/cyPm.c **** 
 668:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 669:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_CTW;
 670:Generated_Source\PSoC5/cyPm.c ****         }
 671:Generated_Source\PSoC5/cyPm.c **** 
 672:Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 673:Generated_Source\PSoC5/cyPm.c ****         if(PM_ALT_ACT_TIME_ONE_PPS == wakeupTime)
 674:Generated_Source\PSoC5/cyPm.c ****         {
 675:Generated_Source\PSoC5/cyPm.c ****             /* Save current 1PPS configuration and set new one */
 676:Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 677:Generated_Source\PSoC5/cyPm.c **** 
 678:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 679:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_ONE_PPS;
 680:Generated_Source\PSoC5/cyPm.c ****         }
 681:Generated_Source\PSoC5/cyPm.c **** 
 682:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 683:Generated_Source\PSoC5/cyPm.c **** 
 684:Generated_Source\PSoC5/cyPm.c **** 
 685:Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 686:Generated_Source\PSoC5/cyPm.c **** 
 687:Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 688:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 909              		.loc 1 688 0 is_stmt 1
 910 001c 224B     		ldr	r3, .L61
 911 001e 1B78     		ldrb	r3, [r3]
 912 0020 DAB2     		uxtb	r2, r3
 913 0022 224B     		ldr	r3, .L61+4
 914 0024 1A71     		strb	r2, [r3, #4]
 689:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 915              		.loc 1 689 0
 916 0026 204A     		ldr	r2, .L61
 917 0028 BB88     		ldrh	r3, [r7, #4]
 918 002a 1B09     		lsrs	r3, r3, #4
 919 002c 9BB2     		uxth	r3, r3
 920 002e DBB2     		uxtb	r3, r3
 921 0030 1370     		strb	r3, [r2]
 690:Generated_Source\PSoC5/cyPm.c **** 
 691:Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 692:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 922              		.loc 1 692 0
 923 0032 1F4B     		ldr	r3, .L61+8
 924 0034 1B78     		ldrb	r3, [r3]
 925 0036 DAB2     		uxtb	r2, r3
 926 0038 1C4B     		ldr	r3, .L61+4
 927 003a 5A71     		strb	r2, [r3, #5]
 693:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 928              		.loc 1 693 0
 929 003c 1C4A     		ldr	r2, .L61+8
 930 003e BB88     		ldrh	r3, [r7, #4]	@ movhi
 931 0040 DBB2     		uxtb	r3, r3
 932 0042 03F00F03 		and	r3, r3, #15
 933 0046 DBB2     		uxtb	r3, r3
 934 0048 1370     		strb	r3, [r2]
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 30


 694:Generated_Source\PSoC5/cyPm.c **** 
 695:Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 696:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 935              		.loc 1 696 0
 936 004a 1A4B     		ldr	r3, .L61+12
 937 004c 1B78     		ldrb	r3, [r3]
 938 004e DAB2     		uxtb	r2, r3
 939 0050 164B     		ldr	r3, .L61+4
 940 0052 9A71     		strb	r2, [r3, #6]
 697:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 941              		.loc 1 697 0
 942 0054 174A     		ldr	r2, .L61+12
 943 0056 BB88     		ldrh	r3, [r7, #4]
 944 0058 1B0B     		lsrs	r3, r3, #12
 945 005a 9BB2     		uxth	r3, r3
 946 005c DBB2     		uxtb	r3, r3
 947 005e 03F00103 		and	r3, r3, #1
 948 0062 DBB2     		uxtb	r3, r3
 949 0064 1370     		strb	r3, [r2]
 698:Generated_Source\PSoC5/cyPm.c **** 
 699:Generated_Source\PSoC5/cyPm.c **** 
 700:Generated_Source\PSoC5/cyPm.c ****     /* Switch to the Alternate Active mode */
 701:Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_A
 950              		.loc 1 701 0
 951 0066 144A     		ldr	r2, .L61+16
 952 0068 134B     		ldr	r3, .L61+16
 953 006a 1B78     		ldrb	r3, [r3]
 954 006c DBB2     		uxtb	r3, r3
 955 006e 23F00703 		bic	r3, r3, #7
 956 0072 DBB2     		uxtb	r3, r3
 957 0074 43F00103 		orr	r3, r3, #1
 958 0078 DBB2     		uxtb	r3, r3
 959 007a 1370     		strb	r3, [r2]
 702:Generated_Source\PSoC5/cyPm.c **** 
 703:Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
 704:Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 960              		.loc 1 704 0
 961 007c 0E4B     		ldr	r3, .L61+16
 962 007e 1B78     		ldrb	r3, [r3]
 705:Generated_Source\PSoC5/cyPm.c **** 
 706:Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into the mode. */
 707:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 963              		.loc 1 707 0
 964              		.syntax unified
 965              	@ 707 "Generated_Source\PSoC5\cyPm.c" 1
 966 0080 00BF     		NOP
 967              	
 968              	@ 0 "" 2
 708:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 969              		.loc 1 708 0
 970              	@ 708 "Generated_Source\PSoC5\cyPm.c" 1
 971 0082 00BF     		NOP
 972              	
 973              	@ 0 "" 2
 709:Generated_Source\PSoC5/cyPm.c **** 
 710:Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
 711:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 31


 974              		.loc 1 711 0
 975              	@ 711 "Generated_Source\PSoC5\cyPm.c" 1
 976 0084 30BF     		WFI 
 977              	
 978              	@ 0 "" 2
 712:Generated_Source\PSoC5/cyPm.c **** 
 713:Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Alternate Active Mode */
 714:Generated_Source\PSoC5/cyPm.c **** 
 715:Generated_Source\PSoC5/cyPm.c ****     /* Restore wake up configuration */
 716:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 979              		.loc 1 716 0
 980              		.thumb
 981              		.syntax unified
 982 0086 084B     		ldr	r3, .L61
 983 0088 084A     		ldr	r2, .L61+4
 984 008a 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 985 008c 1A70     		strb	r2, [r3]
 717:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 986              		.loc 1 717 0
 987 008e 084B     		ldr	r3, .L61+8
 988 0090 064A     		ldr	r2, .L61+4
 989 0092 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 990 0094 1A70     		strb	r2, [r3]
 718:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 991              		.loc 1 718 0
 992 0096 074B     		ldr	r3, .L61+12
 993 0098 044A     		ldr	r2, .L61+4
 994 009a 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 995 009c 1A70     		strb	r2, [r3]
 719:Generated_Source\PSoC5/cyPm.c **** }
 996              		.loc 1 719 0
 997 009e 00BF     		nop
 998 00a0 0837     		adds	r7, r7, #8
 999              		.cfi_def_cfa_offset 8
 1000 00a2 BD46     		mov	sp, r7
 1001              		.cfi_def_cfa_register 13
 1002              		@ sp needed
 1003 00a4 80BD     		pop	{r7, pc}
 1004              	.L62:
 1005 00a6 00BF     		.align	2
 1006              	.L61:
 1007 00a8 98430040 		.word	1073759128
 1008 00ac 00000000 		.word	cyPmBackup
 1009 00b0 99430040 		.word	1073759129
 1010 00b4 9A430040 		.word	1073759130
 1011 00b8 93430040 		.word	1073759123
 1012              		.cfi_endproc
 1013              	.LFE2:
 1014              		.size	CyPmAltAct, .-CyPmAltAct
 1015              		.section	.text.CyPmSleep,"ax",%progbits
 1016              		.align	2
 1017              		.global	CyPmSleep
 1018              		.thumb
 1019              		.thumb_func
 1020              		.type	CyPmSleep, %function
 1021              	CyPmSleep:
 1022              	.LFB3:
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 32


 720:Generated_Source\PSoC5/cyPm.c **** 
 721:Generated_Source\PSoC5/cyPm.c **** 
 722:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 723:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSleep
 724:Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
 725:Generated_Source\PSoC5/cyPm.c **** *
 726:Generated_Source\PSoC5/cyPm.c **** * Summary:
 727:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Sleep state.
 728:Generated_Source\PSoC5/cyPm.c **** *
 729:Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power
 730:Generated_Source\PSoC5/cyPm.c **** *  mode of the source clocks for the timer that is used as the wakeup timer.
 731:Generated_Source\PSoC5/cyPm.c **** *
 732:Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must prepare clock tree configuration
 733:Generated_Source\PSoC5/cyPm.c **** *  for the low power mode by calling CyPmSaveClocks(). And restore clock
 734:Generated_Source\PSoC5/cyPm.c **** *  configuration after CyPmSleep() execution by calling CyPmRestoreClocks(). See
 735:Generated_Source\PSoC5/cyPm.c **** *  Power Management section, Clock Configuration subsection of the System
 736:Generated_Source\PSoC5/cyPm.c **** *  Reference Guide for more information.
 737:Generated_Source\PSoC5/cyPm.c **** *
 738:Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 739:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Sleep, if a wakeupTime other than NONE is specified,
 740:Generated_Source\PSoC5/cyPm.c **** *  then the appropriate timer state is configured as specified with the
 741:Generated_Source\PSoC5/cyPm.c **** *  interrupt for that timer disabled.  The wakeup source will be a combination
 742:Generated_Source\PSoC5/cyPm.c **** *  of the values specified in the wakeupSource and any timer specified in the
 743:Generated_Source\PSoC5/cyPm.c **** *  wakeupTime argument.  Once the wakeup condition is satisfied, then all saved
 744:Generated_Source\PSoC5/cyPm.c **** *  state is restored and the function returns in the Active state.
 745:Generated_Source\PSoC5/cyPm.c **** *
 746:Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 747:Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 748:Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 749:Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 750:Generated_Source\PSoC5/cyPm.c **** *
 751:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 752:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 753:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW or One PPS is already
 754:Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 755:Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 756:Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 757:Generated_Source\PSoC5/cyPm.c **** *
 758:Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 759:Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used and the only NONE can be specified.
 760:Generated_Source\PSoC5/cyPm.c **** *  The wakeup time must be configured with the component, SleepTimer for CTW
 761:Generated_Source\PSoC5/cyPm.c **** *  intervals and RTC for 1PPS interval. The component must be configured to
 762:Generated_Source\PSoC5/cyPm.c **** *  generate interrupt.
 763:Generated_Source\PSoC5/cyPm.c **** *
 764:Generated_Source\PSoC5/cyPm.c **** * Parameters:
 765:Generated_Source\PSoC5/cyPm.c **** *  wakeupTime:      Specifies a timer wakeup source and the frequency of that
 766:Generated_Source\PSoC5/cyPm.c **** *                   source. For PSoC 5LP, this parameter is ignored.
 767:Generated_Source\PSoC5/cyPm.c **** *
 768:Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 769:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_NONE               None
 770:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_ONE_PPS            One PPS: 1 second
 771:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_2MS            CTW: 2 ms
 772:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_4MS            CTW: 4 ms
 773:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_8MS            CTW: 8 ms
 774:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_16MS           CTW: 16 ms
 775:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_32MS           CTW: 32 ms
 776:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_64MS           CTW: 64 ms
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 33


 777:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_128MS          CTW: 128 ms
 778:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_256MS          CTW: 256 ms
 779:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_512MS          CTW: 512 ms
 780:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_1024MS         CTW: 1024 ms
 781:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_2048MS         CTW: 2048 ms
 782:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_4096MS         CTW: 4096 ms
 783:Generated_Source\PSoC5/cyPm.c **** *
 784:Generated_Source\PSoC5/cyPm.c **** *  wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 785:Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified the associated timer will be
 786:Generated_Source\PSoC5/cyPm.c **** *                   included as a wakeup source.
 787:Generated_Source\PSoC5/cyPm.c **** *
 788:Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 789:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_NONE                None
 790:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR0         Comparator 0
 791:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR1         Comparator 1
 792:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR2         Comparator 2
 793:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR3         Comparator 3
 794:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_PICU                PICU
 795:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_I2C                 I2C
 796:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_BOOSTCONVERTER      Boost Converter
 797:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_VD                  High and Low Voltage Detection (HVI, LVI)
 798:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_CTW                 Central Timewheel*
 799:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_ONE_PPS             One PPS*
 800:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_LCD                 LCD
 801:Generated_Source\PSoC5/cyPm.c **** *
 802:Generated_Source\PSoC5/cyPm.c **** *  *Note:   CTW and One PPS wakeup signals are in the same mask bit.
 803:Generated_Source\PSoC5/cyPm.c **** *
 804:Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource an instance specific define
 805:Generated_Source\PSoC5/cyPm.c **** *  should be used that will track with the specific comparator that the instance
 806:Generated_Source\PSoC5/cyPm.c **** *  is placed into. As an example for a Comparator instance named MyComp the
 807:Generated_Source\PSoC5/cyPm.c **** *  value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 808:Generated_Source\PSoC5/cyPm.c **** *
 809:Generated_Source\PSoC5/cyPm.c **** *  When CTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 810:Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with corresponding parameter. Please
 811:Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 812:Generated_Source\PSoC5/cyPm.c **** *  information.
 813:Generated_Source\PSoC5/cyPm.c **** *
 814:Generated_Source\PSoC5/cyPm.c **** * Return:
 815:Generated_Source\PSoC5/cyPm.c **** *  None
 816:Generated_Source\PSoC5/cyPm.c **** *
 817:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 818:Generated_Source\PSoC5/cyPm.c **** *  No
 819:Generated_Source\PSoC5/cyPm.c **** *
 820:Generated_Source\PSoC5/cyPm.c **** * Side Effects and Restrictions:
 821:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 822:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 823:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled. Also, the ILO 1 KHz (if CTW timer is
 824:Generated_Source\PSoC5/cyPm.c **** *  used as wake up time) will be left started.
 825:Generated_Source\PSoC5/cyPm.c **** *
 826:Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
 827:Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
 828:Generated_Source\PSoC5/cyPm.c **** *  delay is measured using rising edges of the 1 kHz ILO.
 829:Generated_Source\PSoC5/cyPm.c **** *
 830:Generated_Source\PSoC5/cyPm.c **** *  For PSoC 3 silicon hardware buzz should be disabled before entering a sleep
 831:Generated_Source\PSoC5/cyPm.c **** *  power mode. It is disabled by PSoC Creator during startup.
 832:Generated_Source\PSoC5/cyPm.c **** *  If a Low Voltage Interrupt (LVI), High Voltage Interrupt (HVI) or Brown Out
 833:Generated_Source\PSoC5/cyPm.c **** *  detect (power supply supervising capabilities) are required in a design
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 34


 834:Generated_Source\PSoC5/cyPm.c **** *  during sleep, use the Central Time Wheel (CTW) to periodically wake the
 835:Generated_Source\PSoC5/cyPm.c **** *  device, perform software buzz, and refresh the supervisory services. If LVI,
 836:Generated_Source\PSoC5/cyPm.c **** *  HVI, or Brown Out is not required, then CTW is not required.
 837:Generated_Source\PSoC5/cyPm.c **** *  Refer to the device errata for more information.
 838:Generated_Source\PSoC5/cyPm.c **** *
 839:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 840:Generated_Source\PSoC5/cyPm.c **** void CyPmSleep(uint8 wakeupTime, uint16 wakeupSource) 
 841:Generated_Source\PSoC5/cyPm.c **** {
 1023              		.loc 1 841 0
 1024              		.cfi_startproc
 1025              		@ args = 0, pretend = 0, frame = 16
 1026              		@ frame_needed = 1, uses_anonymous_args = 0
 1027 0000 80B5     		push	{r7, lr}
 1028              		.cfi_def_cfa_offset 8
 1029              		.cfi_offset 7, -8
 1030              		.cfi_offset 14, -4
 1031 0002 84B0     		sub	sp, sp, #16
 1032              		.cfi_def_cfa_offset 24
 1033 0004 00AF     		add	r7, sp, #0
 1034              		.cfi_def_cfa_register 7
 1035 0006 0346     		mov	r3, r0
 1036 0008 0A46     		mov	r2, r1
 1037 000a FB71     		strb	r3, [r7, #7]
 1038 000c 1346     		mov	r3, r2	@ movhi
 1039 000e BB80     		strh	r3, [r7, #4]	@ movhi
 842:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
 843:Generated_Source\PSoC5/cyPm.c **** 
 844:Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
 845:Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1040              		.loc 1 845 0
 1041 0010 FFF7FEFF 		bl	CyEnterCriticalSection
 1042 0014 0346     		mov	r3, r0
 1043 0016 FB73     		strb	r3, [r7, #15]
 846:Generated_Source\PSoC5/cyPm.c **** 
 847:Generated_Source\PSoC5/cyPm.c **** 
 848:Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 849:Generated_Source\PSoC5/cyPm.c ****     * The Hibernate/Sleep regulator has a settling time after a reset.
 850:Generated_Source\PSoC5/cyPm.c ****     * During this time, the system ignores requests to enter Sleep and
 851:Generated_Source\PSoC5/cyPm.c ****     * Hibernate modes. The holdoff delay is measured using rising edges of
 852:Generated_Source\PSoC5/cyPm.c ****     * the 1 kHz ILO.
 853:Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 854:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 1044              		.loc 1 854 0
 1045 0018 4E4B     		ldr	r3, .L73
 1046 001a 1B78     		ldrb	r3, [r3]
 1047 001c DBB2     		uxtb	r3, r3
 1048 001e 03F00803 		and	r3, r3, #8
 1049 0022 002B     		cmp	r3, #0
 1050 0024 0BD1     		bne	.L64
 855:Generated_Source\PSoC5/cyPm.c ****     {
 856:Generated_Source\PSoC5/cyPm.c ****         /* Disable hold off - no action on restore */
 857:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 1051              		.loc 1 857 0
 1052 0026 4C4A     		ldr	r2, .L73+4
 1053 0028 4B4B     		ldr	r3, .L73+4
 1054 002a 1B78     		ldrb	r3, [r3]
 1055 002c DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 35


 1056 002e 03F01F03 		and	r3, r3, #31
 1057 0032 DBB2     		uxtb	r3, r3
 1058 0034 1370     		strb	r3, [r2]
 858:Generated_Source\PSoC5/cyPm.c ****     }
 859:Generated_Source\PSoC5/cyPm.c ****     else
 860:Generated_Source\PSoC5/cyPm.c ****     {
 861:Generated_Source\PSoC5/cyPm.c ****         /* Abort, device is not ready for low power mode entry */
 862:Generated_Source\PSoC5/cyPm.c **** 
 863:Generated_Source\PSoC5/cyPm.c ****         /* Restore global interrupt enable state */
 864:Generated_Source\PSoC5/cyPm.c ****         CyExitCriticalSection(interruptState);
 865:Generated_Source\PSoC5/cyPm.c **** 
 866:Generated_Source\PSoC5/cyPm.c ****         return;
 867:Generated_Source\PSoC5/cyPm.c ****     }
 868:Generated_Source\PSoC5/cyPm.c **** 
 869:Generated_Source\PSoC5/cyPm.c **** 
 870:Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 871:Generated_Source\PSoC5/cyPm.c ****     * PSoC3 < TO6:
 872:Generated_Source\PSoC5/cyPm.c ****     * - Hardware buzz must be disabled before the sleep mode entry.
 873:Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so they must
 874:Generated_Source\PSoC5/cyPm.c ****     *   be also disabled.
 875:Generated_Source\PSoC5/cyPm.c ****     *
 876:Generated_Source\PSoC5/cyPm.c ****     * PSoC3 >= TO6:
 877:Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so hardware
 878:Generated_Source\PSoC5/cyPm.c ****     *   buzz must be enabled before the sleep mode entry and restored on
 879:Generated_Source\PSoC5/cyPm.c ****     *   the wakeup.
 880:Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 881:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 882:Generated_Source\PSoC5/cyPm.c **** 
 883:Generated_Source\PSoC5/cyPm.c ****         /* Silicon Revision ID is below TO6 */
 884:Generated_Source\PSoC5/cyPm.c ****         if(CYDEV_CHIP_REV_ACTUAL < 5u)
 885:Generated_Source\PSoC5/cyPm.c ****         {
 886:Generated_Source\PSoC5/cyPm.c ****             /* Hardware buzz expected to be disabled in Sleep mode */
 887:Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ));
 888:Generated_Source\PSoC5/cyPm.c ****         }
 889:Generated_Source\PSoC5/cyPm.c **** 
 890:Generated_Source\PSoC5/cyPm.c **** 
 891:Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
 892:Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
 893:Generated_Source\PSoC5/cyPm.c ****         {
 894:Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL < 5u)
 895:Generated_Source\PSoC5/cyPm.c ****             {
 896:Generated_Source\PSoC5/cyPm.c ****                 /* LVI/HVI requires hardware buzz to be enabled */
 897:Generated_Source\PSoC5/cyPm.c ****                 CYASSERT(0u != 0u);
 898:Generated_Source\PSoC5/cyPm.c ****             }
 899:Generated_Source\PSoC5/cyPm.c ****             else
 900:Generated_Source\PSoC5/cyPm.c ****             {
 901:Generated_Source\PSoC5/cyPm.c ****                 if (0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ))
 902:Generated_Source\PSoC5/cyPm.c ****                 {
 903:Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_DISABLED;
 904:Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG |= CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ;
 905:Generated_Source\PSoC5/cyPm.c ****                 }
 906:Generated_Source\PSoC5/cyPm.c ****                 else
 907:Generated_Source\PSoC5/cyPm.c ****                 {
 908:Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_ENABLED;
 909:Generated_Source\PSoC5/cyPm.c ****                 }
 910:Generated_Source\PSoC5/cyPm.c ****             }
 911:Generated_Source\PSoC5/cyPm.c ****         }
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 36


 912:Generated_Source\PSoC5/cyPm.c **** 
 913:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 914:Generated_Source\PSoC5/cyPm.c **** 
 915:Generated_Source\PSoC5/cyPm.c **** 
 916:Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************************
 917:Generated_Source\PSoC5/cyPm.c ****     * For ARM-based devices,interrupt is required for the CPU to wake up. The
 918:Generated_Source\PSoC5/cyPm.c ****     * Power Management implementation assumes that wakeup time is configured with a
 919:Generated_Source\PSoC5/cyPm.c ****     * separate component (component-based wakeup time configuration) for
 920:Generated_Source\PSoC5/cyPm.c ****     * interrupt to be issued on terminal count. For more information, refer to the
 921:Generated_Source\PSoC5/cyPm.c ****     * Wakeup Time Configuration section of System Reference Guide.
 922:Generated_Source\PSoC5/cyPm.c ****     *******************************************************************************/
 923:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 924:Generated_Source\PSoC5/cyPm.c **** 
 925:Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 926:Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_SLEEP_TIME_NONE == wakeupTime);
 1059              		.loc 1 926 0
 1060 0036 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1061 0038 002B     		cmp	r3, #0
 1062 003a 08D0     		beq	.L71
 1063 003c 04E0     		b	.L72
 1064              	.L64:
 864:Generated_Source\PSoC5/cyPm.c **** 
 1065              		.loc 1 864 0
 1066 003e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1067 0040 1846     		mov	r0, r3
 1068 0042 FFF7FEFF 		bl	CyExitCriticalSection
 866:Generated_Source\PSoC5/cyPm.c ****     }
 1069              		.loc 1 866 0
 1070 0046 81E0     		b	.L63
 1071              	.L72:
 1072              		.loc 1 926 0 discriminator 1
 1073 0048 0020     		movs	r0, #0
 1074 004a FFF7FEFF 		bl	CyHalt
 1075              	.L71:
 927:Generated_Source\PSoC5/cyPm.c **** 
 928:Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 929:Generated_Source\PSoC5/cyPm.c ****         {
 930:Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 931:Generated_Source\PSoC5/cyPm.c ****         }
 932:Generated_Source\PSoC5/cyPm.c **** 
 933:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 934:Generated_Source\PSoC5/cyPm.c **** 
 935:Generated_Source\PSoC5/cyPm.c **** 
 936:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
 1076              		.loc 1 936 0
 1077 004e FFF7FEFF 		bl	CyPmHibSlpSaveSet
 937:Generated_Source\PSoC5/cyPm.c **** 
 938:Generated_Source\PSoC5/cyPm.c **** 
 939:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 940:Generated_Source\PSoC5/cyPm.c **** 
 941:Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 942:Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_SLEEP_TIME_CTW_2MS) && (wakeupTime <= PM_SLEEP_TIME_CTW_4096MS))
 943:Generated_Source\PSoC5/cyPm.c ****         {
 944:Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of CTW */
 945:Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 946:Generated_Source\PSoC5/cyPm.c **** 
 947:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 37


 948:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_CTW;
 949:Generated_Source\PSoC5/cyPm.c ****         }
 950:Generated_Source\PSoC5/cyPm.c **** 
 951:Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 952:Generated_Source\PSoC5/cyPm.c ****         if(PM_SLEEP_TIME_ONE_PPS == wakeupTime)
 953:Generated_Source\PSoC5/cyPm.c ****         {
 954:Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of the 1PPS */
 955:Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 956:Generated_Source\PSoC5/cyPm.c **** 
 957:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 958:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_ONE_PPS;
 959:Generated_Source\PSoC5/cyPm.c ****         }
 960:Generated_Source\PSoC5/cyPm.c **** 
 961:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 962:Generated_Source\PSoC5/cyPm.c **** 
 963:Generated_Source\PSoC5/cyPm.c **** 
 964:Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 965:Generated_Source\PSoC5/cyPm.c **** 
 966:Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 967:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 1078              		.loc 1 967 0
 1079 0052 424B     		ldr	r3, .L73+8
 1080 0054 1B78     		ldrb	r3, [r3]
 1081 0056 DAB2     		uxtb	r2, r3
 1082 0058 414B     		ldr	r3, .L73+12
 1083 005a 1A71     		strb	r2, [r3, #4]
 968:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 1084              		.loc 1 968 0
 1085 005c 3F4A     		ldr	r2, .L73+8
 1086 005e BB88     		ldrh	r3, [r7, #4]
 1087 0060 1B09     		lsrs	r3, r3, #4
 1088 0062 9BB2     		uxth	r3, r3
 1089 0064 DBB2     		uxtb	r3, r3
 1090 0066 1370     		strb	r3, [r2]
 969:Generated_Source\PSoC5/cyPm.c **** 
 970:Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 971:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 1091              		.loc 1 971 0
 1092 0068 3E4B     		ldr	r3, .L73+16
 1093 006a 1B78     		ldrb	r3, [r3]
 1094 006c DAB2     		uxtb	r2, r3
 1095 006e 3C4B     		ldr	r3, .L73+12
 1096 0070 5A71     		strb	r2, [r3, #5]
 972:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1097              		.loc 1 972 0
 1098 0072 3C4A     		ldr	r2, .L73+16
 1099 0074 BB88     		ldrh	r3, [r7, #4]	@ movhi
 1100 0076 DBB2     		uxtb	r3, r3
 1101 0078 03F00F03 		and	r3, r3, #15
 1102 007c DBB2     		uxtb	r3, r3
 1103 007e 1370     		strb	r3, [r2]
 973:Generated_Source\PSoC5/cyPm.c **** 
 974:Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 975:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 1104              		.loc 1 975 0
 1105 0080 394B     		ldr	r3, .L73+20
 1106 0082 1B78     		ldrb	r3, [r3]
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 38


 1107 0084 DAB2     		uxtb	r2, r3
 1108 0086 364B     		ldr	r3, .L73+12
 1109 0088 9A71     		strb	r2, [r3, #6]
 976:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1110              		.loc 1 976 0
 1111 008a 374A     		ldr	r2, .L73+20
 1112 008c BB88     		ldrh	r3, [r7, #4]
 1113 008e 1B0B     		lsrs	r3, r3, #12
 1114 0090 9BB2     		uxth	r3, r3
 1115 0092 DBB2     		uxtb	r3, r3
 1116 0094 03F00103 		and	r3, r3, #1
 1117 0098 DBB2     		uxtb	r3, r3
 1118 009a 1370     		strb	r3, [r2]
 977:Generated_Source\PSoC5/cyPm.c **** 
 978:Generated_Source\PSoC5/cyPm.c **** 
 979:Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
 980:Generated_Source\PSoC5/cyPm.c ****     * Do not use the merge region below unless any component datasheet
 981:Generated_Source\PSoC5/cyPm.c ****     * suggests doing so.
 982:Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
 983:Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_BEFORE_SLEEP` */
 984:Generated_Source\PSoC5/cyPm.c **** 
 985:Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
 986:Generated_Source\PSoC5/cyPm.c **** 
 987:Generated_Source\PSoC5/cyPm.c **** 
 988:Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
 989:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 1119              		.loc 1 989 0
 1120 009c 334B     		ldr	r3, .L73+24
 1121 009e 1B78     		ldrb	r3, [r3]
 1122 00a0 DBB2     		uxtb	r3, r3
 1123 00a2 03F00703 		and	r3, r3, #7
 1124 00a6 002B     		cmp	r3, #0
 1125 00a8 04D1     		bne	.L68
 990:Generated_Source\PSoC5/cyPm.c ****     {
 991:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
 992:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
 1126              		.loc 1 992 0
 1127 00aa 2D4B     		ldr	r3, .L73+12
 1128 00ac 0122     		movs	r2, #1
 1129 00ae 83F82D20 		strb	r2, [r3, #45]
 1130 00b2 14E0     		b	.L69
 1131              	.L68:
 993:Generated_Source\PSoC5/cyPm.c ****     }
 994:Generated_Source\PSoC5/cyPm.c ****     else
 995:Generated_Source\PSoC5/cyPm.c ****     {
 996:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
 997:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
 1132              		.loc 1 997 0
 1133 00b4 2A4B     		ldr	r3, .L73+12
 1134 00b6 0022     		movs	r2, #0
 1135 00b8 83F82D20 		strb	r2, [r3, #45]
 998:Generated_Source\PSoC5/cyPm.c **** 
 999:Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
1000:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
 1136              		.loc 1 1000 0
 1137 00bc 2B4B     		ldr	r3, .L73+24
 1138 00be 1B78     		ldrb	r3, [r3]
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 39


 1139 00c0 DBB2     		uxtb	r3, r3
 1140 00c2 03F00703 		and	r3, r3, #7
 1141 00c6 DAB2     		uxtb	r2, r3
 1142 00c8 254B     		ldr	r3, .L73+12
 1143 00ca 83F82C20 		strb	r2, [r3, #44]
1001:Generated_Source\PSoC5/cyPm.c **** 
1002:Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
1003:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
 1144              		.loc 1 1003 0
 1145 00ce 274A     		ldr	r2, .L73+24
 1146 00d0 264B     		ldr	r3, .L73+24
 1147 00d2 1B78     		ldrb	r3, [r3]
 1148 00d4 DBB2     		uxtb	r3, r3
 1149 00d6 23F00703 		bic	r3, r3, #7
 1150 00da DBB2     		uxtb	r3, r3
 1151 00dc 1370     		strb	r3, [r2]
 1152              	.L69:
1004:Generated_Source\PSoC5/cyPm.c ****     }
1005:Generated_Source\PSoC5/cyPm.c **** 
1006:Generated_Source\PSoC5/cyPm.c ****     /* Switch to Sleep mode */
1007:Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_S
 1153              		.loc 1 1007 0
 1154 00de 1D4A     		ldr	r2, .L73
 1155 00e0 1C4B     		ldr	r3, .L73
 1156 00e2 1B78     		ldrb	r3, [r3]
 1157 00e4 DBB2     		uxtb	r3, r3
 1158 00e6 23F00703 		bic	r3, r3, #7
 1159 00ea DBB2     		uxtb	r3, r3
 1160 00ec 43F00303 		orr	r3, r3, #3
 1161 00f0 DBB2     		uxtb	r3, r3
 1162 00f2 1370     		strb	r3, [r2]
1008:Generated_Source\PSoC5/cyPm.c **** 
1009:Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
1010:Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 1163              		.loc 1 1010 0
 1164 00f4 174B     		ldr	r3, .L73
 1165 00f6 1B78     		ldrb	r3, [r3]
1011:Generated_Source\PSoC5/cyPm.c **** 
1012:Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into mode. */
1013:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1166              		.loc 1 1013 0
 1167              		.syntax unified
 1168              	@ 1013 "Generated_Source\PSoC5\cyPm.c" 1
 1169 00f8 00BF     		NOP
 1170              	
 1171              	@ 0 "" 2
1014:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1172              		.loc 1 1014 0
 1173              	@ 1014 "Generated_Source\PSoC5\cyPm.c" 1
 1174 00fa 00BF     		NOP
 1175              	
 1176              	@ 0 "" 2
1015:Generated_Source\PSoC5/cyPm.c **** 
1016:Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1017:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 1177              		.loc 1 1017 0
 1178              	@ 1017 "Generated_Source\PSoC5\cyPm.c" 1
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 40


 1179 00fc 30BF     		WFI 
 1180              	
 1181              	@ 0 "" 2
1018:Generated_Source\PSoC5/cyPm.c **** 
1019:Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Sleep Mode */
1020:Generated_Source\PSoC5/cyPm.c **** 
1021:Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1022:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
 1182              		.loc 1 1022 0
 1183              		.thumb
 1184              		.syntax unified
 1185 00fe 184B     		ldr	r3, .L73+12
 1186 0100 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 1187 0104 012B     		cmp	r3, #1
 1188 0106 0FD0     		beq	.L70
1023:Generated_Source\PSoC5/cyPm.c ****     {
1024:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
 1189              		.loc 1 1024 0
 1190 0108 1849     		ldr	r1, .L73+24
 1191 010a 184B     		ldr	r3, .L73+24
 1192 010c 1B78     		ldrb	r3, [r3]
 1193 010e DBB2     		uxtb	r3, r3
 1194 0110 5BB2     		sxtb	r3, r3
 1195 0112 23F00703 		bic	r3, r3, #7
 1196 0116 5AB2     		sxtb	r2, r3
1025:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1197              		.loc 1 1025 0
 1198 0118 114B     		ldr	r3, .L73+12
 1199 011a 93F82C30 		ldrb	r3, [r3, #44]	@ zero_extendqisi2
1024:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1200              		.loc 1 1024 0
 1201 011e 5BB2     		sxtb	r3, r3
 1202 0120 1343     		orrs	r3, r3, r2
 1203 0122 5BB2     		sxtb	r3, r3
 1204 0124 DBB2     		uxtb	r3, r3
 1205 0126 0B70     		strb	r3, [r1]
 1206              	.L70:
1026:Generated_Source\PSoC5/cyPm.c ****     }
1027:Generated_Source\PSoC5/cyPm.c **** 
1028:Generated_Source\PSoC5/cyPm.c **** 
1029:Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
1030:Generated_Source\PSoC5/cyPm.c ****     * Do not use merge region below unless any component datasheet
1031:Generated_Source\PSoC5/cyPm.c ****     * suggest to do so.
1032:Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
1033:Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_AFTER_WAKEUP_FROM_SLEEP` */
1034:Generated_Source\PSoC5/cyPm.c **** 
1035:Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
1036:Generated_Source\PSoC5/cyPm.c **** 
1037:Generated_Source\PSoC5/cyPm.c **** 
1038:Generated_Source\PSoC5/cyPm.c ****     /* Restore hardware configuration */
1039:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
 1207              		.loc 1 1039 0
 1208 0128 FFF7FEFF 		bl	CyPmHibSlpRestore
1040:Generated_Source\PSoC5/cyPm.c **** 
1041:Generated_Source\PSoC5/cyPm.c **** 
1042:Generated_Source\PSoC5/cyPm.c ****     /* Disable hardware buzz, if it was previously enabled */
1043:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 41


1044:Generated_Source\PSoC5/cyPm.c **** 
1045:Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
1046:Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
1047:Generated_Source\PSoC5/cyPm.c ****         {
1048:Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL >= 5u)
1049:Generated_Source\PSoC5/cyPm.c ****             {
1050:Generated_Source\PSoC5/cyPm.c ****                 if (CY_PM_DISABLED == cyPmBackup.hardwareBuzz)
1051:Generated_Source\PSoC5/cyPm.c ****                 {
1052:Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG &= (uint8)(~CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ);
1053:Generated_Source\PSoC5/cyPm.c ****                 }
1054:Generated_Source\PSoC5/cyPm.c ****             }
1055:Generated_Source\PSoC5/cyPm.c ****         }
1056:Generated_Source\PSoC5/cyPm.c **** 
1057:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1058:Generated_Source\PSoC5/cyPm.c **** 
1059:Generated_Source\PSoC5/cyPm.c **** 
1060:Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1061:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 1209              		.loc 1 1061 0
 1210 012c 0B4B     		ldr	r3, .L73+8
 1211 012e 0C4A     		ldr	r2, .L73+12
 1212 0130 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 1213 0132 1A70     		strb	r2, [r3]
1062:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1214              		.loc 1 1062 0
 1215 0134 0B4B     		ldr	r3, .L73+16
 1216 0136 0A4A     		ldr	r2, .L73+12
 1217 0138 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 1218 013a 1A70     		strb	r2, [r3]
1063:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1219              		.loc 1 1063 0
 1220 013c 0A4B     		ldr	r3, .L73+20
 1221 013e 084A     		ldr	r2, .L73+12
 1222 0140 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 1223 0142 1A70     		strb	r2, [r3]
1064:Generated_Source\PSoC5/cyPm.c **** 
1065:Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1066:Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1224              		.loc 1 1066 0
 1225 0144 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1226 0146 1846     		mov	r0, r3
 1227 0148 FFF7FEFF 		bl	CyExitCriticalSection
 1228              	.L63:
1067:Generated_Source\PSoC5/cyPm.c **** }
 1229              		.loc 1 1067 0
 1230 014c 1037     		adds	r7, r7, #16
 1231              		.cfi_def_cfa_offset 8
 1232 014e BD46     		mov	sp, r7
 1233              		.cfi_def_cfa_register 13
 1234              		@ sp needed
 1235 0150 80BD     		pop	{r7, pc}
 1236              	.L74:
 1237 0152 00BF     		.align	2
 1238              	.L73:
 1239 0154 93430040 		.word	1073759123
 1240 0158 83460040 		.word	1073759875
 1241 015c 98430040 		.word	1073759128
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 42


 1242 0160 00000000 		.word	cyPmBackup
 1243 0164 99430040 		.word	1073759129
 1244 0168 9A430040 		.word	1073759130
 1245 016c 00420040 		.word	1073758720
 1246              		.cfi_endproc
 1247              	.LFE3:
 1248              		.size	CyPmSleep, .-CyPmSleep
 1249              		.section	.text.CyPmHibernate,"ax",%progbits
 1250              		.align	2
 1251              		.global	CyPmHibernate
 1252              		.thumb
 1253              		.thumb_func
 1254              		.type	CyPmHibernate, %function
 1255              	CyPmHibernate:
 1256              	.LFB4:
1068:Generated_Source\PSoC5/cyPm.c **** 
1069:Generated_Source\PSoC5/cyPm.c **** 
1070:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1071:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibernate
1072:Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1073:Generated_Source\PSoC5/cyPm.c **** *
1074:Generated_Source\PSoC5/cyPm.c **** * Summary:
1075:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Hibernate state.
1076:Generated_Source\PSoC5/cyPm.c **** *
1077:Generated_Source\PSoC5/cyPm.c **** *  PSoC 3 and PSoC 5LP:
1078:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Hibernate, the current status of the PICU wakeup source
1079:Generated_Source\PSoC5/cyPm.c **** *  bit is saved and then set. This configures the device to wake up from the
1080:Generated_Source\PSoC5/cyPm.c **** *  PICU. Make sure you have at least one pin configured to generate PICU
1081:Generated_Source\PSoC5/cyPm.c **** *  interrupt. For pin Px.y, the register "PICU_INTTYPE_PICUx_INTTYPEy" controls
1082:Generated_Source\PSoC5/cyPm.c **** *  the PICU behavior. In the TRM, this register is "PICU[0..15]_INTTYPE[0..7]."
1083:Generated_Source\PSoC5/cyPm.c **** *  In the Pins component datasheet, this register is referred to as the IRQ
1084:Generated_Source\PSoC5/cyPm.c **** *  option. Once the wakeup occurs, the PICU wakeup source bit is restored and
1085:Generated_Source\PSoC5/cyPm.c **** *  the PSoC returns to the Active state.
1086:Generated_Source\PSoC5/cyPm.c **** *
1087:Generated_Source\PSoC5/cyPm.c **** * Parameters:
1088:Generated_Source\PSoC5/cyPm.c **** *  None
1089:Generated_Source\PSoC5/cyPm.c **** *
1090:Generated_Source\PSoC5/cyPm.c **** * Return:
1091:Generated_Source\PSoC5/cyPm.c **** *  None
1092:Generated_Source\PSoC5/cyPm.c **** *
1093:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1094:Generated_Source\PSoC5/cyPm.c **** *  No
1095:Generated_Source\PSoC5/cyPm.c **** *
1096:Generated_Source\PSoC5/cyPm.c **** * Side Effects:
1097:Generated_Source\PSoC5/cyPm.c **** *  Applications must wait 20 us before re-entering hibernate or sleep after
1098:Generated_Source\PSoC5/cyPm.c **** *  waking up from hibernate. The 20 us allows the sleep regulator time to
1099:Generated_Source\PSoC5/cyPm.c **** *  stabilize before the next hibernate / sleep event occurs. The 20 us
1100:Generated_Source\PSoC5/cyPm.c **** *  requirement begins when the device wakes up. There is no hardware check that
1101:Generated_Source\PSoC5/cyPm.c **** *  this requirement is met. The specified delay should be done on ISR entry.
1102:Generated_Source\PSoC5/cyPm.c **** *
1103:Generated_Source\PSoC5/cyPm.c **** *  After the wakeup PICU interrupt occurs, the Pin_ClearInterrupt() (where Pin is
1104:Generated_Source\PSoC5/cyPm.c **** *  instance name of the Pins component) function must be called to clear the
1105:Generated_Source\PSoC5/cyPm.c **** *  latched pin events to allow the proper Hibernate mode entry and to enable
1106:Generated_Source\PSoC5/cyPm.c **** *  detection of future events.
1107:Generated_Source\PSoC5/cyPm.c **** *
1108:Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
1109:Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 43


1110:Generated_Source\PSoC5/cyPm.c **** *  delay is measured using the rising edges of the 1 kHz ILO.
1111:Generated_Source\PSoC5/cyPm.c **** *
1112:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1113:Generated_Source\PSoC5/cyPm.c **** void CyPmHibernate(void) 
1114:Generated_Source\PSoC5/cyPm.c **** {
 1257              		.loc 1 1114 0
 1258              		.cfi_startproc
 1259              		@ args = 0, pretend = 0, frame = 8
 1260              		@ frame_needed = 1, uses_anonymous_args = 0
 1261 0000 80B5     		push	{r7, lr}
 1262              		.cfi_def_cfa_offset 8
 1263              		.cfi_offset 7, -8
 1264              		.cfi_offset 14, -4
 1265 0002 82B0     		sub	sp, sp, #8
 1266              		.cfi_def_cfa_offset 16
 1267 0004 00AF     		add	r7, sp, #0
 1268              		.cfi_def_cfa_register 7
1115:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1116:Generated_Source\PSoC5/cyPm.c **** 
1117:Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
1118:Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1269              		.loc 1 1118 0
 1270 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 1271 000a 0346     		mov	r3, r0
 1272 000c FB71     		strb	r3, [r7, #7]
1119:Generated_Source\PSoC5/cyPm.c **** 
1120:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1121:Generated_Source\PSoC5/cyPm.c ****         * The Hibernate/Sleep regulator has a settling time after a reset.
1122:Generated_Source\PSoC5/cyPm.c ****         * During this time, the system ignores requests to enter the Sleep and
1123:Generated_Source\PSoC5/cyPm.c ****         * Hibernate modes. The holdoff delay is measured using the rising edges of
1124:Generated_Source\PSoC5/cyPm.c ****         * the 1 kHz ILO.
1125:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1126:Generated_Source\PSoC5/cyPm.c ****         if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 1273              		.loc 1 1126 0
 1274 000e 454B     		ldr	r3, .L83
 1275 0010 1B78     		ldrb	r3, [r3]
 1276 0012 DBB2     		uxtb	r3, r3
 1277 0014 03F00803 		and	r3, r3, #8
 1278 0018 002B     		cmp	r3, #0
 1279 001a 29D1     		bne	.L76
1127:Generated_Source\PSoC5/cyPm.c ****         {
1128:Generated_Source\PSoC5/cyPm.c ****             /* Disable hold off - no action on restore */
1129:Generated_Source\PSoC5/cyPm.c ****             CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 1280              		.loc 1 1129 0
 1281 001c 424A     		ldr	r2, .L83+4
 1282 001e 424B     		ldr	r3, .L83+4
 1283 0020 1B78     		ldrb	r3, [r3]
 1284 0022 DBB2     		uxtb	r3, r3
 1285 0024 03F01F03 		and	r3, r3, #31
 1286 0028 DBB2     		uxtb	r3, r3
 1287 002a 1370     		strb	r3, [r2]
1130:Generated_Source\PSoC5/cyPm.c ****         }
1131:Generated_Source\PSoC5/cyPm.c ****         else
1132:Generated_Source\PSoC5/cyPm.c ****         {
1133:Generated_Source\PSoC5/cyPm.c ****             /* Abort, device is not ready for low power mode entry */
1134:Generated_Source\PSoC5/cyPm.c **** 
1135:Generated_Source\PSoC5/cyPm.c ****             /* Restore global interrupt enable state */
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 44


1136:Generated_Source\PSoC5/cyPm.c ****             CyExitCriticalSection(interruptState);
1137:Generated_Source\PSoC5/cyPm.c **** 
1138:Generated_Source\PSoC5/cyPm.c ****             return;
1139:Generated_Source\PSoC5/cyPm.c ****         }
1140:Generated_Source\PSoC5/cyPm.c **** 
1141:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSaveSet();
 1288              		.loc 1 1141 0
 1289 002c FFF7FEFF 		bl	CyPmHibSaveSet
1142:Generated_Source\PSoC5/cyPm.c **** 
1143:Generated_Source\PSoC5/cyPm.c **** 
1144:Generated_Source\PSoC5/cyPm.c ****     /* Save and enable only wakeup on PICU */
1145:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 1290              		.loc 1 1145 0
 1291 0030 3E4B     		ldr	r3, .L83+8
 1292 0032 1B78     		ldrb	r3, [r3]
 1293 0034 DAB2     		uxtb	r2, r3
 1294 0036 3E4B     		ldr	r3, .L83+12
 1295 0038 1A71     		strb	r2, [r3, #4]
1146:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = CY_PM_WAKEUP_PICU;
 1296              		.loc 1 1146 0
 1297 003a 3C4B     		ldr	r3, .L83+8
 1298 003c 0422     		movs	r2, #4
 1299 003e 1A70     		strb	r2, [r3]
1147:Generated_Source\PSoC5/cyPm.c **** 
1148:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 1300              		.loc 1 1148 0
 1301 0040 3C4B     		ldr	r3, .L83+16
 1302 0042 1B78     		ldrb	r3, [r3]
 1303 0044 DAB2     		uxtb	r2, r3
 1304 0046 3A4B     		ldr	r3, .L83+12
 1305 0048 5A71     		strb	r2, [r3, #5]
1149:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = 0x00u;
 1306              		.loc 1 1149 0
 1307 004a 3A4B     		ldr	r3, .L83+16
 1308 004c 0022     		movs	r2, #0
 1309 004e 1A70     		strb	r2, [r3]
1150:Generated_Source\PSoC5/cyPm.c **** 
1151:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 1310              		.loc 1 1151 0
 1311 0050 394B     		ldr	r3, .L83+20
 1312 0052 1B78     		ldrb	r3, [r3]
 1313 0054 DAB2     		uxtb	r2, r3
 1314 0056 364B     		ldr	r3, .L83+12
 1315 0058 9A71     		strb	r2, [r3, #6]
1152:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = 0x00u;
 1316              		.loc 1 1152 0
 1317 005a 374B     		ldr	r3, .L83+20
 1318 005c 0022     		movs	r2, #0
 1319 005e 1A70     		strb	r2, [r3]
1153:Generated_Source\PSoC5/cyPm.c **** 
1154:Generated_Source\PSoC5/cyPm.c **** 
1155:Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
1156:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 1320              		.loc 1 1156 0
 1321 0060 364B     		ldr	r3, .L83+24
 1322 0062 1B78     		ldrb	r3, [r3]
 1323 0064 DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 45


 1324 0066 03F00703 		and	r3, r3, #7
 1325 006a 002B     		cmp	r3, #0
 1326 006c 0AD1     		bne	.L79
 1327 006e 04E0     		b	.L82
 1328              	.L76:
1136:Generated_Source\PSoC5/cyPm.c **** 
 1329              		.loc 1 1136 0
 1330 0070 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1331 0072 1846     		mov	r0, r3
 1332 0074 FFF7FEFF 		bl	CyExitCriticalSection
1138:Generated_Source\PSoC5/cyPm.c ****         }
 1333              		.loc 1 1138 0
 1334 0078 50E0     		b	.L75
 1335              	.L82:
1157:Generated_Source\PSoC5/cyPm.c ****     {
1158:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
1159:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
 1336              		.loc 1 1159 0
 1337 007a 2D4B     		ldr	r3, .L83+12
 1338 007c 0122     		movs	r2, #1
 1339 007e 83F82D20 		strb	r2, [r3, #45]
 1340 0082 14E0     		b	.L80
 1341              	.L79:
1160:Generated_Source\PSoC5/cyPm.c ****     }
1161:Generated_Source\PSoC5/cyPm.c ****     else
1162:Generated_Source\PSoC5/cyPm.c ****     {
1163:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
1164:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
 1342              		.loc 1 1164 0
 1343 0084 2A4B     		ldr	r3, .L83+12
 1344 0086 0022     		movs	r2, #0
 1345 0088 83F82D20 		strb	r2, [r3, #45]
1165:Generated_Source\PSoC5/cyPm.c **** 
1166:Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
1167:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
 1346              		.loc 1 1167 0
 1347 008c 2B4B     		ldr	r3, .L83+24
 1348 008e 1B78     		ldrb	r3, [r3]
 1349 0090 DBB2     		uxtb	r3, r3
 1350 0092 03F00703 		and	r3, r3, #7
 1351 0096 DAB2     		uxtb	r2, r3
 1352 0098 254B     		ldr	r3, .L83+12
 1353 009a 83F82C20 		strb	r2, [r3, #44]
1168:Generated_Source\PSoC5/cyPm.c **** 
1169:Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
1170:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
 1354              		.loc 1 1170 0
 1355 009e 274A     		ldr	r2, .L83+24
 1356 00a0 264B     		ldr	r3, .L83+24
 1357 00a2 1B78     		ldrb	r3, [r3]
 1358 00a4 DBB2     		uxtb	r3, r3
 1359 00a6 23F00703 		bic	r3, r3, #7
 1360 00aa DBB2     		uxtb	r3, r3
 1361 00ac 1370     		strb	r3, [r2]
 1362              	.L80:
1171:Generated_Source\PSoC5/cyPm.c ****     }
1172:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 46


1173:Generated_Source\PSoC5/cyPm.c **** 
1174:Generated_Source\PSoC5/cyPm.c ****     /* Switch to Hibernate Mode */
1175:Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = (CY_PM_MODE_CSR_REG & ((uint8) (~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_H
 1363              		.loc 1 1175 0
 1364 00ae 1D4A     		ldr	r2, .L83
 1365 00b0 1C4B     		ldr	r3, .L83
 1366 00b2 1B78     		ldrb	r3, [r3]
 1367 00b4 DBB2     		uxtb	r3, r3
 1368 00b6 23F00703 		bic	r3, r3, #7
 1369 00ba DBB2     		uxtb	r3, r3
 1370 00bc 43F00403 		orr	r3, r3, #4
 1371 00c0 DBB2     		uxtb	r3, r3
 1372 00c2 1370     		strb	r3, [r2]
1176:Generated_Source\PSoC5/cyPm.c **** 
1177:Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
1178:Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 1373              		.loc 1 1178 0
 1374 00c4 174B     		ldr	r3, .L83
 1375 00c6 1B78     		ldrb	r3, [r3]
1179:Generated_Source\PSoC5/cyPm.c **** 
1180:Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into mode. */
1181:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1376              		.loc 1 1181 0
 1377              		.syntax unified
 1378              	@ 1181 "Generated_Source\PSoC5\cyPm.c" 1
 1379 00c8 00BF     		NOP
 1380              	
 1381              	@ 0 "" 2
1182:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1382              		.loc 1 1182 0
 1383              	@ 1182 "Generated_Source\PSoC5\cyPm.c" 1
 1384 00ca 00BF     		NOP
 1385              	
 1386              	@ 0 "" 2
1183:Generated_Source\PSoC5/cyPm.c **** 
1184:Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1185:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 1387              		.loc 1 1185 0
 1388              	@ 1185 "Generated_Source\PSoC5\cyPm.c" 1
 1389 00cc 30BF     		WFI 
 1390              	
 1391              	@ 0 "" 2
1186:Generated_Source\PSoC5/cyPm.c **** 
1187:Generated_Source\PSoC5/cyPm.c **** 
1188:Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Hibernate mode */
1189:Generated_Source\PSoC5/cyPm.c **** 
1190:Generated_Source\PSoC5/cyPm.c **** 
1191:Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1192:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
 1392              		.loc 1 1192 0
 1393              		.thumb
 1394              		.syntax unified
 1395 00ce 184B     		ldr	r3, .L83+12
 1396 00d0 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 1397 00d4 012B     		cmp	r3, #1
 1398 00d6 0FD0     		beq	.L81
1193:Generated_Source\PSoC5/cyPm.c ****     {
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 47


1194:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
 1399              		.loc 1 1194 0
 1400 00d8 1849     		ldr	r1, .L83+24
 1401 00da 184B     		ldr	r3, .L83+24
 1402 00dc 1B78     		ldrb	r3, [r3]
 1403 00de DBB2     		uxtb	r3, r3
 1404 00e0 5BB2     		sxtb	r3, r3
 1405 00e2 23F00703 		bic	r3, r3, #7
 1406 00e6 5AB2     		sxtb	r2, r3
1195:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1407              		.loc 1 1195 0
 1408 00e8 114B     		ldr	r3, .L83+12
 1409 00ea 93F82C30 		ldrb	r3, [r3, #44]	@ zero_extendqisi2
1194:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1410              		.loc 1 1194 0
 1411 00ee 5BB2     		sxtb	r3, r3
 1412 00f0 1343     		orrs	r3, r3, r2
 1413 00f2 5BB2     		sxtb	r3, r3
 1414 00f4 DBB2     		uxtb	r3, r3
 1415 00f6 0B70     		strb	r3, [r1]
 1416              	.L81:
1196:Generated_Source\PSoC5/cyPm.c ****     }
1197:Generated_Source\PSoC5/cyPm.c **** 
1198:Generated_Source\PSoC5/cyPm.c **** 
1199:Generated_Source\PSoC5/cyPm.c ****     /* Restore device for proper Hibernate mode exit*/
1200:Generated_Source\PSoC5/cyPm.c ****     CyPmHibRestore();
 1417              		.loc 1 1200 0
 1418 00f8 FFF7FEFF 		bl	CyPmHibRestore
1201:Generated_Source\PSoC5/cyPm.c **** 
1202:Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1203:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 1419              		.loc 1 1203 0
 1420 00fc 0B4B     		ldr	r3, .L83+8
 1421 00fe 0C4A     		ldr	r2, .L83+12
 1422 0100 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 1423 0102 1A70     		strb	r2, [r3]
1204:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1424              		.loc 1 1204 0
 1425 0104 0B4B     		ldr	r3, .L83+16
 1426 0106 0A4A     		ldr	r2, .L83+12
 1427 0108 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 1428 010a 1A70     		strb	r2, [r3]
1205:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1429              		.loc 1 1205 0
 1430 010c 0A4B     		ldr	r3, .L83+20
 1431 010e 084A     		ldr	r2, .L83+12
 1432 0110 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 1433 0112 1A70     		strb	r2, [r3]
1206:Generated_Source\PSoC5/cyPm.c **** 
1207:Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1208:Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1434              		.loc 1 1208 0
 1435 0114 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1436 0116 1846     		mov	r0, r3
 1437 0118 FFF7FEFF 		bl	CyExitCriticalSection
 1438              	.L75:
1209:Generated_Source\PSoC5/cyPm.c **** }
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 48


 1439              		.loc 1 1209 0
 1440 011c 0837     		adds	r7, r7, #8
 1441              		.cfi_def_cfa_offset 8
 1442 011e BD46     		mov	sp, r7
 1443              		.cfi_def_cfa_register 13
 1444              		@ sp needed
 1445 0120 80BD     		pop	{r7, pc}
 1446              	.L84:
 1447 0122 00BF     		.align	2
 1448              	.L83:
 1449 0124 93430040 		.word	1073759123
 1450 0128 83460040 		.word	1073759875
 1451 012c 98430040 		.word	1073759128
 1452 0130 00000000 		.word	cyPmBackup
 1453 0134 99430040 		.word	1073759129
 1454 0138 9A430040 		.word	1073759130
 1455 013c 00420040 		.word	1073758720
 1456              		.cfi_endproc
 1457              	.LFE4:
 1458              		.size	CyPmHibernate, .-CyPmHibernate
 1459              		.section	.text.CyPmReadStatus,"ax",%progbits
 1460              		.align	2
 1461              		.global	CyPmReadStatus
 1462              		.thumb
 1463              		.thumb_func
 1464              		.type	CyPmReadStatus, %function
 1465              	CyPmReadStatus:
 1466              	.LFB5:
1210:Generated_Source\PSoC5/cyPm.c **** 
1211:Generated_Source\PSoC5/cyPm.c **** 
1212:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1213:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmReadStatus
1214:Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1215:Generated_Source\PSoC5/cyPm.c **** *
1216:Generated_Source\PSoC5/cyPm.c **** * Summary:
1217:Generated_Source\PSoC5/cyPm.c **** *  Manages the Power Manager Interrupt Status Register.  This register has the
1218:Generated_Source\PSoC5/cyPm.c **** *  interrupt status for the one pulse per second, central timewheel and fast
1219:Generated_Source\PSoC5/cyPm.c **** *  timewheel timers.  This hardware register clears on read.  To allow for only
1220:Generated_Source\PSoC5/cyPm.c **** *  clearing the bits of interest and preserving the other bits, this function
1221:Generated_Source\PSoC5/cyPm.c **** *  uses a shadow register that retains the state.  This function reads the
1222:Generated_Source\PSoC5/cyPm.c **** *  status register and ORs that value with the shadow register.  That is the
1223:Generated_Source\PSoC5/cyPm.c **** *  value that is returned.  Then the bits in the mask that are set are cleared
1224:Generated_Source\PSoC5/cyPm.c **** *  from this value and written back to the shadow register.
1225:Generated_Source\PSoC5/cyPm.c **** *
1226:Generated_Source\PSoC5/cyPm.c **** *  Note You must call this function within 1 ms (1 clock cycle of the ILO)
1227:Generated_Source\PSoC5/cyPm.c **** *  after a CTW event has occurred.
1228:Generated_Source\PSoC5/cyPm.c **** *
1229:Generated_Source\PSoC5/cyPm.c **** * Parameters:
1230:Generated_Source\PSoC5/cyPm.c **** *  mask: Bits in the shadow register to clear.
1231:Generated_Source\PSoC5/cyPm.c **** *
1232:Generated_Source\PSoC5/cyPm.c **** *       Define                      Source
1233:Generated_Source\PSoC5/cyPm.c **** *  CY_PM_FTW_INT                Fast Timewheel
1234:Generated_Source\PSoC5/cyPm.c **** *  CY_PM_CTW_INT                Central Timewheel
1235:Generated_Source\PSoC5/cyPm.c **** *  CY_PM_ONEPPS_INT             One Pulse Per Second
1236:Generated_Source\PSoC5/cyPm.c **** *
1237:Generated_Source\PSoC5/cyPm.c **** * Return:
1238:Generated_Source\PSoC5/cyPm.c **** *  Status.  Same bits values as the mask parameter.
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 49


1239:Generated_Source\PSoC5/cyPm.c **** *
1240:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1241:Generated_Source\PSoC5/cyPm.c **** uint8 CyPmReadStatus(uint8 mask) 
1242:Generated_Source\PSoC5/cyPm.c **** {
 1467              		.loc 1 1242 0
 1468              		.cfi_startproc
 1469              		@ args = 0, pretend = 0, frame = 16
 1470              		@ frame_needed = 1, uses_anonymous_args = 0
 1471 0000 80B5     		push	{r7, lr}
 1472              		.cfi_def_cfa_offset 8
 1473              		.cfi_offset 7, -8
 1474              		.cfi_offset 14, -4
 1475 0002 84B0     		sub	sp, sp, #16
 1476              		.cfi_def_cfa_offset 24
 1477 0004 00AF     		add	r7, sp, #0
 1478              		.cfi_def_cfa_register 7
 1479 0006 0346     		mov	r3, r0
 1480 0008 FB71     		strb	r3, [r7, #7]
1243:Generated_Source\PSoC5/cyPm.c ****     static uint8 interruptStatus;
1244:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1245:Generated_Source\PSoC5/cyPm.c ****     uint8 tmpStatus;
1246:Generated_Source\PSoC5/cyPm.c **** 
1247:Generated_Source\PSoC5/cyPm.c ****     /* Enter critical section */
1248:Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1481              		.loc 1 1248 0
 1482 000a FFF7FEFF 		bl	CyEnterCriticalSection
 1483 000e 0346     		mov	r3, r0
 1484 0010 FB73     		strb	r3, [r7, #15]
1249:Generated_Source\PSoC5/cyPm.c **** 
1250:Generated_Source\PSoC5/cyPm.c ****     /* Save value of register, copy it and clear desired bit */
1251:Generated_Source\PSoC5/cyPm.c ****     interruptStatus |= CY_PM_INT_SR_REG;
 1485              		.loc 1 1251 0
 1486 0012 0F4B     		ldr	r3, .L87
 1487 0014 1B78     		ldrb	r3, [r3]
 1488 0016 DAB2     		uxtb	r2, r3
 1489 0018 0E4B     		ldr	r3, .L87+4
 1490 001a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1491 001c 1343     		orrs	r3, r3, r2
 1492 001e DAB2     		uxtb	r2, r3
 1493 0020 0C4B     		ldr	r3, .L87+4
 1494 0022 1A70     		strb	r2, [r3]
1252:Generated_Source\PSoC5/cyPm.c ****     tmpStatus = interruptStatus;
 1495              		.loc 1 1252 0
 1496 0024 0B4B     		ldr	r3, .L87+4
 1497 0026 1B78     		ldrb	r3, [r3]
 1498 0028 BB73     		strb	r3, [r7, #14]
1253:Generated_Source\PSoC5/cyPm.c ****     interruptStatus &= ((uint8)(~mask));
 1499              		.loc 1 1253 0
 1500 002a FB79     		ldrb	r3, [r7, #7]
 1501 002c DB43     		mvns	r3, r3
 1502 002e DAB2     		uxtb	r2, r3
 1503 0030 084B     		ldr	r3, .L87+4
 1504 0032 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1505 0034 1340     		ands	r3, r3, r2
 1506 0036 DAB2     		uxtb	r2, r3
 1507 0038 064B     		ldr	r3, .L87+4
 1508 003a 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 50


1254:Generated_Source\PSoC5/cyPm.c **** 
1255:Generated_Source\PSoC5/cyPm.c ****     /* Exit critical section */
1256:Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1509              		.loc 1 1256 0
 1510 003c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1511 003e 1846     		mov	r0, r3
 1512 0040 FFF7FEFF 		bl	CyExitCriticalSection
1257:Generated_Source\PSoC5/cyPm.c **** 
1258:Generated_Source\PSoC5/cyPm.c ****     return(tmpStatus);
 1513              		.loc 1 1258 0
 1514 0044 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
1259:Generated_Source\PSoC5/cyPm.c **** }
 1515              		.loc 1 1259 0
 1516 0046 1846     		mov	r0, r3
 1517 0048 1037     		adds	r7, r7, #16
 1518              		.cfi_def_cfa_offset 8
 1519 004a BD46     		mov	sp, r7
 1520              		.cfi_def_cfa_register 13
 1521              		@ sp needed
 1522 004c 80BD     		pop	{r7, pc}
 1523              	.L88:
 1524 004e 00BF     		.align	2
 1525              	.L87:
 1526 0050 90430040 		.word	1073759120
 1527 0054 42000000 		.word	interruptStatus.4967
 1528              		.cfi_endproc
 1529              	.LFE5:
 1530              		.size	CyPmReadStatus, .-CyPmReadStatus
 1531              		.section	.text.CyPmHibSaveSet,"ax",%progbits
 1532              		.align	2
 1533              		.thumb
 1534              		.thumb_func
 1535              		.type	CyPmHibSaveSet, %function
 1536              	CyPmHibSaveSet:
 1537              	.LFB6:
1260:Generated_Source\PSoC5/cyPm.c **** 
1261:Generated_Source\PSoC5/cyPm.c **** 
1262:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1263:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSaveSet
1264:Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1265:Generated_Source\PSoC5/cyPm.c **** *
1266:Generated_Source\PSoC5/cyPm.c **** * Summary:
1267:Generated_Source\PSoC5/cyPm.c **** *  Prepare device for proper Hibernate low power mode entry:
1268:Generated_Source\PSoC5/cyPm.c **** *  - Disables I2C backup regulator
1269:Generated_Source\PSoC5/cyPm.c **** *  - Saves ILO power down mode state and enable it
1270:Generated_Source\PSoC5/cyPm.c **** *  - Saves state of 1 kHz and 100 kHz ILO and disable them
1271:Generated_Source\PSoC5/cyPm.c **** *  - Disables sleep regulator and shorts vccd to vpwrsleep
1272:Generated_Source\PSoC5/cyPm.c **** *  - Save LVI/HVI configuration and disable them - CyPmHviLviSaveDisable()
1273:Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveSet() function is called
1274:Generated_Source\PSoC5/cyPm.c **** *
1275:Generated_Source\PSoC5/cyPm.c **** * Parameters:
1276:Generated_Source\PSoC5/cyPm.c **** *  None
1277:Generated_Source\PSoC5/cyPm.c **** *
1278:Generated_Source\PSoC5/cyPm.c **** * Return:
1279:Generated_Source\PSoC5/cyPm.c **** *  None
1280:Generated_Source\PSoC5/cyPm.c **** *
1281:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 51


1282:Generated_Source\PSoC5/cyPm.c **** *  No
1283:Generated_Source\PSoC5/cyPm.c **** *
1284:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1285:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void) 
1286:Generated_Source\PSoC5/cyPm.c **** {
 1538              		.loc 1 1286 0
 1539              		.cfi_startproc
 1540              		@ args = 0, pretend = 0, frame = 0
 1541              		@ frame_needed = 1, uses_anonymous_args = 0
 1542 0000 80B5     		push	{r7, lr}
 1543              		.cfi_def_cfa_offset 8
 1544              		.cfi_offset 7, -8
 1545              		.cfi_offset 14, -4
 1546 0002 00AF     		add	r7, sp, #0
 1547              		.cfi_def_cfa_register 7
1287:Generated_Source\PSoC5/cyPm.c ****     /* I2C backup reg must be off when the sleep regulator is unavailable */
1288:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_PWRSYS_CR1_REG & CY_PM_PWRSYS_CR1_I2CREG_BACKUP))
 1548              		.loc 1 1288 0
 1549 0004 2D4B     		ldr	r3, .L93
 1550 0006 1B78     		ldrb	r3, [r3]
 1551 0008 DBB2     		uxtb	r3, r3
 1552 000a 03F00403 		and	r3, r3, #4
 1553 000e 002B     		cmp	r3, #0
 1554 0010 07D0     		beq	.L90
1289:Generated_Source\PSoC5/cyPm.c ****     {
1290:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1291:Generated_Source\PSoC5/cyPm.c ****         * If the I2C backup regulator is enabled, all the fixed-function registers
1292:Generated_Source\PSoC5/cyPm.c ****         * store their values while the device is in the low power mode, otherwise their
1293:Generated_Source\PSoC5/cyPm.c ****         * configuration is lost. The I2C API makes a decision to restore or not
1294:Generated_Source\PSoC5/cyPm.c ****         * to restore I2C registers based on this. If this regulator will be
1295:Generated_Source\PSoC5/cyPm.c ****         * disabled and then enabled, I2C API will suppose that the I2C block
1296:Generated_Source\PSoC5/cyPm.c ****         * registers preserved their values, while this is not true. So, the
1297:Generated_Source\PSoC5/cyPm.c ****         * backup regulator is disabled. The I2C sleep APIs is responsible for
1298:Generated_Source\PSoC5/cyPm.c ****         * restoration.
1299:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1300:Generated_Source\PSoC5/cyPm.c **** 
1301:Generated_Source\PSoC5/cyPm.c ****         /* Disable I2C backup register */
1302:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_CR1_REG &= ((uint8)(~CY_PM_PWRSYS_CR1_I2CREG_BACKUP));
 1555              		.loc 1 1302 0
 1556 0012 2A4A     		ldr	r2, .L93
 1557 0014 294B     		ldr	r3, .L93
 1558 0016 1B78     		ldrb	r3, [r3]
 1559 0018 DBB2     		uxtb	r3, r3
 1560 001a 23F00403 		bic	r3, r3, #4
 1561 001e DBB2     		uxtb	r3, r3
 1562 0020 1370     		strb	r3, [r2]
 1563              	.L90:
1303:Generated_Source\PSoC5/cyPm.c ****     }
1304:Generated_Source\PSoC5/cyPm.c **** 
1305:Generated_Source\PSoC5/cyPm.c **** 
1306:Generated_Source\PSoC5/cyPm.c ****     /* Save current ILO power mode and ensure low power mode */
1307:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.iloPowerMode = CyILO_SetPowerMode(CY_PM_POWERDOWN_MODE);
 1564              		.loc 1 1307 0
 1565 0022 0120     		movs	r0, #1
 1566 0024 FFF7FEFF 		bl	CyILO_SetPowerMode
 1567 0028 0346     		mov	r3, r0
 1568 002a 1A46     		mov	r2, r3
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 52


 1569 002c 244B     		ldr	r3, .L93+4
 1570 002e 1A70     		strb	r2, [r3]
1308:Generated_Source\PSoC5/cyPm.c **** 
1309:Generated_Source\PSoC5/cyPm.c ****     /* Save current 1kHz ILO enable state. Disabled automatically. */
1310:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo1kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_1K)) ?
 1571              		.loc 1 1310 0
 1572 0030 244B     		ldr	r3, .L93+8
 1573 0032 1B78     		ldrb	r3, [r3]
 1574 0034 DBB2     		uxtb	r3, r3
 1575 0036 03F00203 		and	r3, r3, #2
1311:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1576              		.loc 1 1311 0
 1577 003a 002B     		cmp	r3, #0
 1578 003c 14BF     		ite	ne
 1579 003e 0123     		movne	r3, #1
 1580 0040 0023     		moveq	r3, #0
 1581 0042 DBB2     		uxtb	r3, r3
 1582 0044 1A46     		mov	r2, r3
1310:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1583              		.loc 1 1310 0
 1584 0046 1E4B     		ldr	r3, .L93+4
 1585 0048 5A70     		strb	r2, [r3, #1]
1312:Generated_Source\PSoC5/cyPm.c **** 
1313:Generated_Source\PSoC5/cyPm.c ****     /* Save current 100kHz ILO enable state. Disabled automatically. */
1314:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo100kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_100K)) ?
 1586              		.loc 1 1314 0
 1587 004a 1E4B     		ldr	r3, .L93+8
 1588 004c 1B78     		ldrb	r3, [r3]
 1589 004e DBB2     		uxtb	r3, r3
 1590 0050 03F00403 		and	r3, r3, #4
1315:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1591              		.loc 1 1315 0
 1592 0054 002B     		cmp	r3, #0
 1593 0056 14BF     		ite	ne
 1594 0058 0123     		movne	r3, #1
 1595 005a 0023     		moveq	r3, #0
 1596 005c DBB2     		uxtb	r3, r3
 1597 005e 1A46     		mov	r2, r3
1314:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1598              		.loc 1 1314 0
 1599 0060 174B     		ldr	r3, .L93+4
 1600 0062 9A70     		strb	r2, [r3, #2]
1316:Generated_Source\PSoC5/cyPm.c **** 
1317:Generated_Source\PSoC5/cyPm.c **** 
1318:Generated_Source\PSoC5/cyPm.c ****     /* Disable the sleep regulator and shorts vccd to vpwrsleep */
1319:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_PWRSYS_SLP_TR_REG & CY_PM_PWRSYS_SLP_TR_BYPASS))
 1601              		.loc 1 1319 0
 1602 0064 184B     		ldr	r3, .L93+12
 1603 0066 1B78     		ldrb	r3, [r3]
 1604 0068 DBB2     		uxtb	r3, r3
 1605 006a 03F01003 		and	r3, r3, #16
 1606 006e 002B     		cmp	r3, #0
 1607 0070 0BD1     		bne	.L91
1320:Generated_Source\PSoC5/cyPm.c ****     {
1321:Generated_Source\PSoC5/cyPm.c ****         /* Save current bypass state */
1322:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_DISABLED;
 1608              		.loc 1 1322 0
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 53


 1609 0072 134B     		ldr	r3, .L93+4
 1610 0074 0022     		movs	r2, #0
 1611 0076 DA70     		strb	r2, [r3, #3]
1323:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG |= CY_PM_PWRSYS_SLP_TR_BYPASS;
 1612              		.loc 1 1323 0
 1613 0078 134A     		ldr	r2, .L93+12
 1614 007a 134B     		ldr	r3, .L93+12
 1615 007c 1B78     		ldrb	r3, [r3]
 1616 007e DBB2     		uxtb	r3, r3
 1617 0080 43F01003 		orr	r3, r3, #16
 1618 0084 DBB2     		uxtb	r3, r3
 1619 0086 1370     		strb	r3, [r2]
 1620 0088 02E0     		b	.L92
 1621              	.L91:
1324:Generated_Source\PSoC5/cyPm.c ****     }
1325:Generated_Source\PSoC5/cyPm.c ****     else
1326:Generated_Source\PSoC5/cyPm.c ****     {
1327:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_ENABLED;
 1622              		.loc 1 1327 0
 1623 008a 0D4B     		ldr	r3, .L93+4
 1624 008c 0122     		movs	r2, #1
 1625 008e DA70     		strb	r2, [r3, #3]
 1626              	.L92:
1328:Generated_Source\PSoC5/cyPm.c ****     }
1329:Generated_Source\PSoC5/cyPm.c **** 
1330:Generated_Source\PSoC5/cyPm.c ****     /* LPCOMPs are always enabled (even when BOTH ext_vccd=1 and ext_vcca=1)*/
1331:Generated_Source\PSoC5/cyPm.c **** 
1332:Generated_Source\PSoC5/cyPm.c **** 
1333:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1334:Generated_Source\PSoC5/cyPm.c ****     * LVI/HVI must be disabled in Hibernate
1335:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1336:Generated_Source\PSoC5/cyPm.c **** 
1337:Generated_Source\PSoC5/cyPm.c ****     /* Save LVI/HVI configuration and disable them */
1338:Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviSaveDisable();
 1627              		.loc 1 1338 0
 1628 0090 FFF7FEFF 		bl	CyPmHviLviSaveDisable
1339:Generated_Source\PSoC5/cyPm.c **** 
1340:Generated_Source\PSoC5/cyPm.c **** 
1341:Generated_Source\PSoC5/cyPm.c ****     /* Make the same preparations for Hibernate and Sleep modes */
1342:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
 1629              		.loc 1 1342 0
 1630 0094 FFF7FEFF 		bl	CyPmHibSlpSaveSet
1343:Generated_Source\PSoC5/cyPm.c **** 
1344:Generated_Source\PSoC5/cyPm.c **** 
1345:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1346:Generated_Source\PSoC5/cyPm.c ****     * Save and set the power mode wakeup trim registers
1347:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1348:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim0 = CY_PM_PWRSYS_WAKE_TR0_REG;
 1631              		.loc 1 1348 0
 1632 0098 0C4B     		ldr	r3, .L93+16
 1633 009a 1B78     		ldrb	r3, [r3]
 1634 009c DAB2     		uxtb	r2, r3
 1635 009e 084B     		ldr	r3, .L93+4
 1636 00a0 DA71     		strb	r2, [r3, #7]
1349:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
 1637              		.loc 1 1349 0
 1638 00a2 0B4B     		ldr	r3, .L93+20
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 54


 1639 00a4 1B78     		ldrb	r3, [r3]
 1640 00a6 DAB2     		uxtb	r2, r3
 1641 00a8 054B     		ldr	r3, .L93+4
 1642 00aa 1A72     		strb	r2, [r3, #8]
1350:Generated_Source\PSoC5/cyPm.c **** 
1351:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = CY_PM_PWRSYS_WAKE_TR0;
 1643              		.loc 1 1351 0
 1644 00ac 074B     		ldr	r3, .L93+16
 1645 00ae FF22     		movs	r2, #255
 1646 00b0 1A70     		strb	r2, [r3]
1352:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = CY_PM_PWRSYS_WAKE_TR1;
 1647              		.loc 1 1352 0
 1648 00b2 074B     		ldr	r3, .L93+20
 1649 00b4 B022     		movs	r2, #176
 1650 00b6 1A70     		strb	r2, [r3]
1353:Generated_Source\PSoC5/cyPm.c **** }
 1651              		.loc 1 1353 0
 1652 00b8 00BF     		nop
 1653 00ba 80BD     		pop	{r7, pc}
 1654              	.L94:
 1655              		.align	2
 1656              	.L93:
 1657 00bc 31430040 		.word	1073759025
 1658 00c0 00000000 		.word	cyPmBackup
 1659 00c4 00430040 		.word	1073758976
 1660 00c8 83460040 		.word	1073759875
 1661 00cc 85460040 		.word	1073759877
 1662 00d0 86460040 		.word	1073759878
 1663              		.cfi_endproc
 1664              	.LFE6:
 1665              		.size	CyPmHibSaveSet, .-CyPmHibSaveSet
 1666              		.section	.text.CyPmHibRestore,"ax",%progbits
 1667              		.align	2
 1668              		.thumb
 1669              		.thumb_func
 1670              		.type	CyPmHibRestore, %function
 1671              	CyPmHibRestore:
 1672              	.LFB7:
1354:Generated_Source\PSoC5/cyPm.c **** 
1355:Generated_Source\PSoC5/cyPm.c **** 
1356:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1357:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibRestore
1358:Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1359:Generated_Source\PSoC5/cyPm.c **** *
1360:Generated_Source\PSoC5/cyPm.c **** * Summary:
1361:Generated_Source\PSoC5/cyPm.c **** *  Restores the device for the proper Hibernate mode exit:
1362:Generated_Source\PSoC5/cyPm.c **** *  - Restores LVI/HVI configuration - calsl CyPmHviLviRestore()
1363:Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveRestore() function is called
1364:Generated_Source\PSoC5/cyPm.c **** *  - Restores ILO power down mode state and enables it
1365:Generated_Source\PSoC5/cyPm.c **** *  - Restores the state of 1 kHz and 100 kHz ILO and disables them
1366:Generated_Source\PSoC5/cyPm.c **** *  - Restores the sleep regulator settings
1367:Generated_Source\PSoC5/cyPm.c **** *
1368:Generated_Source\PSoC5/cyPm.c **** * Parameters:
1369:Generated_Source\PSoC5/cyPm.c **** *  None
1370:Generated_Source\PSoC5/cyPm.c **** *
1371:Generated_Source\PSoC5/cyPm.c **** * Return:
1372:Generated_Source\PSoC5/cyPm.c **** *  None
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 55


1373:Generated_Source\PSoC5/cyPm.c **** *
1374:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1375:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) 
1376:Generated_Source\PSoC5/cyPm.c **** {
 1673              		.loc 1 1376 0
 1674              		.cfi_startproc
 1675              		@ args = 0, pretend = 0, frame = 0
 1676              		@ frame_needed = 1, uses_anonymous_args = 0
 1677 0000 80B5     		push	{r7, lr}
 1678              		.cfi_def_cfa_offset 8
 1679              		.cfi_offset 7, -8
 1680              		.cfi_offset 14, -4
 1681 0002 00AF     		add	r7, sp, #0
 1682              		.cfi_def_cfa_register 7
1377:Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1378:Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviRestore();
 1683              		.loc 1 1378 0
 1684 0004 FFF7FEFF 		bl	CyPmHviLviRestore
1379:Generated_Source\PSoC5/cyPm.c **** 
1380:Generated_Source\PSoC5/cyPm.c ****     /* Restore the same configuration for Hibernate and Sleep modes */
1381:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
 1685              		.loc 1 1381 0
 1686 0008 FFF7FEFF 		bl	CyPmHibSlpRestore
1382:Generated_Source\PSoC5/cyPm.c **** 
1383:Generated_Source\PSoC5/cyPm.c ****     /* Restore 1kHz ILO enable state */
1384:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo1kEnable)
 1687              		.loc 1 1384 0
 1688 000c 134B     		ldr	r3, .L99
 1689 000e 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1690 0010 012B     		cmp	r3, #1
 1691 0012 01D1     		bne	.L96
1385:Generated_Source\PSoC5/cyPm.c ****     {
1386:Generated_Source\PSoC5/cyPm.c ****         /* Enable 1kHz ILO */
1387:Generated_Source\PSoC5/cyPm.c ****         CyILO_Start1K();
 1692              		.loc 1 1387 0
 1693 0014 FFF7FEFF 		bl	CyILO_Start1K
 1694              	.L96:
1388:Generated_Source\PSoC5/cyPm.c ****     }
1389:Generated_Source\PSoC5/cyPm.c **** 
1390:Generated_Source\PSoC5/cyPm.c ****     /* Restore 100kHz ILO enable state */
1391:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo100kEnable)
 1695              		.loc 1 1391 0
 1696 0018 104B     		ldr	r3, .L99
 1697 001a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 1698 001c 012B     		cmp	r3, #1
 1699 001e 01D1     		bne	.L97
1392:Generated_Source\PSoC5/cyPm.c ****     {
1393:Generated_Source\PSoC5/cyPm.c ****         /* Enable 100kHz ILO */
1394:Generated_Source\PSoC5/cyPm.c ****         CyILO_Start100K();
 1700              		.loc 1 1394 0
 1701 0020 FFF7FEFF 		bl	CyILO_Start100K
 1702              	.L97:
1395:Generated_Source\PSoC5/cyPm.c ****     }
1396:Generated_Source\PSoC5/cyPm.c **** 
1397:Generated_Source\PSoC5/cyPm.c ****     /* Restore ILO power mode */
1398:Generated_Source\PSoC5/cyPm.c ****     (void) CyILO_SetPowerMode(cyPmBackup.iloPowerMode);
 1703              		.loc 1 1398 0
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 56


 1704 0024 0D4B     		ldr	r3, .L99
 1705 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1706 0028 1846     		mov	r0, r3
 1707 002a FFF7FEFF 		bl	CyILO_SetPowerMode
1399:Generated_Source\PSoC5/cyPm.c **** 
1400:Generated_Source\PSoC5/cyPm.c **** 
1401:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DISABLED == cyPmBackup.slpTrBypass)
 1708              		.loc 1 1401 0
 1709 002e 0B4B     		ldr	r3, .L99
 1710 0030 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 1711 0032 002B     		cmp	r3, #0
 1712 0034 07D1     		bne	.L98
1402:Generated_Source\PSoC5/cyPm.c ****     {
1403:Generated_Source\PSoC5/cyPm.c ****         /* Enable the sleep regulator */
1404:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= ((uint8)(~CY_PM_PWRSYS_SLP_TR_BYPASS));
 1713              		.loc 1 1404 0
 1714 0036 0A4A     		ldr	r2, .L99+4
 1715 0038 094B     		ldr	r3, .L99+4
 1716 003a 1B78     		ldrb	r3, [r3]
 1717 003c DBB2     		uxtb	r3, r3
 1718 003e 23F01003 		bic	r3, r3, #16
 1719 0042 DBB2     		uxtb	r3, r3
 1720 0044 1370     		strb	r3, [r2]
 1721              	.L98:
1405:Generated_Source\PSoC5/cyPm.c ****     }
1406:Generated_Source\PSoC5/cyPm.c **** 
1407:Generated_Source\PSoC5/cyPm.c **** 
1408:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1409:Generated_Source\PSoC5/cyPm.c ****     * Restore the power mode wakeup trim registers
1410:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1411:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = cyPmBackup.wakeupTrim0;
 1722              		.loc 1 1411 0
 1723 0046 074B     		ldr	r3, .L99+8
 1724 0048 044A     		ldr	r2, .L99
 1725 004a D279     		ldrb	r2, [r2, #7]	@ zero_extendqisi2
 1726 004c 1A70     		strb	r2, [r3]
1412:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = cyPmBackup.wakeupTrim1;
 1727              		.loc 1 1412 0
 1728 004e 064B     		ldr	r3, .L99+12
 1729 0050 024A     		ldr	r2, .L99
 1730 0052 127A     		ldrb	r2, [r2, #8]	@ zero_extendqisi2
 1731 0054 1A70     		strb	r2, [r3]
1413:Generated_Source\PSoC5/cyPm.c **** }
 1732              		.loc 1 1413 0
 1733 0056 00BF     		nop
 1734 0058 80BD     		pop	{r7, pc}
 1735              	.L100:
 1736 005a 00BF     		.align	2
 1737              	.L99:
 1738 005c 00000000 		.word	cyPmBackup
 1739 0060 83460040 		.word	1073759875
 1740 0064 85460040 		.word	1073759877
 1741 0068 86460040 		.word	1073759878
 1742              		.cfi_endproc
 1743              	.LFE7:
 1744              		.size	CyPmHibRestore, .-CyPmHibRestore
 1745              		.section	.text.CyPmCtwSetInterval,"ax",%progbits
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 57


 1746              		.align	2
 1747              		.global	CyPmCtwSetInterval
 1748              		.thumb
 1749              		.thumb_func
 1750              		.type	CyPmCtwSetInterval, %function
 1751              	CyPmCtwSetInterval:
 1752              	.LFB8:
1414:Generated_Source\PSoC5/cyPm.c **** 
1415:Generated_Source\PSoC5/cyPm.c **** 
1416:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1417:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmCtwSetInterval
1418:Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1419:Generated_Source\PSoC5/cyPm.c **** *
1420:Generated_Source\PSoC5/cyPm.c **** * Summary:
1421:Generated_Source\PSoC5/cyPm.c **** *  Performs the CTW configuration:
1422:Generated_Source\PSoC5/cyPm.c **** *  - Disables the CTW interrupt
1423:Generated_Source\PSoC5/cyPm.c **** *  - Enables 1 kHz ILO
1424:Generated_Source\PSoC5/cyPm.c **** *  - Sets a new CTW interval
1425:Generated_Source\PSoC5/cyPm.c **** *
1426:Generated_Source\PSoC5/cyPm.c **** * Parameters:
1427:Generated_Source\PSoC5/cyPm.c **** *  ctwInterval: the CTW interval to be set.
1428:Generated_Source\PSoC5/cyPm.c **** *
1429:Generated_Source\PSoC5/cyPm.c **** * Return:
1430:Generated_Source\PSoC5/cyPm.c **** *  None
1431:Generated_Source\PSoC5/cyPm.c **** *
1432:Generated_Source\PSoC5/cyPm.c **** * Side Effects:
1433:Generated_Source\PSoC5/cyPm.c **** *  Enables ILO 1 KHz clock and leaves it enabled.
1434:Generated_Source\PSoC5/cyPm.c **** *
1435:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1436:Generated_Source\PSoC5/cyPm.c **** void CyPmCtwSetInterval(uint8 ctwInterval) 
1437:Generated_Source\PSoC5/cyPm.c **** {
 1753              		.loc 1 1437 0
 1754              		.cfi_startproc
 1755              		@ args = 0, pretend = 0, frame = 8
 1756              		@ frame_needed = 1, uses_anonymous_args = 0
 1757 0000 80B5     		push	{r7, lr}
 1758              		.cfi_def_cfa_offset 8
 1759              		.cfi_offset 7, -8
 1760              		.cfi_offset 14, -4
 1761 0002 82B0     		sub	sp, sp, #8
 1762              		.cfi_def_cfa_offset 16
 1763 0004 00AF     		add	r7, sp, #0
 1764              		.cfi_def_cfa_register 7
 1765 0006 0346     		mov	r3, r0
 1766 0008 FB71     		strb	r3, [r7, #7]
1438:Generated_Source\PSoC5/cyPm.c ****     /* Disable CTW interrupt enable */
1439:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_IE));
 1767              		.loc 1 1439 0
 1768 000a 204A     		ldr	r2, .L107
 1769 000c 1F4B     		ldr	r3, .L107
 1770 000e 1B78     		ldrb	r3, [r3]
 1771 0010 DBB2     		uxtb	r3, r3
 1772 0012 23F00803 		bic	r3, r3, #8
 1773 0016 DBB2     		uxtb	r3, r3
 1774 0018 1370     		strb	r3, [r2]
1440:Generated_Source\PSoC5/cyPm.c **** 
1441:Generated_Source\PSoC5/cyPm.c ****     /* Enable 1kHz ILO (required for CTW operation) */
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 58


1442:Generated_Source\PSoC5/cyPm.c ****     CyILO_Start1K();
 1775              		.loc 1 1442 0
 1776 001a FFF7FEFF 		bl	CyILO_Start1K
1443:Generated_Source\PSoC5/cyPm.c **** 
1444:Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while CTW is disabled */
1445:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_CTW_EN))
 1777              		.loc 1 1445 0
 1778 001e 1B4B     		ldr	r3, .L107
 1779 0020 1B78     		ldrb	r3, [r3]
 1780 0022 DBB2     		uxtb	r3, r3
 1781 0024 03F00403 		and	r3, r3, #4
 1782 0028 002B     		cmp	r3, #0
 1783 002a 19D0     		beq	.L102
1446:Generated_Source\PSoC5/cyPm.c ****     {
1447:Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1448:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
 1784              		.loc 1 1448 0
 1785 002c 184B     		ldr	r3, .L107+4
 1786 002e 1B78     		ldrb	r3, [r3]
 1787 0030 DBB2     		uxtb	r3, r3
 1788 0032 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1789 0034 9A42     		cmp	r2, r3
 1790 0036 24D0     		beq	.L106
1449:Generated_Source\PSoC5/cyPm.c ****         {
1450:Generated_Source\PSoC5/cyPm.c ****             /* Disable the CTW, set new CTW interval and enable it again */
1451:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_EN));
 1791              		.loc 1 1451 0
 1792 0038 144A     		ldr	r2, .L107
 1793 003a 144B     		ldr	r3, .L107
 1794 003c 1B78     		ldrb	r3, [r3]
 1795 003e DBB2     		uxtb	r3, r3
 1796 0040 23F00403 		bic	r3, r3, #4
 1797 0044 DBB2     		uxtb	r3, r3
 1798 0046 1370     		strb	r3, [r2]
1452:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
 1799              		.loc 1 1452 0
 1800 0048 114A     		ldr	r2, .L107+4
 1801 004a FB79     		ldrb	r3, [r7, #7]
 1802 004c 1370     		strb	r3, [r2]
1453:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
 1803              		.loc 1 1453 0
 1804 004e 0F4A     		ldr	r2, .L107
 1805 0050 0E4B     		ldr	r3, .L107
 1806 0052 1B78     		ldrb	r3, [r3]
 1807 0054 DBB2     		uxtb	r3, r3
 1808 0056 43F00403 		orr	r3, r3, #4
 1809 005a DBB2     		uxtb	r3, r3
 1810 005c 1370     		strb	r3, [r2]
1454:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1455:Generated_Source\PSoC5/cyPm.c ****     }
1456:Generated_Source\PSoC5/cyPm.c ****     else
1457:Generated_Source\PSoC5/cyPm.c ****     {
1458:Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1459:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
1460:Generated_Source\PSoC5/cyPm.c ****         {
1461:Generated_Source\PSoC5/cyPm.c ****             /* Set new CTW interval. Could be changed if CTW is disabled */
1462:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 59


1463:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1464:Generated_Source\PSoC5/cyPm.c **** 
1465:Generated_Source\PSoC5/cyPm.c ****         /* Enable CTW */
1466:Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
1467:Generated_Source\PSoC5/cyPm.c ****     }
1468:Generated_Source\PSoC5/cyPm.c **** }
 1811              		.loc 1 1468 0
 1812 005e 10E0     		b	.L106
 1813              	.L102:
1459:Generated_Source\PSoC5/cyPm.c ****         {
 1814              		.loc 1 1459 0
 1815 0060 0B4B     		ldr	r3, .L107+4
 1816 0062 1B78     		ldrb	r3, [r3]
 1817 0064 DBB2     		uxtb	r3, r3
 1818 0066 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1819 0068 9A42     		cmp	r2, r3
 1820 006a 02D0     		beq	.L105
1462:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
 1821              		.loc 1 1462 0
 1822 006c 084A     		ldr	r2, .L107+4
 1823 006e FB79     		ldrb	r3, [r7, #7]
 1824 0070 1370     		strb	r3, [r2]
 1825              	.L105:
1466:Generated_Source\PSoC5/cyPm.c ****     }
 1826              		.loc 1 1466 0
 1827 0072 064A     		ldr	r2, .L107
 1828 0074 054B     		ldr	r3, .L107
 1829 0076 1B78     		ldrb	r3, [r3]
 1830 0078 DBB2     		uxtb	r3, r3
 1831 007a 43F00403 		orr	r3, r3, #4
 1832 007e DBB2     		uxtb	r3, r3
 1833 0080 1370     		strb	r3, [r2]
 1834              	.L106:
 1835              		.loc 1 1468 0
 1836 0082 00BF     		nop
 1837 0084 0837     		adds	r7, r7, #8
 1838              		.cfi_def_cfa_offset 8
 1839 0086 BD46     		mov	sp, r7
 1840              		.cfi_def_cfa_register 13
 1841              		@ sp needed
 1842 0088 80BD     		pop	{r7, pc}
 1843              	.L108:
 1844 008a 00BF     		.align	2
 1845              	.L107:
 1846 008c 82430040 		.word	1073759106
 1847 0090 81430040 		.word	1073759105
 1848              		.cfi_endproc
 1849              	.LFE8:
 1850              		.size	CyPmCtwSetInterval, .-CyPmCtwSetInterval
 1851              		.section	.text.CyPmOppsSet,"ax",%progbits
 1852              		.align	2
 1853              		.global	CyPmOppsSet
 1854              		.thumb
 1855              		.thumb_func
 1856              		.type	CyPmOppsSet, %function
 1857              	CyPmOppsSet:
 1858              	.LFB9:
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 60


1469:Generated_Source\PSoC5/cyPm.c **** 
1470:Generated_Source\PSoC5/cyPm.c **** 
1471:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1472:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmOppsSet
1473:Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1474:Generated_Source\PSoC5/cyPm.c **** *
1475:Generated_Source\PSoC5/cyPm.c **** * Summary:
1476:Generated_Source\PSoC5/cyPm.c **** *  Performs 1PPS configuration:
1477:Generated_Source\PSoC5/cyPm.c **** *  - Starts 32 KHz XTAL
1478:Generated_Source\PSoC5/cyPm.c **** *  - Disables 1PPS interrupts
1479:Generated_Source\PSoC5/cyPm.c **** *  - Enables 1PPS
1480:Generated_Source\PSoC5/cyPm.c **** *
1481:Generated_Source\PSoC5/cyPm.c **** * Parameters:
1482:Generated_Source\PSoC5/cyPm.c **** *  None
1483:Generated_Source\PSoC5/cyPm.c **** *
1484:Generated_Source\PSoC5/cyPm.c **** * Return:
1485:Generated_Source\PSoC5/cyPm.c **** *  None
1486:Generated_Source\PSoC5/cyPm.c **** *
1487:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1488:Generated_Source\PSoC5/cyPm.c **** void CyPmOppsSet(void) 
1489:Generated_Source\PSoC5/cyPm.c **** {
 1859              		.loc 1 1489 0
 1860              		.cfi_startproc
 1861              		@ args = 0, pretend = 0, frame = 0
 1862              		@ frame_needed = 1, uses_anonymous_args = 0
 1863 0000 80B5     		push	{r7, lr}
 1864              		.cfi_def_cfa_offset 8
 1865              		.cfi_offset 7, -8
 1866              		.cfi_offset 14, -4
 1867 0002 00AF     		add	r7, sp, #0
 1868              		.cfi_def_cfa_register 7
1490:Generated_Source\PSoC5/cyPm.c ****     /* Enable 32kHz XTAL if needed */
1491:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_SLOWCLK_X32_CR_REG & CY_PM_X32_CR_X32EN))
 1869              		.loc 1 1491 0
 1870 0004 0D4B     		ldr	r3, .L111
 1871 0006 1B78     		ldrb	r3, [r3]
 1872 0008 DBB2     		uxtb	r3, r3
 1873 000a 03F00103 		and	r3, r3, #1
 1874 000e 002B     		cmp	r3, #0
 1875 0010 01D1     		bne	.L110
1492:Generated_Source\PSoC5/cyPm.c ****     {
1493:Generated_Source\PSoC5/cyPm.c ****         /* Enable 32kHz XTAL */
1494:Generated_Source\PSoC5/cyPm.c ****         CyXTAL_32KHZ_Start();
 1876              		.loc 1 1494 0
 1877 0012 FFF7FEFF 		bl	CyXTAL_32KHZ_Start
 1878              	.L110:
1495:Generated_Source\PSoC5/cyPm.c ****     }
1496:Generated_Source\PSoC5/cyPm.c **** 
1497:Generated_Source\PSoC5/cyPm.c ****     /* Disable 1PPS interrupt enable */
1498:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_1PPS_IE));
 1879              		.loc 1 1498 0
 1880 0016 0A4A     		ldr	r2, .L111+4
 1881 0018 094B     		ldr	r3, .L111+4
 1882 001a 1B78     		ldrb	r3, [r3]
 1883 001c DBB2     		uxtb	r3, r3
 1884 001e 23F02003 		bic	r3, r3, #32
 1885 0022 DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 61


 1886 0024 1370     		strb	r3, [r2]
1499:Generated_Source\PSoC5/cyPm.c **** 
1500:Generated_Source\PSoC5/cyPm.c ****     /* Enable 1PPS operation */
1501:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG |= CY_PM_1PPS_EN;
 1887              		.loc 1 1501 0
 1888 0026 064A     		ldr	r2, .L111+4
 1889 0028 054B     		ldr	r3, .L111+4
 1890 002a 1B78     		ldrb	r3, [r3]
 1891 002c DBB2     		uxtb	r3, r3
 1892 002e 43F01003 		orr	r3, r3, #16
 1893 0032 DBB2     		uxtb	r3, r3
 1894 0034 1370     		strb	r3, [r2]
1502:Generated_Source\PSoC5/cyPm.c **** }
 1895              		.loc 1 1502 0
 1896 0036 00BF     		nop
 1897 0038 80BD     		pop	{r7, pc}
 1898              	.L112:
 1899 003a 00BF     		.align	2
 1900              	.L111:
 1901 003c 08430040 		.word	1073758984
 1902 0040 82430040 		.word	1073759106
 1903              		.cfi_endproc
 1904              	.LFE9:
 1905              		.size	CyPmOppsSet, .-CyPmOppsSet
 1906              		.section	.text.CyPmFtwSetInterval,"ax",%progbits
 1907              		.align	2
 1908              		.global	CyPmFtwSetInterval
 1909              		.thumb
 1910              		.thumb_func
 1911              		.type	CyPmFtwSetInterval, %function
 1912              	CyPmFtwSetInterval:
 1913              	.LFB10:
1503:Generated_Source\PSoC5/cyPm.c **** 
1504:Generated_Source\PSoC5/cyPm.c **** 
1505:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1506:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmFtwSetInterval
1507:Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1508:Generated_Source\PSoC5/cyPm.c **** *
1509:Generated_Source\PSoC5/cyPm.c **** * Summary:
1510:Generated_Source\PSoC5/cyPm.c **** *  Performs the FTW configuration:
1511:Generated_Source\PSoC5/cyPm.c **** *  - Disables the FTW interrupt
1512:Generated_Source\PSoC5/cyPm.c **** *  - Enables 100 kHz ILO
1513:Generated_Source\PSoC5/cyPm.c **** *  - Sets a new FTW interval.
1514:Generated_Source\PSoC5/cyPm.c **** *
1515:Generated_Source\PSoC5/cyPm.c **** * Parameters:
1516:Generated_Source\PSoC5/cyPm.c **** *  ftwInterval - FTW counter interval.
1517:Generated_Source\PSoC5/cyPm.c **** *
1518:Generated_Source\PSoC5/cyPm.c **** * Return:
1519:Generated_Source\PSoC5/cyPm.c **** *  None
1520:Generated_Source\PSoC5/cyPm.c **** *
1521:Generated_Source\PSoC5/cyPm.c **** * Side Effects:
1522:Generated_Source\PSoC5/cyPm.c **** *  Enables the ILO 100 KHz clock and leaves it enabled.
1523:Generated_Source\PSoC5/cyPm.c **** *
1524:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1525:Generated_Source\PSoC5/cyPm.c **** void CyPmFtwSetInterval(uint8 ftwInterval) 
1526:Generated_Source\PSoC5/cyPm.c **** {
 1914              		.loc 1 1526 0
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 62


 1915              		.cfi_startproc
 1916              		@ args = 0, pretend = 0, frame = 8
 1917              		@ frame_needed = 1, uses_anonymous_args = 0
 1918 0000 80B5     		push	{r7, lr}
 1919              		.cfi_def_cfa_offset 8
 1920              		.cfi_offset 7, -8
 1921              		.cfi_offset 14, -4
 1922 0002 82B0     		sub	sp, sp, #8
 1923              		.cfi_def_cfa_offset 16
 1924 0004 00AF     		add	r7, sp, #0
 1925              		.cfi_def_cfa_register 7
 1926 0006 0346     		mov	r3, r0
 1927 0008 FB71     		strb	r3, [r7, #7]
1527:Generated_Source\PSoC5/cyPm.c ****     /* Disable FTW interrupt enable */
1528:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_IE));
 1928              		.loc 1 1528 0
 1929 000a 204A     		ldr	r2, .L119
 1930 000c 1F4B     		ldr	r3, .L119
 1931 000e 1B78     		ldrb	r3, [r3]
 1932 0010 DBB2     		uxtb	r3, r3
 1933 0012 23F00203 		bic	r3, r3, #2
 1934 0016 DBB2     		uxtb	r3, r3
 1935 0018 1370     		strb	r3, [r2]
1529:Generated_Source\PSoC5/cyPm.c **** 
1530:Generated_Source\PSoC5/cyPm.c ****     /* Enable 100kHz ILO */
1531:Generated_Source\PSoC5/cyPm.c ****     CyILO_Start100K();
 1936              		.loc 1 1531 0
 1937 001a FFF7FEFF 		bl	CyILO_Start100K
1532:Generated_Source\PSoC5/cyPm.c **** 
1533:Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while FTW is disabled */
1534:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_FTW_EN))
 1938              		.loc 1 1534 0
 1939 001e 1B4B     		ldr	r3, .L119
 1940 0020 1B78     		ldrb	r3, [r3]
 1941 0022 DBB2     		uxtb	r3, r3
 1942 0024 03F00103 		and	r3, r3, #1
 1943 0028 002B     		cmp	r3, #0
 1944 002a 19D0     		beq	.L114
1535:Generated_Source\PSoC5/cyPm.c ****     {
1536:Generated_Source\PSoC5/cyPm.c ****         /* Disable FTW, set new FTW interval if needed and enable it again */
1537:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
 1945              		.loc 1 1537 0
 1946 002c 184B     		ldr	r3, .L119+4
 1947 002e 1B78     		ldrb	r3, [r3]
 1948 0030 DBB2     		uxtb	r3, r3
 1949 0032 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1950 0034 9A42     		cmp	r2, r3
 1951 0036 24D0     		beq	.L118
1538:Generated_Source\PSoC5/cyPm.c ****         {
1539:Generated_Source\PSoC5/cyPm.c ****             /* Disable CTW, set new CTW interval and enable it again */
1540:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_EN));
 1952              		.loc 1 1540 0
 1953 0038 144A     		ldr	r2, .L119
 1954 003a 144B     		ldr	r3, .L119
 1955 003c 1B78     		ldrb	r3, [r3]
 1956 003e DBB2     		uxtb	r3, r3
 1957 0040 23F00103 		bic	r3, r3, #1
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 63


 1958 0044 DBB2     		uxtb	r3, r3
 1959 0046 1370     		strb	r3, [r2]
1541:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
 1960              		.loc 1 1541 0
 1961 0048 114A     		ldr	r2, .L119+4
 1962 004a FB79     		ldrb	r3, [r7, #7]
 1963 004c 1370     		strb	r3, [r2]
1542:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
 1964              		.loc 1 1542 0
 1965 004e 0F4A     		ldr	r2, .L119
 1966 0050 0E4B     		ldr	r3, .L119
 1967 0052 1B78     		ldrb	r3, [r3]
 1968 0054 DBB2     		uxtb	r3, r3
 1969 0056 43F00103 		orr	r3, r3, #1
 1970 005a DBB2     		uxtb	r3, r3
 1971 005c 1370     		strb	r3, [r2]
1543:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1544:Generated_Source\PSoC5/cyPm.c ****     }
1545:Generated_Source\PSoC5/cyPm.c ****     else
1546:Generated_Source\PSoC5/cyPm.c ****     {
1547:Generated_Source\PSoC5/cyPm.c ****         /* Set new FTW counter interval if needed. FTW is disabled. */
1548:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
1549:Generated_Source\PSoC5/cyPm.c ****         {
1550:Generated_Source\PSoC5/cyPm.c ****             /* Set new CTW interval. Could be changed if CTW is disabled */
1551:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
1552:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1553:Generated_Source\PSoC5/cyPm.c **** 
1554:Generated_Source\PSoC5/cyPm.c ****         /* Enable FTW */
1555:Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
1556:Generated_Source\PSoC5/cyPm.c ****     }
1557:Generated_Source\PSoC5/cyPm.c **** }
 1972              		.loc 1 1557 0
 1973 005e 10E0     		b	.L118
 1974              	.L114:
1548:Generated_Source\PSoC5/cyPm.c ****         {
 1975              		.loc 1 1548 0
 1976 0060 0B4B     		ldr	r3, .L119+4
 1977 0062 1B78     		ldrb	r3, [r3]
 1978 0064 DBB2     		uxtb	r3, r3
 1979 0066 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1980 0068 9A42     		cmp	r2, r3
 1981 006a 02D0     		beq	.L117
1551:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
 1982              		.loc 1 1551 0
 1983 006c 084A     		ldr	r2, .L119+4
 1984 006e FB79     		ldrb	r3, [r7, #7]
 1985 0070 1370     		strb	r3, [r2]
 1986              	.L117:
1555:Generated_Source\PSoC5/cyPm.c ****     }
 1987              		.loc 1 1555 0
 1988 0072 064A     		ldr	r2, .L119
 1989 0074 054B     		ldr	r3, .L119
 1990 0076 1B78     		ldrb	r3, [r3]
 1991 0078 DBB2     		uxtb	r3, r3
 1992 007a 43F00103 		orr	r3, r3, #1
 1993 007e DBB2     		uxtb	r3, r3
 1994 0080 1370     		strb	r3, [r2]
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 64


 1995              	.L118:
 1996              		.loc 1 1557 0
 1997 0082 00BF     		nop
 1998 0084 0837     		adds	r7, r7, #8
 1999              		.cfi_def_cfa_offset 8
 2000 0086 BD46     		mov	sp, r7
 2001              		.cfi_def_cfa_register 13
 2002              		@ sp needed
 2003 0088 80BD     		pop	{r7, pc}
 2004              	.L120:
 2005 008a 00BF     		.align	2
 2006              	.L119:
 2007 008c 82430040 		.word	1073759106
 2008 0090 80430040 		.word	1073759104
 2009              		.cfi_endproc
 2010              	.LFE10:
 2011              		.size	CyPmFtwSetInterval, .-CyPmFtwSetInterval
 2012              		.section	.text.CyPmHibSlpSaveSet,"ax",%progbits
 2013              		.align	2
 2014              		.thumb
 2015              		.thumb_func
 2016              		.type	CyPmHibSlpSaveSet, %function
 2017              	CyPmHibSlpSaveSet:
 2018              	.LFB11:
1558:Generated_Source\PSoC5/cyPm.c **** 
1559:Generated_Source\PSoC5/cyPm.c **** 
1560:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1561:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpSaveSet
1562:Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1563:Generated_Source\PSoC5/cyPm.c **** *
1564:Generated_Source\PSoC5/cyPm.c **** * Summary:
1565:Generated_Source\PSoC5/cyPm.c **** *  This API is used for preparing the device for the Sleep and Hibernate low power
1566:Generated_Source\PSoC5/cyPm.c **** *  modes entry:
1567:Generated_Source\PSoC5/cyPm.c **** *  - Saves the COMP, VIDAC, DSM, and SAR routing connections (PSoC 5)
1568:Generated_Source\PSoC5/cyPm.c **** *  - Saves the SC/CT routing connections (PSoC 3/5/5LP)
1569:Generated_Source\PSoC5/cyPm.c **** *  - Disables the Serial Wire Viewer (SWV) (PSoC 3)
1570:Generated_Source\PSoC5/cyPm.c **** *  - Saves the boost reference selection and sets it to internal
1571:Generated_Source\PSoC5/cyPm.c **** *
1572:Generated_Source\PSoC5/cyPm.c **** * Parameters:
1573:Generated_Source\PSoC5/cyPm.c **** *  None
1574:Generated_Source\PSoC5/cyPm.c **** *
1575:Generated_Source\PSoC5/cyPm.c **** * Return:
1576:Generated_Source\PSoC5/cyPm.c **** *  None
1577:Generated_Source\PSoC5/cyPm.c **** *
1578:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1579:Generated_Source\PSoC5/cyPm.c **** *  No
1580:Generated_Source\PSoC5/cyPm.c **** *
1581:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1582:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) 
1583:Generated_Source\PSoC5/cyPm.c **** {
 2019              		.loc 1 1583 0
 2020              		.cfi_startproc
 2021              		@ args = 0, pretend = 0, frame = 0
 2022              		@ frame_needed = 1, uses_anonymous_args = 0
 2023              		@ link register save eliminated.
 2024 0000 80B4     		push	{r7}
 2025              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 65


 2026              		.cfi_offset 7, -4
 2027 0002 00AF     		add	r7, sp, #0
 2028              		.cfi_def_cfa_register 7
1584:Generated_Source\PSoC5/cyPm.c ****     /* Save SC/CT routing registers */
1585:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[0u]   = CY_GET_REG8(CYREG_SC0_SW0 );
 2029              		.loc 1 1585 0
 2030 0004 804B     		ldr	r3, .L125
 2031 0006 1B78     		ldrb	r3, [r3]
 2032 0008 DAB2     		uxtb	r2, r3
 2033 000a 804B     		ldr	r3, .L125+4
 2034 000c 5A72     		strb	r2, [r3, #9]
1586:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[1u]   = CY_GET_REG8(CYREG_SC0_SW2 );
 2035              		.loc 1 1586 0
 2036 000e 804B     		ldr	r3, .L125+8
 2037 0010 1B78     		ldrb	r3, [r3]
 2038 0012 DAB2     		uxtb	r2, r3
 2039 0014 7D4B     		ldr	r3, .L125+4
 2040 0016 9A72     		strb	r2, [r3, #10]
1587:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[2u]   = CY_GET_REG8(CYREG_SC0_SW3 );
 2041              		.loc 1 1587 0
 2042 0018 7E4B     		ldr	r3, .L125+12
 2043 001a 1B78     		ldrb	r3, [r3]
 2044 001c DAB2     		uxtb	r2, r3
 2045 001e 7B4B     		ldr	r3, .L125+4
 2046 0020 DA72     		strb	r2, [r3, #11]
1588:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[3u]   = CY_GET_REG8(CYREG_SC0_SW4 );
 2047              		.loc 1 1588 0
 2048 0022 7D4B     		ldr	r3, .L125+16
 2049 0024 1B78     		ldrb	r3, [r3]
 2050 0026 DAB2     		uxtb	r2, r3
 2051 0028 784B     		ldr	r3, .L125+4
 2052 002a 1A73     		strb	r2, [r3, #12]
1589:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[4u]   = CY_GET_REG8(CYREG_SC0_SW6 );
 2053              		.loc 1 1589 0
 2054 002c 7B4B     		ldr	r3, .L125+20
 2055 002e 1B78     		ldrb	r3, [r3]
 2056 0030 DAB2     		uxtb	r2, r3
 2057 0032 764B     		ldr	r3, .L125+4
 2058 0034 5A73     		strb	r2, [r3, #13]
1590:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[5u]   = CY_GET_REG8(CYREG_SC0_SW8 );
 2059              		.loc 1 1590 0
 2060 0036 7A4B     		ldr	r3, .L125+24
 2061 0038 1B78     		ldrb	r3, [r3]
 2062 003a DAB2     		uxtb	r2, r3
 2063 003c 734B     		ldr	r3, .L125+4
 2064 003e 9A73     		strb	r2, [r3, #14]
1591:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[6u]   = CY_GET_REG8(CYREG_SC0_SW10);
 2065              		.loc 1 1591 0
 2066 0040 784B     		ldr	r3, .L125+28
 2067 0042 1B78     		ldrb	r3, [r3]
 2068 0044 DAB2     		uxtb	r2, r3
 2069 0046 714B     		ldr	r3, .L125+4
 2070 0048 DA73     		strb	r2, [r3, #15]
1592:Generated_Source\PSoC5/cyPm.c **** 
1593:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[7u]   = CY_GET_REG8(CYREG_SC1_SW0 );
 2071              		.loc 1 1593 0
 2072 004a 774B     		ldr	r3, .L125+32
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 66


 2073 004c 1B78     		ldrb	r3, [r3]
 2074 004e DAB2     		uxtb	r2, r3
 2075 0050 6E4B     		ldr	r3, .L125+4
 2076 0052 1A74     		strb	r2, [r3, #16]
1594:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[8u]   = CY_GET_REG8(CYREG_SC1_SW2 );
 2077              		.loc 1 1594 0
 2078 0054 754B     		ldr	r3, .L125+36
 2079 0056 1B78     		ldrb	r3, [r3]
 2080 0058 DAB2     		uxtb	r2, r3
 2081 005a 6C4B     		ldr	r3, .L125+4
 2082 005c 5A74     		strb	r2, [r3, #17]
1595:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[9u]   = CY_GET_REG8(CYREG_SC1_SW3 );
 2083              		.loc 1 1595 0
 2084 005e 744B     		ldr	r3, .L125+40
 2085 0060 1B78     		ldrb	r3, [r3]
 2086 0062 DAB2     		uxtb	r2, r3
 2087 0064 694B     		ldr	r3, .L125+4
 2088 0066 9A74     		strb	r2, [r3, #18]
1596:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[10u]  = CY_GET_REG8(CYREG_SC1_SW4 );
 2089              		.loc 1 1596 0
 2090 0068 724B     		ldr	r3, .L125+44
 2091 006a 1B78     		ldrb	r3, [r3]
 2092 006c DAB2     		uxtb	r2, r3
 2093 006e 674B     		ldr	r3, .L125+4
 2094 0070 DA74     		strb	r2, [r3, #19]
1597:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[11u]  = CY_GET_REG8(CYREG_SC1_SW6 );
 2095              		.loc 1 1597 0
 2096 0072 714B     		ldr	r3, .L125+48
 2097 0074 1B78     		ldrb	r3, [r3]
 2098 0076 DAB2     		uxtb	r2, r3
 2099 0078 644B     		ldr	r3, .L125+4
 2100 007a 1A75     		strb	r2, [r3, #20]
1598:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[12u]  = CY_GET_REG8(CYREG_SC1_SW8 );
 2101              		.loc 1 1598 0
 2102 007c 6F4B     		ldr	r3, .L125+52
 2103 007e 1B78     		ldrb	r3, [r3]
 2104 0080 DAB2     		uxtb	r2, r3
 2105 0082 624B     		ldr	r3, .L125+4
 2106 0084 5A75     		strb	r2, [r3, #21]
1599:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[13u]  = CY_GET_REG8(CYREG_SC1_SW10);
 2107              		.loc 1 1599 0
 2108 0086 6E4B     		ldr	r3, .L125+56
 2109 0088 1B78     		ldrb	r3, [r3]
 2110 008a DAB2     		uxtb	r2, r3
 2111 008c 5F4B     		ldr	r3, .L125+4
 2112 008e 9A75     		strb	r2, [r3, #22]
1600:Generated_Source\PSoC5/cyPm.c **** 
1601:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[14u]  = CY_GET_REG8(CYREG_SC2_SW0 );
 2113              		.loc 1 1601 0
 2114 0090 6C4B     		ldr	r3, .L125+60
 2115 0092 1B78     		ldrb	r3, [r3]
 2116 0094 DAB2     		uxtb	r2, r3
 2117 0096 5D4B     		ldr	r3, .L125+4
 2118 0098 DA75     		strb	r2, [r3, #23]
1602:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[15u]  = CY_GET_REG8(CYREG_SC2_SW2 );
 2119              		.loc 1 1602 0
 2120 009a 6B4B     		ldr	r3, .L125+64
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 67


 2121 009c 1B78     		ldrb	r3, [r3]
 2122 009e DAB2     		uxtb	r2, r3
 2123 00a0 5A4B     		ldr	r3, .L125+4
 2124 00a2 1A76     		strb	r2, [r3, #24]
1603:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[16u]  = CY_GET_REG8(CYREG_SC2_SW3 );
 2125              		.loc 1 1603 0
 2126 00a4 694B     		ldr	r3, .L125+68
 2127 00a6 1B78     		ldrb	r3, [r3]
 2128 00a8 DAB2     		uxtb	r2, r3
 2129 00aa 584B     		ldr	r3, .L125+4
 2130 00ac 5A76     		strb	r2, [r3, #25]
1604:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[17u]  = CY_GET_REG8(CYREG_SC2_SW4 );
 2131              		.loc 1 1604 0
 2132 00ae 684B     		ldr	r3, .L125+72
 2133 00b0 1B78     		ldrb	r3, [r3]
 2134 00b2 DAB2     		uxtb	r2, r3
 2135 00b4 554B     		ldr	r3, .L125+4
 2136 00b6 9A76     		strb	r2, [r3, #26]
1605:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[18u]  = CY_GET_REG8(CYREG_SC2_SW6 );
 2137              		.loc 1 1605 0
 2138 00b8 664B     		ldr	r3, .L125+76
 2139 00ba 1B78     		ldrb	r3, [r3]
 2140 00bc DAB2     		uxtb	r2, r3
 2141 00be 534B     		ldr	r3, .L125+4
 2142 00c0 DA76     		strb	r2, [r3, #27]
1606:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[19u]  = CY_GET_REG8(CYREG_SC2_SW8 );
 2143              		.loc 1 1606 0
 2144 00c2 654B     		ldr	r3, .L125+80
 2145 00c4 1B78     		ldrb	r3, [r3]
 2146 00c6 DAB2     		uxtb	r2, r3
 2147 00c8 504B     		ldr	r3, .L125+4
 2148 00ca 1A77     		strb	r2, [r3, #28]
1607:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[20u]  = CY_GET_REG8(CYREG_SC2_SW10);
 2149              		.loc 1 1607 0
 2150 00cc 634B     		ldr	r3, .L125+84
 2151 00ce 1B78     		ldrb	r3, [r3]
 2152 00d0 DAB2     		uxtb	r2, r3
 2153 00d2 4E4B     		ldr	r3, .L125+4
 2154 00d4 5A77     		strb	r2, [r3, #29]
1608:Generated_Source\PSoC5/cyPm.c **** 
1609:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[21u]  = CY_GET_REG8(CYREG_SC3_SW0 );
 2155              		.loc 1 1609 0
 2156 00d6 624B     		ldr	r3, .L125+88
 2157 00d8 1B78     		ldrb	r3, [r3]
 2158 00da DAB2     		uxtb	r2, r3
 2159 00dc 4B4B     		ldr	r3, .L125+4
 2160 00de 9A77     		strb	r2, [r3, #30]
1610:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[22u]  = CY_GET_REG8(CYREG_SC3_SW2 );
 2161              		.loc 1 1610 0
 2162 00e0 604B     		ldr	r3, .L125+92
 2163 00e2 1B78     		ldrb	r3, [r3]
 2164 00e4 DAB2     		uxtb	r2, r3
 2165 00e6 494B     		ldr	r3, .L125+4
 2166 00e8 DA77     		strb	r2, [r3, #31]
1611:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[23u]  = CY_GET_REG8(CYREG_SC3_SW3 );
 2167              		.loc 1 1611 0
 2168 00ea 5F4B     		ldr	r3, .L125+96
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 68


 2169 00ec 1B78     		ldrb	r3, [r3]
 2170 00ee DAB2     		uxtb	r2, r3
 2171 00f0 464B     		ldr	r3, .L125+4
 2172 00f2 83F82020 		strb	r2, [r3, #32]
1612:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[24u]  = CY_GET_REG8(CYREG_SC3_SW4 );
 2173              		.loc 1 1612 0
 2174 00f6 5D4B     		ldr	r3, .L125+100
 2175 00f8 1B78     		ldrb	r3, [r3]
 2176 00fa DAB2     		uxtb	r2, r3
 2177 00fc 434B     		ldr	r3, .L125+4
 2178 00fe 83F82120 		strb	r2, [r3, #33]
1613:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[25u]  = CY_GET_REG8(CYREG_SC3_SW6 );
 2179              		.loc 1 1613 0
 2180 0102 5B4B     		ldr	r3, .L125+104
 2181 0104 1B78     		ldrb	r3, [r3]
 2182 0106 DAB2     		uxtb	r2, r3
 2183 0108 404B     		ldr	r3, .L125+4
 2184 010a 83F82220 		strb	r2, [r3, #34]
1614:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[26u]  = CY_GET_REG8(CYREG_SC3_SW8 );
 2185              		.loc 1 1614 0
 2186 010e 594B     		ldr	r3, .L125+108
 2187 0110 1B78     		ldrb	r3, [r3]
 2188 0112 DAB2     		uxtb	r2, r3
 2189 0114 3D4B     		ldr	r3, .L125+4
 2190 0116 83F82320 		strb	r2, [r3, #35]
1615:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[27u]  = CY_GET_REG8(CYREG_SC3_SW10);
 2191              		.loc 1 1615 0
 2192 011a 574B     		ldr	r3, .L125+112
 2193 011c 1B78     		ldrb	r3, [r3]
 2194 011e DAB2     		uxtb	r2, r3
 2195 0120 3A4B     		ldr	r3, .L125+4
 2196 0122 83F82420 		strb	r2, [r3, #36]
1616:Generated_Source\PSoC5/cyPm.c **** 
1617:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , 0u);
 2197              		.loc 1 1617 0
 2198 0126 384B     		ldr	r3, .L125
 2199 0128 0022     		movs	r2, #0
 2200 012a 1A70     		strb	r2, [r3]
1618:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , 0u);
 2201              		.loc 1 1618 0
 2202 012c 384B     		ldr	r3, .L125+8
 2203 012e 0022     		movs	r2, #0
 2204 0130 1A70     		strb	r2, [r3]
1619:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , 0u);
 2205              		.loc 1 1619 0
 2206 0132 384B     		ldr	r3, .L125+12
 2207 0134 0022     		movs	r2, #0
 2208 0136 1A70     		strb	r2, [r3]
1620:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , 0u);
 2209              		.loc 1 1620 0
 2210 0138 374B     		ldr	r3, .L125+16
 2211 013a 0022     		movs	r2, #0
 2212 013c 1A70     		strb	r2, [r3]
1621:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , 0u);
 2213              		.loc 1 1621 0
 2214 013e 374B     		ldr	r3, .L125+20
 2215 0140 0022     		movs	r2, #0
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 69


 2216 0142 1A70     		strb	r2, [r3]
1622:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , 0u);
 2217              		.loc 1 1622 0
 2218 0144 364B     		ldr	r3, .L125+24
 2219 0146 0022     		movs	r2, #0
 2220 0148 1A70     		strb	r2, [r3]
1623:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, 0u);
 2221              		.loc 1 1623 0
 2222 014a 364B     		ldr	r3, .L125+28
 2223 014c 0022     		movs	r2, #0
 2224 014e 1A70     		strb	r2, [r3]
1624:Generated_Source\PSoC5/cyPm.c **** 
1625:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , 0u);
 2225              		.loc 1 1625 0
 2226 0150 354B     		ldr	r3, .L125+32
 2227 0152 0022     		movs	r2, #0
 2228 0154 1A70     		strb	r2, [r3]
1626:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , 0u);
 2229              		.loc 1 1626 0
 2230 0156 354B     		ldr	r3, .L125+36
 2231 0158 0022     		movs	r2, #0
 2232 015a 1A70     		strb	r2, [r3]
1627:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , 0u);
 2233              		.loc 1 1627 0
 2234 015c 344B     		ldr	r3, .L125+40
 2235 015e 0022     		movs	r2, #0
 2236 0160 1A70     		strb	r2, [r3]
1628:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , 0u);
 2237              		.loc 1 1628 0
 2238 0162 344B     		ldr	r3, .L125+44
 2239 0164 0022     		movs	r2, #0
 2240 0166 1A70     		strb	r2, [r3]
1629:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , 0u);
 2241              		.loc 1 1629 0
 2242 0168 334B     		ldr	r3, .L125+48
 2243 016a 0022     		movs	r2, #0
 2244 016c 1A70     		strb	r2, [r3]
1630:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , 0u);
 2245              		.loc 1 1630 0
 2246 016e 334B     		ldr	r3, .L125+52
 2247 0170 0022     		movs	r2, #0
 2248 0172 1A70     		strb	r2, [r3]
1631:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, 0u);
 2249              		.loc 1 1631 0
 2250 0174 324B     		ldr	r3, .L125+56
 2251 0176 0022     		movs	r2, #0
 2252 0178 1A70     		strb	r2, [r3]
1632:Generated_Source\PSoC5/cyPm.c **** 
1633:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , 0u);
 2253              		.loc 1 1633 0
 2254 017a 324B     		ldr	r3, .L125+60
 2255 017c 0022     		movs	r2, #0
 2256 017e 1A70     		strb	r2, [r3]
1634:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , 0u);
 2257              		.loc 1 1634 0
 2258 0180 314B     		ldr	r3, .L125+64
 2259 0182 0022     		movs	r2, #0
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 70


 2260 0184 1A70     		strb	r2, [r3]
1635:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , 0u);
 2261              		.loc 1 1635 0
 2262 0186 314B     		ldr	r3, .L125+68
 2263 0188 0022     		movs	r2, #0
 2264 018a 1A70     		strb	r2, [r3]
1636:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , 0u);
 2265              		.loc 1 1636 0
 2266 018c 304B     		ldr	r3, .L125+72
 2267 018e 0022     		movs	r2, #0
 2268 0190 1A70     		strb	r2, [r3]
1637:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , 0u);
 2269              		.loc 1 1637 0
 2270 0192 304B     		ldr	r3, .L125+76
 2271 0194 0022     		movs	r2, #0
 2272 0196 1A70     		strb	r2, [r3]
1638:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , 0u);
 2273              		.loc 1 1638 0
 2274 0198 2F4B     		ldr	r3, .L125+80
 2275 019a 0022     		movs	r2, #0
 2276 019c 1A70     		strb	r2, [r3]
1639:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, 0u);
 2277              		.loc 1 1639 0
 2278 019e 2F4B     		ldr	r3, .L125+84
 2279 01a0 0022     		movs	r2, #0
 2280 01a2 1A70     		strb	r2, [r3]
1640:Generated_Source\PSoC5/cyPm.c **** 
1641:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , 0u);
 2281              		.loc 1 1641 0
 2282 01a4 2E4B     		ldr	r3, .L125+88
 2283 01a6 0022     		movs	r2, #0
 2284 01a8 1A70     		strb	r2, [r3]
1642:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , 0u);
 2285              		.loc 1 1642 0
 2286 01aa 2E4B     		ldr	r3, .L125+92
 2287 01ac 0022     		movs	r2, #0
 2288 01ae 1A70     		strb	r2, [r3]
1643:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , 0u);
 2289              		.loc 1 1643 0
 2290 01b0 2D4B     		ldr	r3, .L125+96
 2291 01b2 0022     		movs	r2, #0
 2292 01b4 1A70     		strb	r2, [r3]
1644:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , 0u);
 2293              		.loc 1 1644 0
 2294 01b6 2D4B     		ldr	r3, .L125+100
 2295 01b8 0022     		movs	r2, #0
 2296 01ba 1A70     		strb	r2, [r3]
1645:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , 0u);
 2297              		.loc 1 1645 0
 2298 01bc 2C4B     		ldr	r3, .L125+104
 2299 01be 0022     		movs	r2, #0
 2300 01c0 1A70     		strb	r2, [r3]
1646:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , 0u);
 2301              		.loc 1 1646 0
 2302 01c2 2C4B     		ldr	r3, .L125+108
 2303 01c4 0022     		movs	r2, #0
 2304 01c6 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 71


1647:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, 0u);
 2305              		.loc 1 1647 0
 2306 01c8 2B4B     		ldr	r3, .L125+112
 2307 01ca 0022     		movs	r2, #0
 2308 01cc 1A70     		strb	r2, [r3]
1648:Generated_Source\PSoC5/cyPm.c **** 
1649:Generated_Source\PSoC5/cyPm.c **** 
1650:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1651:Generated_Source\PSoC5/cyPm.c **** 
1652:Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1653:Generated_Source\PSoC5/cyPm.c **** 
1654:Generated_Source\PSoC5/cyPm.c ****         /* Disable SWV before entering low power mode */
1655:Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_MLOGIC_DBG_REG & CY_PM_MLOGIC_DBG_SWV_CLK_EN))
1656:Generated_Source\PSoC5/cyPm.c ****         {
1657:Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock enabled state */
1658:Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_ENABLED;
1659:Generated_Source\PSoC5/cyPm.c **** 
1660:Generated_Source\PSoC5/cyPm.c ****             /* Save current ports drive mode settings */
1661:Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.prt1Dm = CY_PM_PRT1_PC3_REG & ((uint8)(~CY_PM_PRT1_PC3_DM_MASK));
1662:Generated_Source\PSoC5/cyPm.c **** 
1663:Generated_Source\PSoC5/cyPm.c ****             /* Set drive mode to strong output */
1664:Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1665:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_PRT1_PC3_DM_STRONG;
1666:Generated_Source\PSoC5/cyPm.c **** 
1667:Generated_Source\PSoC5/cyPm.c ****             /* Disable SWV clocks */
1668:Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG &= ((uint8)(~CY_PM_MLOGIC_DBG_SWV_CLK_EN));
1669:Generated_Source\PSoC5/cyPm.c ****         }
1670:Generated_Source\PSoC5/cyPm.c ****         else
1671:Generated_Source\PSoC5/cyPm.c ****         {
1672:Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock disabled state */
1673:Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_DISABLED;
1674:Generated_Source\PSoC5/cyPm.c ****         }
1675:Generated_Source\PSoC5/cyPm.c **** 
1676:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC3) */
1677:Generated_Source\PSoC5/cyPm.c **** 
1678:Generated_Source\PSoC5/cyPm.c **** 
1679:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1680:Generated_Source\PSoC5/cyPm.c ****     * Save boost reference and set it to boost's internal by clearing the bit.
1681:Generated_Source\PSoC5/cyPm.c ****     * External (chip bandgap) reference is not available in Sleep and Hibernate.
1682:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1683:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_BOOST_CR2_REG & CY_PM_BOOST_CR2_EREFSEL_EXT))
 2309              		.loc 1 1683 0
 2310 01ce 2B4B     		ldr	r3, .L125+116
 2311 01d0 1B78     		ldrb	r3, [r3]
 2312 01d2 DBB2     		uxtb	r3, r3
 2313 01d4 03F00803 		and	r3, r3, #8
 2314 01d8 002B     		cmp	r3, #0
 2315 01da 0CD0     		beq	.L122
1684:Generated_Source\PSoC5/cyPm.c ****     {
1685:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_ENABLED;
 2316              		.loc 1 1685 0
 2317 01dc 0B4B     		ldr	r3, .L125+4
 2318 01de 0122     		movs	r2, #1
 2319 01e0 83F82E20 		strb	r2, [r3, #46]
1686:Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG &= ((uint8)(~CY_PM_BOOST_CR2_EREFSEL_EXT));
 2320              		.loc 1 1686 0
 2321 01e4 254A     		ldr	r2, .L125+116
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 72


 2322 01e6 254B     		ldr	r3, .L125+116
 2323 01e8 1B78     		ldrb	r3, [r3]
 2324 01ea DBB2     		uxtb	r3, r3
 2325 01ec 23F00803 		bic	r3, r3, #8
 2326 01f0 DBB2     		uxtb	r3, r3
 2327 01f2 1370     		strb	r3, [r2]
1687:Generated_Source\PSoC5/cyPm.c ****     }
1688:Generated_Source\PSoC5/cyPm.c ****     else
1689:Generated_Source\PSoC5/cyPm.c ****     {
1690:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_DISABLED;
1691:Generated_Source\PSoC5/cyPm.c ****     }
1692:Generated_Source\PSoC5/cyPm.c **** }
 2328              		.loc 1 1692 0
 2329 01f4 03E0     		b	.L124
 2330              	.L122:
1690:Generated_Source\PSoC5/cyPm.c ****     }
 2331              		.loc 1 1690 0
 2332 01f6 054B     		ldr	r3, .L125+4
 2333 01f8 0022     		movs	r2, #0
 2334 01fa 83F82E20 		strb	r2, [r3, #46]
 2335              	.L124:
 2336              		.loc 1 1692 0
 2337 01fe 00BF     		nop
 2338 0200 BD46     		mov	sp, r7
 2339              		.cfi_def_cfa_register 13
 2340              		@ sp needed
 2341 0202 80BC     		pop	{r7}
 2342              		.cfi_restore 7
 2343              		.cfi_def_cfa_offset 0
 2344 0204 7047     		bx	lr
 2345              	.L126:
 2346 0206 00BF     		.align	2
 2347              	.L125:
 2348 0208 005A0040 		.word	1073764864
 2349 020c 00000000 		.word	cyPmBackup
 2350 0210 025A0040 		.word	1073764866
 2351 0214 035A0040 		.word	1073764867
 2352 0218 045A0040 		.word	1073764868
 2353 021c 065A0040 		.word	1073764870
 2354 0220 085A0040 		.word	1073764872
 2355 0224 0A5A0040 		.word	1073764874
 2356 0228 105A0040 		.word	1073764880
 2357 022c 125A0040 		.word	1073764882
 2358 0230 135A0040 		.word	1073764883
 2359 0234 145A0040 		.word	1073764884
 2360 0238 165A0040 		.word	1073764886
 2361 023c 185A0040 		.word	1073764888
 2362 0240 1A5A0040 		.word	1073764890
 2363 0244 205A0040 		.word	1073764896
 2364 0248 225A0040 		.word	1073764898
 2365 024c 235A0040 		.word	1073764899
 2366 0250 245A0040 		.word	1073764900
 2367 0254 265A0040 		.word	1073764902
 2368 0258 285A0040 		.word	1073764904
 2369 025c 2A5A0040 		.word	1073764906
 2370 0260 305A0040 		.word	1073764912
 2371 0264 325A0040 		.word	1073764914
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 73


 2372 0268 335A0040 		.word	1073764915
 2373 026c 345A0040 		.word	1073764916
 2374 0270 365A0040 		.word	1073764918
 2375 0274 385A0040 		.word	1073764920
 2376 0278 3A5A0040 		.word	1073764922
 2377 027c 22430040 		.word	1073759010
 2378              		.cfi_endproc
 2379              	.LFE11:
 2380              		.size	CyPmHibSlpSaveSet, .-CyPmHibSlpSaveSet
 2381              		.section	.text.CyPmHibSlpRestore,"ax",%progbits
 2382              		.align	2
 2383              		.thumb
 2384              		.thumb_func
 2385              		.type	CyPmHibSlpRestore, %function
 2386              	CyPmHibSlpRestore:
 2387              	.LFB12:
1693:Generated_Source\PSoC5/cyPm.c **** 
1694:Generated_Source\PSoC5/cyPm.c **** 
1695:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1696:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpRestore
1697:Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1698:Generated_Source\PSoC5/cyPm.c **** *
1699:Generated_Source\PSoC5/cyPm.c **** * Summary:
1700:Generated_Source\PSoC5/cyPm.c **** *  This API is used for restoring the device configurations after wakeup from the Sleep
1701:Generated_Source\PSoC5/cyPm.c **** *  and Hibernate low power modes:
1702:Generated_Source\PSoC5/cyPm.c **** *  - Restores the SC/CT routing connections
1703:Generated_Source\PSoC5/cyPm.c **** *  - Restores the enable state of the Serial Wire Viewer (SWV) (PSoC 3)
1704:Generated_Source\PSoC5/cyPm.c **** *  - Restores the  boost reference selection
1705:Generated_Source\PSoC5/cyPm.c **** *
1706:Generated_Source\PSoC5/cyPm.c **** * Parameters:
1707:Generated_Source\PSoC5/cyPm.c **** *  None
1708:Generated_Source\PSoC5/cyPm.c **** *
1709:Generated_Source\PSoC5/cyPm.c **** * Return:
1710:Generated_Source\PSoC5/cyPm.c **** *  None
1711:Generated_Source\PSoC5/cyPm.c **** *
1712:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1713:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) 
1714:Generated_Source\PSoC5/cyPm.c **** {
 2388              		.loc 1 1714 0
 2389              		.cfi_startproc
 2390              		@ args = 0, pretend = 0, frame = 0
 2391              		@ frame_needed = 1, uses_anonymous_args = 0
 2392              		@ link register save eliminated.
 2393 0000 80B4     		push	{r7}
 2394              		.cfi_def_cfa_offset 4
 2395              		.cfi_offset 7, -4
 2396 0002 00AF     		add	r7, sp, #0
 2397              		.cfi_def_cfa_register 7
1715:Generated_Source\PSoC5/cyPm.c ****     /* Restore SC/CT routing registers */
1716:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , cyPmBackup.scctData[0u] );
 2398              		.loc 1 1716 0
 2399 0004 424B     		ldr	r3, .L130
 2400 0006 434A     		ldr	r2, .L130+4
 2401 0008 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
 2402 000a 1A70     		strb	r2, [r3]
1717:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , cyPmBackup.scctData[1u] );
 2403              		.loc 1 1717 0
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 74


 2404 000c 424B     		ldr	r3, .L130+8
 2405 000e 414A     		ldr	r2, .L130+4
 2406 0010 927A     		ldrb	r2, [r2, #10]	@ zero_extendqisi2
 2407 0012 1A70     		strb	r2, [r3]
1718:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , cyPmBackup.scctData[2u] );
 2408              		.loc 1 1718 0
 2409 0014 414B     		ldr	r3, .L130+12
 2410 0016 3F4A     		ldr	r2, .L130+4
 2411 0018 D27A     		ldrb	r2, [r2, #11]	@ zero_extendqisi2
 2412 001a 1A70     		strb	r2, [r3]
1719:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , cyPmBackup.scctData[3u] );
 2413              		.loc 1 1719 0
 2414 001c 404B     		ldr	r3, .L130+16
 2415 001e 3D4A     		ldr	r2, .L130+4
 2416 0020 127B     		ldrb	r2, [r2, #12]	@ zero_extendqisi2
 2417 0022 1A70     		strb	r2, [r3]
1720:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , cyPmBackup.scctData[4u] );
 2418              		.loc 1 1720 0
 2419 0024 3F4B     		ldr	r3, .L130+20
 2420 0026 3B4A     		ldr	r2, .L130+4
 2421 0028 527B     		ldrb	r2, [r2, #13]	@ zero_extendqisi2
 2422 002a 1A70     		strb	r2, [r3]
1721:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , cyPmBackup.scctData[5u] );
 2423              		.loc 1 1721 0
 2424 002c 3E4B     		ldr	r3, .L130+24
 2425 002e 394A     		ldr	r2, .L130+4
 2426 0030 927B     		ldrb	r2, [r2, #14]	@ zero_extendqisi2
 2427 0032 1A70     		strb	r2, [r3]
1722:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, cyPmBackup.scctData[6u] );
 2428              		.loc 1 1722 0
 2429 0034 3D4B     		ldr	r3, .L130+28
 2430 0036 374A     		ldr	r2, .L130+4
 2431 0038 D27B     		ldrb	r2, [r2, #15]	@ zero_extendqisi2
 2432 003a 1A70     		strb	r2, [r3]
1723:Generated_Source\PSoC5/cyPm.c **** 
1724:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , cyPmBackup.scctData[7u] );
 2433              		.loc 1 1724 0
 2434 003c 3C4B     		ldr	r3, .L130+32
 2435 003e 354A     		ldr	r2, .L130+4
 2436 0040 127C     		ldrb	r2, [r2, #16]	@ zero_extendqisi2
 2437 0042 1A70     		strb	r2, [r3]
1725:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , cyPmBackup.scctData[8u] );
 2438              		.loc 1 1725 0
 2439 0044 3B4B     		ldr	r3, .L130+36
 2440 0046 334A     		ldr	r2, .L130+4
 2441 0048 527C     		ldrb	r2, [r2, #17]	@ zero_extendqisi2
 2442 004a 1A70     		strb	r2, [r3]
1726:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , cyPmBackup.scctData[9u] );
 2443              		.loc 1 1726 0
 2444 004c 3A4B     		ldr	r3, .L130+40
 2445 004e 314A     		ldr	r2, .L130+4
 2446 0050 927C     		ldrb	r2, [r2, #18]	@ zero_extendqisi2
 2447 0052 1A70     		strb	r2, [r3]
1727:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , cyPmBackup.scctData[10u]);
 2448              		.loc 1 1727 0
 2449 0054 394B     		ldr	r3, .L130+44
 2450 0056 2F4A     		ldr	r2, .L130+4
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 75


 2451 0058 D27C     		ldrb	r2, [r2, #19]	@ zero_extendqisi2
 2452 005a 1A70     		strb	r2, [r3]
1728:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , cyPmBackup.scctData[11u]);
 2453              		.loc 1 1728 0
 2454 005c 384B     		ldr	r3, .L130+48
 2455 005e 2D4A     		ldr	r2, .L130+4
 2456 0060 127D     		ldrb	r2, [r2, #20]	@ zero_extendqisi2
 2457 0062 1A70     		strb	r2, [r3]
1729:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , cyPmBackup.scctData[12u]);
 2458              		.loc 1 1729 0
 2459 0064 374B     		ldr	r3, .L130+52
 2460 0066 2B4A     		ldr	r2, .L130+4
 2461 0068 527D     		ldrb	r2, [r2, #21]	@ zero_extendqisi2
 2462 006a 1A70     		strb	r2, [r3]
1730:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, cyPmBackup.scctData[13u]);
 2463              		.loc 1 1730 0
 2464 006c 364B     		ldr	r3, .L130+56
 2465 006e 294A     		ldr	r2, .L130+4
 2466 0070 927D     		ldrb	r2, [r2, #22]	@ zero_extendqisi2
 2467 0072 1A70     		strb	r2, [r3]
1731:Generated_Source\PSoC5/cyPm.c **** 
1732:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , cyPmBackup.scctData[14u]);
 2468              		.loc 1 1732 0
 2469 0074 354B     		ldr	r3, .L130+60
 2470 0076 274A     		ldr	r2, .L130+4
 2471 0078 D27D     		ldrb	r2, [r2, #23]	@ zero_extendqisi2
 2472 007a 1A70     		strb	r2, [r3]
1733:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , cyPmBackup.scctData[15u]);
 2473              		.loc 1 1733 0
 2474 007c 344B     		ldr	r3, .L130+64
 2475 007e 254A     		ldr	r2, .L130+4
 2476 0080 127E     		ldrb	r2, [r2, #24]	@ zero_extendqisi2
 2477 0082 1A70     		strb	r2, [r3]
1734:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , cyPmBackup.scctData[16u]);
 2478              		.loc 1 1734 0
 2479 0084 334B     		ldr	r3, .L130+68
 2480 0086 234A     		ldr	r2, .L130+4
 2481 0088 527E     		ldrb	r2, [r2, #25]	@ zero_extendqisi2
 2482 008a 1A70     		strb	r2, [r3]
1735:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , cyPmBackup.scctData[17u]);
 2483              		.loc 1 1735 0
 2484 008c 324B     		ldr	r3, .L130+72
 2485 008e 214A     		ldr	r2, .L130+4
 2486 0090 927E     		ldrb	r2, [r2, #26]	@ zero_extendqisi2
 2487 0092 1A70     		strb	r2, [r3]
1736:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , cyPmBackup.scctData[18u]);
 2488              		.loc 1 1736 0
 2489 0094 314B     		ldr	r3, .L130+76
 2490 0096 1F4A     		ldr	r2, .L130+4
 2491 0098 D27E     		ldrb	r2, [r2, #27]	@ zero_extendqisi2
 2492 009a 1A70     		strb	r2, [r3]
1737:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , cyPmBackup.scctData[19u]);
 2493              		.loc 1 1737 0
 2494 009c 304B     		ldr	r3, .L130+80
 2495 009e 1D4A     		ldr	r2, .L130+4
 2496 00a0 127F     		ldrb	r2, [r2, #28]	@ zero_extendqisi2
 2497 00a2 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 76


1738:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, cyPmBackup.scctData[20u]);
 2498              		.loc 1 1738 0
 2499 00a4 2F4B     		ldr	r3, .L130+84
 2500 00a6 1B4A     		ldr	r2, .L130+4
 2501 00a8 527F     		ldrb	r2, [r2, #29]	@ zero_extendqisi2
 2502 00aa 1A70     		strb	r2, [r3]
1739:Generated_Source\PSoC5/cyPm.c **** 
1740:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , cyPmBackup.scctData[21u]);
 2503              		.loc 1 1740 0
 2504 00ac 2E4B     		ldr	r3, .L130+88
 2505 00ae 194A     		ldr	r2, .L130+4
 2506 00b0 927F     		ldrb	r2, [r2, #30]	@ zero_extendqisi2
 2507 00b2 1A70     		strb	r2, [r3]
1741:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , cyPmBackup.scctData[22u]);
 2508              		.loc 1 1741 0
 2509 00b4 2D4B     		ldr	r3, .L130+92
 2510 00b6 174A     		ldr	r2, .L130+4
 2511 00b8 D27F     		ldrb	r2, [r2, #31]	@ zero_extendqisi2
 2512 00ba 1A70     		strb	r2, [r3]
1742:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , cyPmBackup.scctData[23u]);
 2513              		.loc 1 1742 0
 2514 00bc 2C4B     		ldr	r3, .L130+96
 2515 00be 154A     		ldr	r2, .L130+4
 2516 00c0 92F82020 		ldrb	r2, [r2, #32]	@ zero_extendqisi2
 2517 00c4 1A70     		strb	r2, [r3]
1743:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , cyPmBackup.scctData[24u]);
 2518              		.loc 1 1743 0
 2519 00c6 2B4B     		ldr	r3, .L130+100
 2520 00c8 124A     		ldr	r2, .L130+4
 2521 00ca 92F82120 		ldrb	r2, [r2, #33]	@ zero_extendqisi2
 2522 00ce 1A70     		strb	r2, [r3]
1744:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , cyPmBackup.scctData[25u]);
 2523              		.loc 1 1744 0
 2524 00d0 294B     		ldr	r3, .L130+104
 2525 00d2 104A     		ldr	r2, .L130+4
 2526 00d4 92F82220 		ldrb	r2, [r2, #34]	@ zero_extendqisi2
 2527 00d8 1A70     		strb	r2, [r3]
1745:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , cyPmBackup.scctData[26u]);
 2528              		.loc 1 1745 0
 2529 00da 284B     		ldr	r3, .L130+108
 2530 00dc 0D4A     		ldr	r2, .L130+4
 2531 00de 92F82320 		ldrb	r2, [r2, #35]	@ zero_extendqisi2
 2532 00e2 1A70     		strb	r2, [r3]
1746:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, cyPmBackup.scctData[27u]);
 2533              		.loc 1 1746 0
 2534 00e4 264B     		ldr	r3, .L130+112
 2535 00e6 0B4A     		ldr	r2, .L130+4
 2536 00e8 92F82420 		ldrb	r2, [r2, #36]	@ zero_extendqisi2
 2537 00ec 1A70     		strb	r2, [r3]
1747:Generated_Source\PSoC5/cyPm.c **** 
1748:Generated_Source\PSoC5/cyPm.c **** 
1749:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1750:Generated_Source\PSoC5/cyPm.c **** 
1751:Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1752:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_ENABLED == cyPmBackup.swvClkEnabled)
1753:Generated_Source\PSoC5/cyPm.c ****         {
1754:Generated_Source\PSoC5/cyPm.c ****             /* Restore ports drive mode */
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 77


1755:Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1756:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.prt1Dm;
1757:Generated_Source\PSoC5/cyPm.c **** 
1758:Generated_Source\PSoC5/cyPm.c ****             /* Enable SWV clocks */
1759:Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG |= CY_PM_MLOGIC_DBG_SWV_CLK_EN;
1760:Generated_Source\PSoC5/cyPm.c ****         }
1761:Generated_Source\PSoC5/cyPm.c **** 
1762:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1763:Generated_Source\PSoC5/cyPm.c **** 
1764:Generated_Source\PSoC5/cyPm.c **** 
1765:Generated_Source\PSoC5/cyPm.c ****     /* Restore boost reference */
1766:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.boostRefExt)
 2538              		.loc 1 1766 0
 2539 00ee 094B     		ldr	r3, .L130+4
 2540 00f0 93F82E30 		ldrb	r3, [r3, #46]	@ zero_extendqisi2
 2541 00f4 012B     		cmp	r3, #1
 2542 00f6 07D1     		bne	.L129
1767:Generated_Source\PSoC5/cyPm.c ****     {
1768:Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG |= CY_PM_BOOST_CR2_EREFSEL_EXT;
 2543              		.loc 1 1768 0
 2544 00f8 224A     		ldr	r2, .L130+116
 2545 00fa 224B     		ldr	r3, .L130+116
 2546 00fc 1B78     		ldrb	r3, [r3]
 2547 00fe DBB2     		uxtb	r3, r3
 2548 0100 43F00803 		orr	r3, r3, #8
 2549 0104 DBB2     		uxtb	r3, r3
 2550 0106 1370     		strb	r3, [r2]
 2551              	.L129:
1769:Generated_Source\PSoC5/cyPm.c ****     }
1770:Generated_Source\PSoC5/cyPm.c **** }
 2552              		.loc 1 1770 0
 2553 0108 00BF     		nop
 2554 010a BD46     		mov	sp, r7
 2555              		.cfi_def_cfa_register 13
 2556              		@ sp needed
 2557 010c 80BC     		pop	{r7}
 2558              		.cfi_restore 7
 2559              		.cfi_def_cfa_offset 0
 2560 010e 7047     		bx	lr
 2561              	.L131:
 2562              		.align	2
 2563              	.L130:
 2564 0110 005A0040 		.word	1073764864
 2565 0114 00000000 		.word	cyPmBackup
 2566 0118 025A0040 		.word	1073764866
 2567 011c 035A0040 		.word	1073764867
 2568 0120 045A0040 		.word	1073764868
 2569 0124 065A0040 		.word	1073764870
 2570 0128 085A0040 		.word	1073764872
 2571 012c 0A5A0040 		.word	1073764874
 2572 0130 105A0040 		.word	1073764880
 2573 0134 125A0040 		.word	1073764882
 2574 0138 135A0040 		.word	1073764883
 2575 013c 145A0040 		.word	1073764884
 2576 0140 165A0040 		.word	1073764886
 2577 0144 185A0040 		.word	1073764888
 2578 0148 1A5A0040 		.word	1073764890
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 78


 2579 014c 205A0040 		.word	1073764896
 2580 0150 225A0040 		.word	1073764898
 2581 0154 235A0040 		.word	1073764899
 2582 0158 245A0040 		.word	1073764900
 2583 015c 265A0040 		.word	1073764902
 2584 0160 285A0040 		.word	1073764904
 2585 0164 2A5A0040 		.word	1073764906
 2586 0168 305A0040 		.word	1073764912
 2587 016c 325A0040 		.word	1073764914
 2588 0170 335A0040 		.word	1073764915
 2589 0174 345A0040 		.word	1073764916
 2590 0178 365A0040 		.word	1073764918
 2591 017c 385A0040 		.word	1073764920
 2592 0180 3A5A0040 		.word	1073764922
 2593 0184 22430040 		.word	1073759010
 2594              		.cfi_endproc
 2595              	.LFE12:
 2596              		.size	CyPmHibSlpRestore, .-CyPmHibSlpRestore
 2597              		.section	.text.CyPmHviLviSaveDisable,"ax",%progbits
 2598              		.align	2
 2599              		.thumb
 2600              		.thumb_func
 2601              		.type	CyPmHviLviSaveDisable, %function
 2602              	CyPmHviLviSaveDisable:
 2603              	.LFB13:
1771:Generated_Source\PSoC5/cyPm.c **** 
1772:Generated_Source\PSoC5/cyPm.c **** 
1773:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1774:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviSaveDisable
1775:Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1776:Generated_Source\PSoC5/cyPm.c **** *
1777:Generated_Source\PSoC5/cyPm.c **** * Summary:
1778:Generated_Source\PSoC5/cyPm.c **** *  Saves analog and digital LVI and HVI configuration and disables them.
1779:Generated_Source\PSoC5/cyPm.c **** *
1780:Generated_Source\PSoC5/cyPm.c **** * Parameters:
1781:Generated_Source\PSoC5/cyPm.c **** *  None
1782:Generated_Source\PSoC5/cyPm.c **** *
1783:Generated_Source\PSoC5/cyPm.c **** * Return:
1784:Generated_Source\PSoC5/cyPm.c **** *  None
1785:Generated_Source\PSoC5/cyPm.c **** *
1786:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1787:Generated_Source\PSoC5/cyPm.c **** *  No
1788:Generated_Source\PSoC5/cyPm.c **** *
1789:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1790:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) 
1791:Generated_Source\PSoC5/cyPm.c **** {
 2604              		.loc 1 1791 0
 2605              		.cfi_startproc
 2606              		@ args = 0, pretend = 0, frame = 0
 2607              		@ frame_needed = 1, uses_anonymous_args = 0
 2608 0000 80B5     		push	{r7, lr}
 2609              		.cfi_def_cfa_offset 8
 2610              		.cfi_offset 7, -8
 2611              		.cfi_offset 14, -4
 2612 0002 00AF     		add	r7, sp, #0
 2613              		.cfi_def_cfa_register 7
1792:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVID_EN))
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 79


 2614              		.loc 1 1792 0
 2615 0004 304B     		ldr	r3, .L140
 2616 0006 1B78     		ldrb	r3, [r3]
 2617 0008 DBB2     		uxtb	r3, r3
 2618 000a 03F00103 		and	r3, r3, #1
 2619 000e 002B     		cmp	r3, #0
 2620 0010 1DD0     		beq	.L133
1793:Generated_Source\PSoC5/cyPm.c ****     {
1794:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_ENABLED;
 2621              		.loc 1 1794 0
 2622 0012 2E4B     		ldr	r3, .L140+4
 2623 0014 0122     		movs	r2, #1
 2624 0016 83F82520 		strb	r2, [r3, #37]
1795:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidTrip = CY_VD_LVI_TRIP_REG & CY_VD_LVI_TRIP_LVID_MASK;
 2625              		.loc 1 1795 0
 2626 001a 2D4B     		ldr	r3, .L140+8
 2627 001c 1B78     		ldrb	r3, [r3]
 2628 001e DBB2     		uxtb	r3, r3
 2629 0020 03F00F03 		and	r3, r3, #15
 2630 0024 DAB2     		uxtb	r2, r3
 2631 0026 294B     		ldr	r3, .L140+4
 2632 0028 83F82620 		strb	r2, [r3, #38]
1796:Generated_Source\PSoC5/cyPm.c **** 
1797:Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at specified Vddd threshold */
1798:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESD_EN)) ? \
 2633              		.loc 1 1798 0
 2634 002c 294B     		ldr	r3, .L140+12
 2635 002e 1B78     		ldrb	r3, [r3]
 2636 0030 DBB2     		uxtb	r3, r3
 2637 0032 03F04003 		and	r3, r3, #64
1799:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2638              		.loc 1 1799 0
 2639 0036 002B     		cmp	r3, #0
 2640 0038 14BF     		ite	ne
 2641 003a 0123     		movne	r3, #1
 2642 003c 0023     		moveq	r3, #0
 2643 003e DBB2     		uxtb	r3, r3
 2644 0040 1A46     		mov	r2, r3
1798:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2645              		.loc 1 1798 0
 2646 0042 224B     		ldr	r3, .L140+4
 2647 0044 83F82A20 		strb	r2, [r3, #42]
1800:Generated_Source\PSoC5/cyPm.c **** 
1801:Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitDisable();
 2648              		.loc 1 1801 0
 2649 0048 FFF7FEFF 		bl	CyVdLvDigitDisable
 2650 004c 03E0     		b	.L134
 2651              	.L133:
1802:Generated_Source\PSoC5/cyPm.c ****     }
1803:Generated_Source\PSoC5/cyPm.c ****     else
1804:Generated_Source\PSoC5/cyPm.c ****     {
1805:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_DISABLED;
 2652              		.loc 1 1805 0
 2653 004e 1F4B     		ldr	r3, .L140+4
 2654 0050 0022     		movs	r2, #0
 2655 0052 83F82520 		strb	r2, [r3, #37]
 2656              	.L134:
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 80


1806:Generated_Source\PSoC5/cyPm.c ****     }
1807:Generated_Source\PSoC5/cyPm.c **** 
1808:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVIA_EN))
 2657              		.loc 1 1808 0
 2658 0056 1C4B     		ldr	r3, .L140
 2659 0058 1B78     		ldrb	r3, [r3]
 2660 005a DBB2     		uxtb	r3, r3
 2661 005c 03F00203 		and	r3, r3, #2
 2662 0060 002B     		cmp	r3, #0
 2663 0062 19D0     		beq	.L135
1809:Generated_Source\PSoC5/cyPm.c ****     {
1810:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_ENABLED;
 2664              		.loc 1 1810 0
 2665 0064 194B     		ldr	r3, .L140+4
 2666 0066 0122     		movs	r2, #1
 2667 0068 83F82720 		strb	r2, [r3, #39]
1811:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaTrip = CY_VD_LVI_TRIP_REG >> 4u;
 2668              		.loc 1 1811 0
 2669 006c 184B     		ldr	r3, .L140+8
 2670 006e 1B78     		ldrb	r3, [r3]
 2671 0070 DBB2     		uxtb	r3, r3
 2672 0072 1B09     		lsrs	r3, r3, #4
 2673 0074 DAB2     		uxtb	r2, r3
 2674 0076 154B     		ldr	r3, .L140+4
 2675 0078 83F82820 		strb	r2, [r3, #40]
1812:Generated_Source\PSoC5/cyPm.c **** 
1813:Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at specified Vdda threshold */
1814:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESA_EN)) ? \
 2676              		.loc 1 1814 0
 2677 007c 154B     		ldr	r3, .L140+12
 2678 007e 1B78     		ldrb	r3, [r3]
 2679 0080 DBB2     		uxtb	r3, r3
 2680 0082 5BB2     		sxtb	r3, r3
1815:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2681              		.loc 1 1815 0
 2682 0084 DBB2     		uxtb	r3, r3
 2683 0086 DB09     		lsrs	r3, r3, #7
 2684 0088 DBB2     		uxtb	r3, r3
 2685 008a 1A46     		mov	r2, r3
1814:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2686              		.loc 1 1814 0
 2687 008c 0F4B     		ldr	r3, .L140+4
 2688 008e 83F82B20 		strb	r2, [r3, #43]
1816:Generated_Source\PSoC5/cyPm.c **** 
1817:Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogDisable();
 2689              		.loc 1 1817 0
 2690 0092 FFF7FEFF 		bl	CyVdLvAnalogDisable
 2691 0096 03E0     		b	.L136
 2692              	.L135:
1818:Generated_Source\PSoC5/cyPm.c ****     }
1819:Generated_Source\PSoC5/cyPm.c ****     else
1820:Generated_Source\PSoC5/cyPm.c ****     {
1821:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_DISABLED;
 2693              		.loc 1 1821 0
 2694 0098 0C4B     		ldr	r3, .L140+4
 2695 009a 0022     		movs	r2, #0
 2696 009c 83F82720 		strb	r2, [r3, #39]
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 81


 2697              	.L136:
1822:Generated_Source\PSoC5/cyPm.c ****     }
1823:Generated_Source\PSoC5/cyPm.c **** 
1824:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_HVIA_EN))
 2698              		.loc 1 1824 0
 2699 00a0 094B     		ldr	r3, .L140
 2700 00a2 1B78     		ldrb	r3, [r3]
 2701 00a4 DBB2     		uxtb	r3, r3
 2702 00a6 03F00403 		and	r3, r3, #4
 2703 00aa 002B     		cmp	r3, #0
 2704 00ac 06D0     		beq	.L137
1825:Generated_Source\PSoC5/cyPm.c ****     {
1826:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_ENABLED;
 2705              		.loc 1 1826 0
 2706 00ae 074B     		ldr	r3, .L140+4
 2707 00b0 0122     		movs	r2, #1
 2708 00b2 83F82920 		strb	r2, [r3, #41]
1827:Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogDisable();
 2709              		.loc 1 1827 0
 2710 00b6 FFF7FEFF 		bl	CyVdHvAnalogDisable
1828:Generated_Source\PSoC5/cyPm.c ****     }
1829:Generated_Source\PSoC5/cyPm.c ****     else
1830:Generated_Source\PSoC5/cyPm.c ****     {
1831:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_DISABLED;
1832:Generated_Source\PSoC5/cyPm.c ****     }
1833:Generated_Source\PSoC5/cyPm.c **** }
 2711              		.loc 1 1833 0
 2712 00ba 03E0     		b	.L139
 2713              	.L137:
1831:Generated_Source\PSoC5/cyPm.c ****     }
 2714              		.loc 1 1831 0
 2715 00bc 034B     		ldr	r3, .L140+4
 2716 00be 0022     		movs	r2, #0
 2717 00c0 83F82920 		strb	r2, [r3, #41]
 2718              	.L139:
 2719              		.loc 1 1833 0
 2720 00c4 00BF     		nop
 2721 00c6 80BD     		pop	{r7, pc}
 2722              	.L141:
 2723              		.align	2
 2724              	.L140:
 2725 00c8 F5460040 		.word	1073759989
 2726 00cc 00000000 		.word	cyPmBackup
 2727 00d0 F4460040 		.word	1073759988
 2728 00d4 F7460040 		.word	1073759991
 2729              		.cfi_endproc
 2730              	.LFE13:
 2731              		.size	CyPmHviLviSaveDisable, .-CyPmHviLviSaveDisable
 2732              		.section	.text.CyPmHviLviRestore,"ax",%progbits
 2733              		.align	2
 2734              		.thumb
 2735              		.thumb_func
 2736              		.type	CyPmHviLviRestore, %function
 2737              	CyPmHviLviRestore:
 2738              	.LFB14:
1834:Generated_Source\PSoC5/cyPm.c **** 
1835:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 82


1836:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1837:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviRestore
1838:Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1839:Generated_Source\PSoC5/cyPm.c **** *
1840:Generated_Source\PSoC5/cyPm.c **** * Summary:
1841:Generated_Source\PSoC5/cyPm.c **** *  Restores the analog and digital LVI and HVI configuration.
1842:Generated_Source\PSoC5/cyPm.c **** *
1843:Generated_Source\PSoC5/cyPm.c **** * Parameters:
1844:Generated_Source\PSoC5/cyPm.c **** *  None
1845:Generated_Source\PSoC5/cyPm.c **** *
1846:Generated_Source\PSoC5/cyPm.c **** * Return:
1847:Generated_Source\PSoC5/cyPm.c **** *  None
1848:Generated_Source\PSoC5/cyPm.c **** *
1849:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1850:Generated_Source\PSoC5/cyPm.c **** *  No
1851:Generated_Source\PSoC5/cyPm.c **** *
1852:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1853:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) 
1854:Generated_Source\PSoC5/cyPm.c **** {
 2739              		.loc 1 1854 0
 2740              		.cfi_startproc
 2741              		@ args = 0, pretend = 0, frame = 0
 2742              		@ frame_needed = 1, uses_anonymous_args = 0
 2743 0000 80B5     		push	{r7, lr}
 2744              		.cfi_def_cfa_offset 8
 2745              		.cfi_offset 7, -8
 2746              		.cfi_offset 14, -4
 2747 0002 00AF     		add	r7, sp, #0
 2748              		.cfi_def_cfa_register 7
1855:Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1856:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lvidEn)
 2749              		.loc 1 1856 0
 2750 0004 134B     		ldr	r3, .L147
 2751 0006 93F82530 		ldrb	r3, [r3, #37]	@ zero_extendqisi2
 2752 000a 012B     		cmp	r3, #1
 2753 000c 09D1     		bne	.L143
1857:Generated_Source\PSoC5/cyPm.c ****     {
1858:Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitEnable(cyPmBackup.lvidRst, cyPmBackup.lvidTrip);
 2754              		.loc 1 1858 0
 2755 000e 114B     		ldr	r3, .L147
 2756 0010 93F82A20 		ldrb	r2, [r3, #42]	@ zero_extendqisi2
 2757 0014 0F4B     		ldr	r3, .L147
 2758 0016 93F82630 		ldrb	r3, [r3, #38]	@ zero_extendqisi2
 2759 001a 1946     		mov	r1, r3
 2760 001c 1046     		mov	r0, r2
 2761 001e FFF7FEFF 		bl	CyVdLvDigitEnable
 2762              	.L143:
1859:Generated_Source\PSoC5/cyPm.c ****     }
1860:Generated_Source\PSoC5/cyPm.c **** 
1861:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lviaEn)
 2763              		.loc 1 1861 0
 2764 0022 0C4B     		ldr	r3, .L147
 2765 0024 93F82730 		ldrb	r3, [r3, #39]	@ zero_extendqisi2
 2766 0028 012B     		cmp	r3, #1
 2767 002a 09D1     		bne	.L144
1862:Generated_Source\PSoC5/cyPm.c ****     {
1863:Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogEnable(cyPmBackup.lviaRst, cyPmBackup.lviaTrip);
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 83


 2768              		.loc 1 1863 0
 2769 002c 094B     		ldr	r3, .L147
 2770 002e 93F82B20 		ldrb	r2, [r3, #43]	@ zero_extendqisi2
 2771 0032 084B     		ldr	r3, .L147
 2772 0034 93F82830 		ldrb	r3, [r3, #40]	@ zero_extendqisi2
 2773 0038 1946     		mov	r1, r3
 2774 003a 1046     		mov	r0, r2
 2775 003c FFF7FEFF 		bl	CyVdLvAnalogEnable
 2776              	.L144:
1864:Generated_Source\PSoC5/cyPm.c ****     }
1865:Generated_Source\PSoC5/cyPm.c **** 
1866:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.hviaEn)
 2777              		.loc 1 1866 0
 2778 0040 044B     		ldr	r3, .L147
 2779 0042 93F82930 		ldrb	r3, [r3, #41]	@ zero_extendqisi2
 2780 0046 012B     		cmp	r3, #1
 2781 0048 01D1     		bne	.L146
1867:Generated_Source\PSoC5/cyPm.c ****     {
1868:Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogEnable();
 2782              		.loc 1 1868 0
 2783 004a FFF7FEFF 		bl	CyVdHvAnalogEnable
 2784              	.L146:
1869:Generated_Source\PSoC5/cyPm.c ****     }
1870:Generated_Source\PSoC5/cyPm.c **** }
 2785              		.loc 1 1870 0
 2786 004e 00BF     		nop
 2787 0050 80BD     		pop	{r7, pc}
 2788              	.L148:
 2789 0052 00BF     		.align	2
 2790              	.L147:
 2791 0054 00000000 		.word	cyPmBackup
 2792              		.cfi_endproc
 2793              	.LFE14:
 2794              		.size	CyPmHviLviRestore, .-CyPmHviLviRestore
 2795              		.bss
 2796              	interruptStatus.4967:
 2797 0042 00       		.space	1
 2798              		.text
 2799              	.Letext0:
 2800              		.file 2 "Generated_Source\\PSoC5\\cytypes.h"
 2801              		.file 3 "Generated_Source\\PSoC5\\cyPm.h"
 2802              		.section	.debug_info,"",%progbits
 2803              	.Ldebug_info0:
 2804 0000 3E050000 		.4byte	0x53e
 2805 0004 0400     		.2byte	0x4
 2806 0006 00000000 		.4byte	.Ldebug_abbrev0
 2807 000a 04       		.byte	0x4
 2808 000b 01       		.uleb128 0x1
 2809 000c 3E000000 		.4byte	.LASF86
 2810 0010 0C       		.byte	0xc
 2811 0011 9C020000 		.4byte	.LASF87
 2812 0015 F4020000 		.4byte	.LASF88
 2813 0019 00000000 		.4byte	.Ldebug_ranges0+0
 2814 001d 00000000 		.4byte	0
 2815 0021 00000000 		.4byte	.Ldebug_line0
 2816 0025 02       		.uleb128 0x2
 2817 0026 01       		.byte	0x1
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 84


 2818 0027 06       		.byte	0x6
 2819 0028 7C010000 		.4byte	.LASF0
 2820 002c 02       		.uleb128 0x2
 2821 002d 01       		.byte	0x1
 2822 002e 08       		.byte	0x8
 2823 002f E5030000 		.4byte	.LASF1
 2824 0033 02       		.uleb128 0x2
 2825 0034 02       		.byte	0x2
 2826 0035 05       		.byte	0x5
 2827 0036 1E040000 		.4byte	.LASF2
 2828 003a 02       		.uleb128 0x2
 2829 003b 02       		.byte	0x2
 2830 003c 07       		.byte	0x7
 2831 003d 7D020000 		.4byte	.LASF3
 2832 0041 02       		.uleb128 0x2
 2833 0042 04       		.byte	0x4
 2834 0043 05       		.byte	0x5
 2835 0044 A7010000 		.4byte	.LASF4
 2836 0048 02       		.uleb128 0x2
 2837 0049 04       		.byte	0x4
 2838 004a 07       		.byte	0x7
 2839 004b 23020000 		.4byte	.LASF5
 2840 004f 02       		.uleb128 0x2
 2841 0050 08       		.byte	0x8
 2842 0051 05       		.byte	0x5
 2843 0052 6E010000 		.4byte	.LASF6
 2844 0056 02       		.uleb128 0x2
 2845 0057 08       		.byte	0x8
 2846 0058 07       		.byte	0x7
 2847 0059 FD000000 		.4byte	.LASF7
 2848 005d 03       		.uleb128 0x3
 2849 005e 04       		.byte	0x4
 2850 005f 05       		.byte	0x5
 2851 0060 696E7400 		.ascii	"int\000"
 2852 0064 02       		.uleb128 0x2
 2853 0065 04       		.byte	0x4
 2854 0066 07       		.byte	0x7
 2855 0067 05020000 		.4byte	.LASF8
 2856 006b 04       		.uleb128 0x4
 2857 006c C2010000 		.4byte	.LASF9
 2858 0070 02       		.byte	0x2
 2859 0071 A1       		.byte	0xa1
 2860 0072 2C000000 		.4byte	0x2c
 2861 0076 04       		.uleb128 0x4
 2862 0077 00000000 		.4byte	.LASF10
 2863 007b 02       		.byte	0x2
 2864 007c A2       		.byte	0xa2
 2865 007d 3A000000 		.4byte	0x3a
 2866 0081 04       		.uleb128 0x4
 2867 0082 CF010000 		.4byte	.LASF11
 2868 0086 02       		.byte	0x2
 2869 0087 A3       		.byte	0xa3
 2870 0088 48000000 		.4byte	0x48
 2871 008c 02       		.uleb128 0x2
 2872 008d 04       		.byte	0x4
 2873 008e 04       		.byte	0x4
 2874 008f B1030000 		.4byte	.LASF12
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 85


 2875 0093 02       		.uleb128 0x2
 2876 0094 08       		.byte	0x8
 2877 0095 04       		.byte	0x4
 2878 0096 C8010000 		.4byte	.LASF13
 2879 009a 02       		.uleb128 0x2
 2880 009b 01       		.byte	0x1
 2881 009c 08       		.byte	0x8
 2882 009d 48040000 		.4byte	.LASF14
 2883 00a1 05       		.uleb128 0x5
 2884 00a2 E1040000 		.4byte	.LASF15
 2885 00a6 02       		.byte	0x2
 2886 00a7 4301     		.2byte	0x143
 2887 00a9 48000000 		.4byte	0x48
 2888 00ad 05       		.uleb128 0x5
 2889 00ae D4030000 		.4byte	.LASF16
 2890 00b2 02       		.byte	0x2
 2891 00b3 4B01     		.2byte	0x14b
 2892 00b5 B9000000 		.4byte	0xb9
 2893 00b9 06       		.uleb128 0x6
 2894 00ba 6B000000 		.4byte	0x6b
 2895 00be 02       		.uleb128 0x2
 2896 00bf 08       		.byte	0x8
 2897 00c0 04       		.byte	0x4
 2898 00c1 6D030000 		.4byte	.LASF17
 2899 00c5 02       		.uleb128 0x2
 2900 00c6 04       		.byte	0x4
 2901 00c7 07       		.byte	0x7
 2902 00c8 64030000 		.4byte	.LASF18
 2903 00cc 07       		.uleb128 0x7
 2904 00cd 3C020000 		.4byte	.LASF35
 2905 00d1 12       		.byte	0x12
 2906 00d2 03       		.byte	0x3
 2907 00d3 F1       		.byte	0xf1
 2908 00d4 90010000 		.4byte	0x190
 2909 00d8 08       		.uleb128 0x8
 2910 00d9 8C030000 		.4byte	.LASF19
 2911 00dd 03       		.byte	0x3
 2912 00de F4       		.byte	0xf4
 2913 00df 6B000000 		.4byte	0x6b
 2914 00e3 00       		.byte	0
 2915 00e4 08       		.uleb128 0x8
 2916 00e5 93030000 		.4byte	.LASF20
 2917 00e9 03       		.byte	0x3
 2918 00ea F5       		.byte	0xf5
 2919 00eb 6B000000 		.4byte	0x6b
 2920 00ef 01       		.byte	0x1
 2921 00f0 08       		.uleb128 0x8
 2922 00f1 31000000 		.4byte	.LASF21
 2923 00f5 03       		.byte	0x3
 2924 00f6 F6       		.byte	0xf6
 2925 00f7 6B000000 		.4byte	0x6b
 2926 00fb 02       		.byte	0x2
 2927 00fc 08       		.uleb128 0x8
 2928 00fd 1B020000 		.4byte	.LASF22
 2929 0101 03       		.byte	0x3
 2930 0102 F7       		.byte	0xf7
 2931 0103 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 86


 2932 0107 03       		.byte	0x3
 2933 0108 08       		.uleb128 0x8
 2934 0109 3D010000 		.4byte	.LASF23
 2935 010d 03       		.byte	0x3
 2936 010e F8       		.byte	0xf8
 2937 010f 6B000000 		.4byte	0x6b
 2938 0113 04       		.byte	0x4
 2939 0114 08       		.uleb128 0x8
 2940 0115 EA040000 		.4byte	.LASF24
 2941 0119 03       		.byte	0x3
 2942 011a F9       		.byte	0xf9
 2943 011b 6B000000 		.4byte	0x6b
 2944 011f 05       		.byte	0x5
 2945 0120 08       		.uleb128 0x8
 2946 0121 16050000 		.4byte	.LASF25
 2947 0125 03       		.byte	0x3
 2948 0126 FA       		.byte	0xfa
 2949 0127 6B000000 		.4byte	0x6b
 2950 012b 06       		.byte	0x6
 2951 012c 08       		.uleb128 0x8
 2952 012d A7030000 		.4byte	.LASF26
 2953 0131 03       		.byte	0x3
 2954 0132 FB       		.byte	0xfb
 2955 0133 6B000000 		.4byte	0x6b
 2956 0137 07       		.byte	0x7
 2957 0138 08       		.uleb128 0x8
 2958 0139 3F030000 		.4byte	.LASF27
 2959 013d 03       		.byte	0x3
 2960 013e FC       		.byte	0xfc
 2961 013f 6B000000 		.4byte	0x6b
 2962 0143 08       		.byte	0x8
 2963 0144 08       		.uleb128 0x8
 2964 0145 A1010000 		.4byte	.LASF28
 2965 0149 03       		.byte	0x3
 2966 014a FD       		.byte	0xfd
 2967 014b 6B000000 		.4byte	0x6b
 2968 014f 09       		.byte	0x9
 2969 0150 08       		.uleb128 0x8
 2970 0151 E0000000 		.4byte	.LASF29
 2971 0155 03       		.byte	0x3
 2972 0156 FE       		.byte	0xfe
 2973 0157 6B000000 		.4byte	0x6b
 2974 015b 0A       		.byte	0xa
 2975 015c 08       		.uleb128 0x8
 2976 015d 88010000 		.4byte	.LASF30
 2977 0161 03       		.byte	0x3
 2978 0162 FF       		.byte	0xff
 2979 0163 76000000 		.4byte	0x76
 2980 0167 0C       		.byte	0xc
 2981 0168 09       		.uleb128 0x9
 2982 0169 03040000 		.4byte	.LASF31
 2983 016d 03       		.byte	0x3
 2984 016e 0001     		.2byte	0x100
 2985 0170 6B000000 		.4byte	0x6b
 2986 0174 0E       		.byte	0xe
 2987 0175 09       		.uleb128 0x9
 2988 0176 D6010000 		.4byte	.LASF32
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 87


 2989 017a 03       		.byte	0x3
 2990 017b 0101     		.2byte	0x101
 2991 017d 6B000000 		.4byte	0x6b
 2992 0181 0F       		.byte	0xf
 2993 0182 09       		.uleb128 0x9
 2994 0183 99040000 		.4byte	.LASF33
 2995 0187 03       		.byte	0x3
 2996 0188 0201     		.2byte	0x102
 2997 018a 6B000000 		.4byte	0x6b
 2998 018e 10       		.byte	0x10
 2999 018f 00       		.byte	0
 3000 0190 05       		.uleb128 0x5
 3001 0191 63020000 		.4byte	.LASF34
 3002 0195 03       		.byte	0x3
 3003 0196 0401     		.2byte	0x104
 3004 0198 CC000000 		.4byte	0xcc
 3005 019c 0A       		.uleb128 0xa
 3006 019d 52020000 		.4byte	.LASF36
 3007 01a1 2F       		.byte	0x2f
 3008 01a2 03       		.byte	0x3
 3009 01a3 0701     		.2byte	0x107
 3010 01a5 AE020000 		.4byte	0x2ae
 3011 01a9 09       		.uleb128 0x9
 3012 01aa 61010000 		.4byte	.LASF37
 3013 01ae 03       		.byte	0x3
 3014 01af 0901     		.2byte	0x109
 3015 01b1 6B000000 		.4byte	0x6b
 3016 01b5 00       		.byte	0
 3017 01b6 09       		.uleb128 0x9
 3018 01b7 12040000 		.4byte	.LASF38
 3019 01bb 03       		.byte	0x3
 3020 01bc 0A01     		.2byte	0x10a
 3021 01be 6B000000 		.4byte	0x6b
 3022 01c2 01       		.byte	0x1
 3023 01c3 09       		.uleb128 0x9
 3024 01c4 3A040000 		.4byte	.LASF39
 3025 01c8 03       		.byte	0x3
 3026 01c9 0B01     		.2byte	0x10b
 3027 01cb 6B000000 		.4byte	0x6b
 3028 01cf 02       		.byte	0x2
 3029 01d0 09       		.uleb128 0x9
 3030 01d1 58030000 		.4byte	.LASF40
 3031 01d5 03       		.byte	0x3
 3032 01d6 0D01     		.2byte	0x10d
 3033 01d8 6B000000 		.4byte	0x6b
 3034 01dc 03       		.byte	0x3
 3035 01dd 09       		.uleb128 0x9
 3036 01de BA020000 		.4byte	.LASF41
 3037 01e2 03       		.byte	0x3
 3038 01e3 1701     		.2byte	0x117
 3039 01e5 6B000000 		.4byte	0x6b
 3040 01e9 04       		.byte	0x4
 3041 01ea 09       		.uleb128 0x9
 3042 01eb C5020000 		.4byte	.LASF42
 3043 01ef 03       		.byte	0x3
 3044 01f0 1801     		.2byte	0x118
 3045 01f2 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 88


 3046 01f6 05       		.byte	0x5
 3047 01f7 09       		.uleb128 0x9
 3048 01f8 D0020000 		.4byte	.LASF43
 3049 01fc 03       		.byte	0x3
 3050 01fd 1901     		.2byte	0x119
 3051 01ff 6B000000 		.4byte	0x6b
 3052 0203 06       		.byte	0x6
 3053 0204 09       		.uleb128 0x9
 3054 0205 19000000 		.4byte	.LASF44
 3055 0209 03       		.byte	0x3
 3056 020a 1B01     		.2byte	0x11b
 3057 020c 6B000000 		.4byte	0x6b
 3058 0210 07       		.byte	0x7
 3059 0211 09       		.uleb128 0x9
 3060 0212 25000000 		.4byte	.LASF45
 3061 0216 03       		.byte	0x3
 3062 0217 1C01     		.2byte	0x11c
 3063 0219 6B000000 		.4byte	0x6b
 3064 021d 08       		.byte	0x8
 3065 021e 09       		.uleb128 0x9
 3066 021f 12020000 		.4byte	.LASF46
 3067 0223 03       		.byte	0x3
 3068 0224 1E01     		.2byte	0x11e
 3069 0226 AE020000 		.4byte	0x2ae
 3070 022a 09       		.byte	0x9
 3071 022b 09       		.uleb128 0x9
 3072 022c 35020000 		.4byte	.LASF47
 3073 0230 03       		.byte	0x3
 3074 0231 2101     		.2byte	0x121
 3075 0233 6B000000 		.4byte	0x6b
 3076 0237 25       		.byte	0x25
 3077 0238 09       		.uleb128 0x9
 3078 0239 0D050000 		.4byte	.LASF48
 3079 023d 03       		.byte	0x3
 3080 023e 2201     		.2byte	0x122
 3081 0240 6B000000 		.4byte	0x6b
 3082 0244 26       		.byte	0x26
 3083 0245 09       		.uleb128 0x9
 3084 0246 C0040000 		.4byte	.LASF49
 3085 024a 03       		.byte	0x3
 3086 024b 2301     		.2byte	0x123
 3087 024d 6B000000 		.4byte	0x6b
 3088 0251 27       		.byte	0x27
 3089 0252 09       		.uleb128 0x9
 3090 0253 34010000 		.4byte	.LASF50
 3091 0257 03       		.byte	0x3
 3092 0258 2401     		.2byte	0x124
 3093 025a 6B000000 		.4byte	0x6b
 3094 025e 28       		.byte	0x28
 3095 025f 09       		.uleb128 0x9
 3096 0260 5A010000 		.4byte	.LASF51
 3097 0264 03       		.byte	0x3
 3098 0265 2501     		.2byte	0x125
 3099 0267 6B000000 		.4byte	0x6b
 3100 026b 29       		.byte	0x29
 3101 026c 09       		.uleb128 0x9
 3102 026d C1030000 		.4byte	.LASF52
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 89


 3103 0271 03       		.byte	0x3
 3104 0272 2601     		.2byte	0x126
 3105 0274 6B000000 		.4byte	0x6b
 3106 0278 2A       		.byte	0x2a
 3107 0279 09       		.uleb128 0x9
 3108 027a FA040000 		.4byte	.LASF53
 3109 027e 03       		.byte	0x3
 3110 027f 2701     		.2byte	0x127
 3111 0281 6B000000 		.4byte	0x6b
 3112 0285 2B       		.byte	0x2b
 3113 0286 09       		.uleb128 0x9
 3114 0287 FA010000 		.4byte	.LASF54
 3115 028b 03       		.byte	0x3
 3116 028c 2901     		.2byte	0x129
 3117 028e 6B000000 		.4byte	0x6b
 3118 0292 2C       		.byte	0x2c
 3119 0293 09       		.uleb128 0x9
 3120 0294 4D040000 		.4byte	.LASF55
 3121 0298 03       		.byte	0x3
 3122 0299 2A01     		.2byte	0x12a
 3123 029b 6B000000 		.4byte	0x6b
 3124 029f 2D       		.byte	0x2d
 3125 02a0 09       		.uleb128 0x9
 3126 02a1 E8020000 		.4byte	.LASF56
 3127 02a5 03       		.byte	0x3
 3128 02a6 2C01     		.2byte	0x12c
 3129 02a8 6B000000 		.4byte	0x6b
 3130 02ac 2E       		.byte	0x2e
 3131 02ad 00       		.byte	0
 3132 02ae 0B       		.uleb128 0xb
 3133 02af 6B000000 		.4byte	0x6b
 3134 02b3 BE020000 		.4byte	0x2be
 3135 02b7 0C       		.uleb128 0xc
 3136 02b8 C5000000 		.4byte	0xc5
 3137 02bc 1B       		.byte	0x1b
 3138 02bd 00       		.byte	0
 3139 02be 05       		.uleb128 0x5
 3140 02bf CC000000 		.4byte	.LASF57
 3141 02c3 03       		.byte	0x3
 3142 02c4 2E01     		.2byte	0x12e
 3143 02c6 9C010000 		.4byte	0x19c
 3144 02ca 0D       		.uleb128 0xd
 3145 02cb 49030000 		.4byte	.LASF75
 3146 02cf 01       		.byte	0x1
 3147 02d0 50       		.byte	0x50
 3148 02d1 00000000 		.4byte	.LFB0
 3149 02d5 88020000 		.4byte	.LFE0-.LFB0
 3150 02d9 01       		.uleb128 0x1
 3151 02da 9C       		.byte	0x9c
 3152 02db 0E       		.uleb128 0xe
 3153 02dc EB000000 		.4byte	.LASF61
 3154 02e0 01       		.byte	0x1
 3155 02e1 1A01     		.2byte	0x11a
 3156 02e3 00000000 		.4byte	.LFB1
 3157 02e7 F0020000 		.4byte	.LFE1-.LFB1
 3158 02eb 01       		.uleb128 0x1
 3159 02ec 9C       		.byte	0x9c
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 90


 3160 02ed 2C030000 		.4byte	0x32c
 3161 02f1 0F       		.uleb128 0xf
 3162 02f2 B9040000 		.4byte	.LASF58
 3163 02f6 01       		.byte	0x1
 3164 02f7 1C01     		.2byte	0x11c
 3165 02f9 A1000000 		.4byte	0xa1
 3166 02fd 02       		.uleb128 0x2
 3167 02fe 91       		.byte	0x91
 3168 02ff 70       		.sleb128 -16
 3169 0300 10       		.uleb128 0x10
 3170 0301 6900     		.ascii	"i\000"
 3171 0303 01       		.byte	0x1
 3172 0304 1D01     		.2byte	0x11d
 3173 0306 76000000 		.4byte	0x76
 3174 030a 02       		.uleb128 0x2
 3175 030b 91       		.byte	0x91
 3176 030c 76       		.sleb128 -10
 3177 030d 0F       		.uleb128 0xf
 3178 030e DB020000 		.4byte	.LASF59
 3179 0312 01       		.byte	0x1
 3180 0313 1E01     		.2byte	0x11e
 3181 0315 76000000 		.4byte	0x76
 3182 0319 02       		.uleb128 0x2
 3183 031a 91       		.byte	0x91
 3184 031b 6E       		.sleb128 -18
 3185 031c 0F       		.uleb128 0xf
 3186 031d 79030000 		.4byte	.LASF60
 3187 0321 01       		.byte	0x1
 3188 0322 2201     		.2byte	0x122
 3189 0324 41030000 		.4byte	0x341
 3190 0328 02       		.uleb128 0x2
 3191 0329 91       		.byte	0x91
 3192 032a 64       		.sleb128 -28
 3193 032b 00       		.byte	0
 3194 032c 0B       		.uleb128 0xb
 3195 032d 3C030000 		.4byte	0x33c
 3196 0331 3C030000 		.4byte	0x33c
 3197 0335 0C       		.uleb128 0xc
 3198 0336 C5000000 		.4byte	0xc5
 3199 033a 06       		.byte	0x6
 3200 033b 00       		.byte	0
 3201 033c 11       		.uleb128 0x11
 3202 033d 6B000000 		.4byte	0x6b
 3203 0341 11       		.uleb128 0x11
 3204 0342 2C030000 		.4byte	0x32c
 3205 0346 0E       		.uleb128 0xe
 3206 0347 C9030000 		.4byte	.LASF62
 3207 034b 01       		.byte	0x1
 3208 034c 7C02     		.2byte	0x27c
 3209 034e 00000000 		.4byte	.LFB2
 3210 0352 BC000000 		.4byte	.LFE2-.LFB2
 3211 0356 01       		.uleb128 0x1
 3212 0357 9C       		.byte	0x9c
 3213 0358 7B030000 		.4byte	0x37b
 3214 035c 12       		.uleb128 0x12
 3215 035d D6040000 		.4byte	.LASF63
 3216 0361 01       		.byte	0x1
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 91


 3217 0362 7C02     		.2byte	0x27c
 3218 0364 76000000 		.4byte	0x76
 3219 0368 02       		.uleb128 0x2
 3220 0369 91       		.byte	0x91
 3221 036a 76       		.sleb128 -10
 3222 036b 12       		.uleb128 0x12
 3223 036c 9A030000 		.4byte	.LASF64
 3224 0370 01       		.byte	0x1
 3225 0371 7C02     		.2byte	0x27c
 3226 0373 76000000 		.4byte	0x76
 3227 0377 02       		.uleb128 0x2
 3228 0378 91       		.byte	0x91
 3229 0379 74       		.sleb128 -12
 3230 037a 00       		.byte	0
 3231 037b 0E       		.uleb128 0xe
 3232 037c B7030000 		.4byte	.LASF65
 3233 0380 01       		.byte	0x1
 3234 0381 4803     		.2byte	0x348
 3235 0383 00000000 		.4byte	.LFB3
 3236 0387 70010000 		.4byte	.LFE3-.LFB3
 3237 038b 01       		.uleb128 0x1
 3238 038c 9C       		.byte	0x9c
 3239 038d BF030000 		.4byte	0x3bf
 3240 0391 12       		.uleb128 0x12
 3241 0392 D6040000 		.4byte	.LASF63
 3242 0396 01       		.byte	0x1
 3243 0397 4803     		.2byte	0x348
 3244 0399 6B000000 		.4byte	0x6b
 3245 039d 02       		.uleb128 0x2
 3246 039e 91       		.byte	0x91
 3247 039f 6F       		.sleb128 -17
 3248 03a0 12       		.uleb128 0x12
 3249 03a1 9A030000 		.4byte	.LASF64
 3250 03a5 01       		.byte	0x1
 3251 03a6 4803     		.2byte	0x348
 3252 03a8 76000000 		.4byte	0x76
 3253 03ac 02       		.uleb128 0x2
 3254 03ad 91       		.byte	0x91
 3255 03ae 6C       		.sleb128 -20
 3256 03af 0F       		.uleb128 0xf
 3257 03b0 92010000 		.4byte	.LASF66
 3258 03b4 01       		.byte	0x1
 3259 03b5 4A03     		.2byte	0x34a
 3260 03b7 6B000000 		.4byte	0x6b
 3261 03bb 02       		.uleb128 0x2
 3262 03bc 91       		.byte	0x91
 3263 03bd 77       		.sleb128 -9
 3264 03be 00       		.byte	0
 3265 03bf 0E       		.uleb128 0xe
 3266 03c0 5D040000 		.4byte	.LASF67
 3267 03c4 01       		.byte	0x1
 3268 03c5 5904     		.2byte	0x459
 3269 03c7 00000000 		.4byte	.LFB4
 3270 03cb 40010000 		.4byte	.LFE4-.LFB4
 3271 03cf 01       		.uleb128 0x1
 3272 03d0 9C       		.byte	0x9c
 3273 03d1 E5030000 		.4byte	0x3e5
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 92


 3274 03d5 0F       		.uleb128 0xf
 3275 03d6 92010000 		.4byte	.LASF66
 3276 03da 01       		.byte	0x1
 3277 03db 5B04     		.2byte	0x45b
 3278 03dd 6B000000 		.4byte	0x6b
 3279 03e1 02       		.uleb128 0x2
 3280 03e2 91       		.byte	0x91
 3281 03e3 77       		.sleb128 -9
 3282 03e4 00       		.byte	0
 3283 03e5 13       		.uleb128 0x13
 3284 03e6 8A040000 		.4byte	.LASF89
 3285 03ea 01       		.byte	0x1
 3286 03eb D904     		.2byte	0x4d9
 3287 03ed 6B000000 		.4byte	0x6b
 3288 03f1 00000000 		.4byte	.LFB5
 3289 03f5 58000000 		.4byte	.LFE5-.LFB5
 3290 03f9 01       		.uleb128 0x1
 3291 03fa 9C       		.byte	0x9c
 3292 03fb 3F040000 		.4byte	0x43f
 3293 03ff 12       		.uleb128 0x12
 3294 0400 F5010000 		.4byte	.LASF68
 3295 0404 01       		.byte	0x1
 3296 0405 D904     		.2byte	0x4d9
 3297 0407 6B000000 		.4byte	0x6b
 3298 040b 02       		.uleb128 0x2
 3299 040c 91       		.byte	0x91
 3300 040d 6F       		.sleb128 -17
 3301 040e 0F       		.uleb128 0xf
 3302 040f 20050000 		.4byte	.LASF69
 3303 0413 01       		.byte	0x1
 3304 0414 DB04     		.2byte	0x4db
 3305 0416 6B000000 		.4byte	0x6b
 3306 041a 05       		.uleb128 0x5
 3307 041b 03       		.byte	0x3
 3308 041c 42000000 		.4byte	interruptStatus.4967
 3309 0420 0F       		.uleb128 0xf
 3310 0421 92010000 		.4byte	.LASF66
 3311 0425 01       		.byte	0x1
 3312 0426 DC04     		.2byte	0x4dc
 3313 0428 6B000000 		.4byte	0x6b
 3314 042c 02       		.uleb128 0x2
 3315 042d 91       		.byte	0x91
 3316 042e 77       		.sleb128 -9
 3317 042f 0F       		.uleb128 0xf
 3318 0430 2A010000 		.4byte	.LASF70
 3319 0434 01       		.byte	0x1
 3320 0435 DD04     		.2byte	0x4dd
 3321 0437 6B000000 		.4byte	0x6b
 3322 043b 02       		.uleb128 0x2
 3323 043c 91       		.byte	0x91
 3324 043d 76       		.sleb128 -10
 3325 043e 00       		.byte	0
 3326 043f 14       		.uleb128 0x14
 3327 0440 C7040000 		.4byte	.LASF71
 3328 0444 01       		.byte	0x1
 3329 0445 0505     		.2byte	0x505
 3330 0447 00000000 		.4byte	.LFB6
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 93


 3331 044b D4000000 		.4byte	.LFE6-.LFB6
 3332 044f 01       		.uleb128 0x1
 3333 0450 9C       		.byte	0x9c
 3334 0451 14       		.uleb128 0x14
 3335 0452 E6010000 		.4byte	.LASF72
 3336 0456 01       		.byte	0x1
 3337 0457 5F05     		.2byte	0x55f
 3338 0459 00000000 		.4byte	.LFB7
 3339 045d 6C000000 		.4byte	.LFE7-.LFB7
 3340 0461 01       		.uleb128 0x1
 3341 0462 9C       		.byte	0x9c
 3342 0463 0E       		.uleb128 0xe
 3343 0464 A6040000 		.4byte	.LASF73
 3344 0468 01       		.byte	0x1
 3345 0469 9C05     		.2byte	0x59c
 3346 046b 00000000 		.4byte	.LFB8
 3347 046f 94000000 		.4byte	.LFE8-.LFB8
 3348 0473 01       		.uleb128 0x1
 3349 0474 9C       		.byte	0x9c
 3350 0475 89040000 		.4byte	0x489
 3351 0479 12       		.uleb128 0x12
 3352 047a 90020000 		.4byte	.LASF74
 3353 047e 01       		.byte	0x1
 3354 047f 9C05     		.2byte	0x59c
 3355 0481 6B000000 		.4byte	0x6b
 3356 0485 02       		.uleb128 0x2
 3357 0486 91       		.byte	0x91
 3358 0487 77       		.sleb128 -9
 3359 0488 00       		.byte	0
 3360 0489 15       		.uleb128 0x15
 3361 048a D9030000 		.4byte	.LASF76
 3362 048e 01       		.byte	0x1
 3363 048f D005     		.2byte	0x5d0
 3364 0491 00000000 		.4byte	.LFB9
 3365 0495 44000000 		.4byte	.LFE9-.LFB9
 3366 0499 01       		.uleb128 0x1
 3367 049a 9C       		.byte	0x9c
 3368 049b 0E       		.uleb128 0xe
 3369 049c 47010000 		.4byte	.LASF77
 3370 04a0 01       		.byte	0x1
 3371 04a1 F505     		.2byte	0x5f5
 3372 04a3 00000000 		.4byte	.LFB10
 3373 04a7 94000000 		.4byte	.LFE10-.LFB10
 3374 04ab 01       		.uleb128 0x1
 3375 04ac 9C       		.byte	0x9c
 3376 04ad C1040000 		.4byte	0x4c1
 3377 04b1 12       		.uleb128 0x12
 3378 04b2 6B040000 		.4byte	.LASF78
 3379 04b6 01       		.byte	0x1
 3380 04b7 F505     		.2byte	0x5f5
 3381 04b9 6B000000 		.4byte	0x6b
 3382 04bd 02       		.uleb128 0x2
 3383 04be 91       		.byte	0x91
 3384 04bf 77       		.sleb128 -9
 3385 04c0 00       		.byte	0
 3386 04c1 16       		.uleb128 0x16
 3387 04c2 28040000 		.4byte	.LASF79
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 94


 3388 04c6 01       		.byte	0x1
 3389 04c7 2E06     		.2byte	0x62e
 3390 04c9 00000000 		.4byte	.LFB11
 3391 04cd 80020000 		.4byte	.LFE11-.LFB11
 3392 04d1 01       		.uleb128 0x1
 3393 04d2 9C       		.byte	0x9c
 3394 04d3 16       		.uleb128 0x16
 3395 04d4 07000000 		.4byte	.LASF80
 3396 04d8 01       		.byte	0x1
 3397 04d9 B106     		.2byte	0x6b1
 3398 04db 00000000 		.4byte	.LFB12
 3399 04df 88010000 		.4byte	.LFE12-.LFB12
 3400 04e3 01       		.uleb128 0x1
 3401 04e4 9C       		.byte	0x9c
 3402 04e5 14       		.uleb128 0x14
 3403 04e6 14010000 		.4byte	.LASF81
 3404 04ea 01       		.byte	0x1
 3405 04eb FE06     		.2byte	0x6fe
 3406 04ed 00000000 		.4byte	.LFB13
 3407 04f1 D8000000 		.4byte	.LFE13-.LFB13
 3408 04f5 01       		.uleb128 0x1
 3409 04f6 9C       		.byte	0x9c
 3410 04f7 14       		.uleb128 0x14
 3411 04f8 B0010000 		.4byte	.LASF82
 3412 04fc 01       		.byte	0x1
 3413 04fd 3D07     		.2byte	0x73d
 3414 04ff 00000000 		.4byte	.LFB14
 3415 0503 58000000 		.4byte	.LFE14-.LFB14
 3416 0507 01       		.uleb128 0x1
 3417 0508 9C       		.byte	0x9c
 3418 0509 17       		.uleb128 0x17
 3419 050a 02050000 		.4byte	.LASF83
 3420 050e 01       		.byte	0x1
 3421 050f 1F       		.byte	0x1f
 3422 0510 BE020000 		.4byte	0x2be
 3423 0514 05       		.uleb128 0x5
 3424 0515 03       		.byte	0x3
 3425 0516 00000000 		.4byte	cyPmBackup
 3426 051a 17       		.uleb128 0x17
 3427 051b F3030000 		.4byte	.LASF84
 3428 051f 01       		.byte	0x1
 3429 0520 20       		.byte	0x20
 3430 0521 90010000 		.4byte	0x190
 3431 0525 05       		.uleb128 0x5
 3432 0526 03       		.byte	0x3
 3433 0527 30000000 		.4byte	cyPmClockBackup
 3434 052b 17       		.uleb128 0x17
 3435 052c 77040000 		.4byte	.LASF85
 3436 0530 01       		.byte	0x1
 3437 0531 23       		.byte	0x23
 3438 0532 3C050000 		.4byte	0x53c
 3439 0536 05       		.uleb128 0x5
 3440 0537 03       		.byte	0x3
 3441 0538 00000000 		.4byte	cyPmImoFreqReg2Mhz
 3442 053c 11       		.uleb128 0x11
 3443 053d 2C030000 		.4byte	0x32c
 3444 0541 00       		.byte	0
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 95


 3445              		.section	.debug_abbrev,"",%progbits
 3446              	.Ldebug_abbrev0:
 3447 0000 01       		.uleb128 0x1
 3448 0001 11       		.uleb128 0x11
 3449 0002 01       		.byte	0x1
 3450 0003 25       		.uleb128 0x25
 3451 0004 0E       		.uleb128 0xe
 3452 0005 13       		.uleb128 0x13
 3453 0006 0B       		.uleb128 0xb
 3454 0007 03       		.uleb128 0x3
 3455 0008 0E       		.uleb128 0xe
 3456 0009 1B       		.uleb128 0x1b
 3457 000a 0E       		.uleb128 0xe
 3458 000b 55       		.uleb128 0x55
 3459 000c 17       		.uleb128 0x17
 3460 000d 11       		.uleb128 0x11
 3461 000e 01       		.uleb128 0x1
 3462 000f 10       		.uleb128 0x10
 3463 0010 17       		.uleb128 0x17
 3464 0011 00       		.byte	0
 3465 0012 00       		.byte	0
 3466 0013 02       		.uleb128 0x2
 3467 0014 24       		.uleb128 0x24
 3468 0015 00       		.byte	0
 3469 0016 0B       		.uleb128 0xb
 3470 0017 0B       		.uleb128 0xb
 3471 0018 3E       		.uleb128 0x3e
 3472 0019 0B       		.uleb128 0xb
 3473 001a 03       		.uleb128 0x3
 3474 001b 0E       		.uleb128 0xe
 3475 001c 00       		.byte	0
 3476 001d 00       		.byte	0
 3477 001e 03       		.uleb128 0x3
 3478 001f 24       		.uleb128 0x24
 3479 0020 00       		.byte	0
 3480 0021 0B       		.uleb128 0xb
 3481 0022 0B       		.uleb128 0xb
 3482 0023 3E       		.uleb128 0x3e
 3483 0024 0B       		.uleb128 0xb
 3484 0025 03       		.uleb128 0x3
 3485 0026 08       		.uleb128 0x8
 3486 0027 00       		.byte	0
 3487 0028 00       		.byte	0
 3488 0029 04       		.uleb128 0x4
 3489 002a 16       		.uleb128 0x16
 3490 002b 00       		.byte	0
 3491 002c 03       		.uleb128 0x3
 3492 002d 0E       		.uleb128 0xe
 3493 002e 3A       		.uleb128 0x3a
 3494 002f 0B       		.uleb128 0xb
 3495 0030 3B       		.uleb128 0x3b
 3496 0031 0B       		.uleb128 0xb
 3497 0032 49       		.uleb128 0x49
 3498 0033 13       		.uleb128 0x13
 3499 0034 00       		.byte	0
 3500 0035 00       		.byte	0
 3501 0036 05       		.uleb128 0x5
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 96


 3502 0037 16       		.uleb128 0x16
 3503 0038 00       		.byte	0
 3504 0039 03       		.uleb128 0x3
 3505 003a 0E       		.uleb128 0xe
 3506 003b 3A       		.uleb128 0x3a
 3507 003c 0B       		.uleb128 0xb
 3508 003d 3B       		.uleb128 0x3b
 3509 003e 05       		.uleb128 0x5
 3510 003f 49       		.uleb128 0x49
 3511 0040 13       		.uleb128 0x13
 3512 0041 00       		.byte	0
 3513 0042 00       		.byte	0
 3514 0043 06       		.uleb128 0x6
 3515 0044 35       		.uleb128 0x35
 3516 0045 00       		.byte	0
 3517 0046 49       		.uleb128 0x49
 3518 0047 13       		.uleb128 0x13
 3519 0048 00       		.byte	0
 3520 0049 00       		.byte	0
 3521 004a 07       		.uleb128 0x7
 3522 004b 13       		.uleb128 0x13
 3523 004c 01       		.byte	0x1
 3524 004d 03       		.uleb128 0x3
 3525 004e 0E       		.uleb128 0xe
 3526 004f 0B       		.uleb128 0xb
 3527 0050 0B       		.uleb128 0xb
 3528 0051 3A       		.uleb128 0x3a
 3529 0052 0B       		.uleb128 0xb
 3530 0053 3B       		.uleb128 0x3b
 3531 0054 0B       		.uleb128 0xb
 3532 0055 01       		.uleb128 0x1
 3533 0056 13       		.uleb128 0x13
 3534 0057 00       		.byte	0
 3535 0058 00       		.byte	0
 3536 0059 08       		.uleb128 0x8
 3537 005a 0D       		.uleb128 0xd
 3538 005b 00       		.byte	0
 3539 005c 03       		.uleb128 0x3
 3540 005d 0E       		.uleb128 0xe
 3541 005e 3A       		.uleb128 0x3a
 3542 005f 0B       		.uleb128 0xb
 3543 0060 3B       		.uleb128 0x3b
 3544 0061 0B       		.uleb128 0xb
 3545 0062 49       		.uleb128 0x49
 3546 0063 13       		.uleb128 0x13
 3547 0064 38       		.uleb128 0x38
 3548 0065 0B       		.uleb128 0xb
 3549 0066 00       		.byte	0
 3550 0067 00       		.byte	0
 3551 0068 09       		.uleb128 0x9
 3552 0069 0D       		.uleb128 0xd
 3553 006a 00       		.byte	0
 3554 006b 03       		.uleb128 0x3
 3555 006c 0E       		.uleb128 0xe
 3556 006d 3A       		.uleb128 0x3a
 3557 006e 0B       		.uleb128 0xb
 3558 006f 3B       		.uleb128 0x3b
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 97


 3559 0070 05       		.uleb128 0x5
 3560 0071 49       		.uleb128 0x49
 3561 0072 13       		.uleb128 0x13
 3562 0073 38       		.uleb128 0x38
 3563 0074 0B       		.uleb128 0xb
 3564 0075 00       		.byte	0
 3565 0076 00       		.byte	0
 3566 0077 0A       		.uleb128 0xa
 3567 0078 13       		.uleb128 0x13
 3568 0079 01       		.byte	0x1
 3569 007a 03       		.uleb128 0x3
 3570 007b 0E       		.uleb128 0xe
 3571 007c 0B       		.uleb128 0xb
 3572 007d 0B       		.uleb128 0xb
 3573 007e 3A       		.uleb128 0x3a
 3574 007f 0B       		.uleb128 0xb
 3575 0080 3B       		.uleb128 0x3b
 3576 0081 05       		.uleb128 0x5
 3577 0082 01       		.uleb128 0x1
 3578 0083 13       		.uleb128 0x13
 3579 0084 00       		.byte	0
 3580 0085 00       		.byte	0
 3581 0086 0B       		.uleb128 0xb
 3582 0087 01       		.uleb128 0x1
 3583 0088 01       		.byte	0x1
 3584 0089 49       		.uleb128 0x49
 3585 008a 13       		.uleb128 0x13
 3586 008b 01       		.uleb128 0x1
 3587 008c 13       		.uleb128 0x13
 3588 008d 00       		.byte	0
 3589 008e 00       		.byte	0
 3590 008f 0C       		.uleb128 0xc
 3591 0090 21       		.uleb128 0x21
 3592 0091 00       		.byte	0
 3593 0092 49       		.uleb128 0x49
 3594 0093 13       		.uleb128 0x13
 3595 0094 2F       		.uleb128 0x2f
 3596 0095 0B       		.uleb128 0xb
 3597 0096 00       		.byte	0
 3598 0097 00       		.byte	0
 3599 0098 0D       		.uleb128 0xd
 3600 0099 2E       		.uleb128 0x2e
 3601 009a 00       		.byte	0
 3602 009b 3F       		.uleb128 0x3f
 3603 009c 19       		.uleb128 0x19
 3604 009d 03       		.uleb128 0x3
 3605 009e 0E       		.uleb128 0xe
 3606 009f 3A       		.uleb128 0x3a
 3607 00a0 0B       		.uleb128 0xb
 3608 00a1 3B       		.uleb128 0x3b
 3609 00a2 0B       		.uleb128 0xb
 3610 00a3 27       		.uleb128 0x27
 3611 00a4 19       		.uleb128 0x19
 3612 00a5 11       		.uleb128 0x11
 3613 00a6 01       		.uleb128 0x1
 3614 00a7 12       		.uleb128 0x12
 3615 00a8 06       		.uleb128 0x6
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 98


 3616 00a9 40       		.uleb128 0x40
 3617 00aa 18       		.uleb128 0x18
 3618 00ab 9642     		.uleb128 0x2116
 3619 00ad 19       		.uleb128 0x19
 3620 00ae 00       		.byte	0
 3621 00af 00       		.byte	0
 3622 00b0 0E       		.uleb128 0xe
 3623 00b1 2E       		.uleb128 0x2e
 3624 00b2 01       		.byte	0x1
 3625 00b3 3F       		.uleb128 0x3f
 3626 00b4 19       		.uleb128 0x19
 3627 00b5 03       		.uleb128 0x3
 3628 00b6 0E       		.uleb128 0xe
 3629 00b7 3A       		.uleb128 0x3a
 3630 00b8 0B       		.uleb128 0xb
 3631 00b9 3B       		.uleb128 0x3b
 3632 00ba 05       		.uleb128 0x5
 3633 00bb 27       		.uleb128 0x27
 3634 00bc 19       		.uleb128 0x19
 3635 00bd 11       		.uleb128 0x11
 3636 00be 01       		.uleb128 0x1
 3637 00bf 12       		.uleb128 0x12
 3638 00c0 06       		.uleb128 0x6
 3639 00c1 40       		.uleb128 0x40
 3640 00c2 18       		.uleb128 0x18
 3641 00c3 9642     		.uleb128 0x2116
 3642 00c5 19       		.uleb128 0x19
 3643 00c6 01       		.uleb128 0x1
 3644 00c7 13       		.uleb128 0x13
 3645 00c8 00       		.byte	0
 3646 00c9 00       		.byte	0
 3647 00ca 0F       		.uleb128 0xf
 3648 00cb 34       		.uleb128 0x34
 3649 00cc 00       		.byte	0
 3650 00cd 03       		.uleb128 0x3
 3651 00ce 0E       		.uleb128 0xe
 3652 00cf 3A       		.uleb128 0x3a
 3653 00d0 0B       		.uleb128 0xb
 3654 00d1 3B       		.uleb128 0x3b
 3655 00d2 05       		.uleb128 0x5
 3656 00d3 49       		.uleb128 0x49
 3657 00d4 13       		.uleb128 0x13
 3658 00d5 02       		.uleb128 0x2
 3659 00d6 18       		.uleb128 0x18
 3660 00d7 00       		.byte	0
 3661 00d8 00       		.byte	0
 3662 00d9 10       		.uleb128 0x10
 3663 00da 34       		.uleb128 0x34
 3664 00db 00       		.byte	0
 3665 00dc 03       		.uleb128 0x3
 3666 00dd 08       		.uleb128 0x8
 3667 00de 3A       		.uleb128 0x3a
 3668 00df 0B       		.uleb128 0xb
 3669 00e0 3B       		.uleb128 0x3b
 3670 00e1 05       		.uleb128 0x5
 3671 00e2 49       		.uleb128 0x49
 3672 00e3 13       		.uleb128 0x13
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 99


 3673 00e4 02       		.uleb128 0x2
 3674 00e5 18       		.uleb128 0x18
 3675 00e6 00       		.byte	0
 3676 00e7 00       		.byte	0
 3677 00e8 11       		.uleb128 0x11
 3678 00e9 26       		.uleb128 0x26
 3679 00ea 00       		.byte	0
 3680 00eb 49       		.uleb128 0x49
 3681 00ec 13       		.uleb128 0x13
 3682 00ed 00       		.byte	0
 3683 00ee 00       		.byte	0
 3684 00ef 12       		.uleb128 0x12
 3685 00f0 05       		.uleb128 0x5
 3686 00f1 00       		.byte	0
 3687 00f2 03       		.uleb128 0x3
 3688 00f3 0E       		.uleb128 0xe
 3689 00f4 3A       		.uleb128 0x3a
 3690 00f5 0B       		.uleb128 0xb
 3691 00f6 3B       		.uleb128 0x3b
 3692 00f7 05       		.uleb128 0x5
 3693 00f8 49       		.uleb128 0x49
 3694 00f9 13       		.uleb128 0x13
 3695 00fa 02       		.uleb128 0x2
 3696 00fb 18       		.uleb128 0x18
 3697 00fc 00       		.byte	0
 3698 00fd 00       		.byte	0
 3699 00fe 13       		.uleb128 0x13
 3700 00ff 2E       		.uleb128 0x2e
 3701 0100 01       		.byte	0x1
 3702 0101 3F       		.uleb128 0x3f
 3703 0102 19       		.uleb128 0x19
 3704 0103 03       		.uleb128 0x3
 3705 0104 0E       		.uleb128 0xe
 3706 0105 3A       		.uleb128 0x3a
 3707 0106 0B       		.uleb128 0xb
 3708 0107 3B       		.uleb128 0x3b
 3709 0108 05       		.uleb128 0x5
 3710 0109 27       		.uleb128 0x27
 3711 010a 19       		.uleb128 0x19
 3712 010b 49       		.uleb128 0x49
 3713 010c 13       		.uleb128 0x13
 3714 010d 11       		.uleb128 0x11
 3715 010e 01       		.uleb128 0x1
 3716 010f 12       		.uleb128 0x12
 3717 0110 06       		.uleb128 0x6
 3718 0111 40       		.uleb128 0x40
 3719 0112 18       		.uleb128 0x18
 3720 0113 9642     		.uleb128 0x2116
 3721 0115 19       		.uleb128 0x19
 3722 0116 01       		.uleb128 0x1
 3723 0117 13       		.uleb128 0x13
 3724 0118 00       		.byte	0
 3725 0119 00       		.byte	0
 3726 011a 14       		.uleb128 0x14
 3727 011b 2E       		.uleb128 0x2e
 3728 011c 00       		.byte	0
 3729 011d 03       		.uleb128 0x3
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 100


 3730 011e 0E       		.uleb128 0xe
 3731 011f 3A       		.uleb128 0x3a
 3732 0120 0B       		.uleb128 0xb
 3733 0121 3B       		.uleb128 0x3b
 3734 0122 05       		.uleb128 0x5
 3735 0123 27       		.uleb128 0x27
 3736 0124 19       		.uleb128 0x19
 3737 0125 11       		.uleb128 0x11
 3738 0126 01       		.uleb128 0x1
 3739 0127 12       		.uleb128 0x12
 3740 0128 06       		.uleb128 0x6
 3741 0129 40       		.uleb128 0x40
 3742 012a 18       		.uleb128 0x18
 3743 012b 9642     		.uleb128 0x2116
 3744 012d 19       		.uleb128 0x19
 3745 012e 00       		.byte	0
 3746 012f 00       		.byte	0
 3747 0130 15       		.uleb128 0x15
 3748 0131 2E       		.uleb128 0x2e
 3749 0132 00       		.byte	0
 3750 0133 3F       		.uleb128 0x3f
 3751 0134 19       		.uleb128 0x19
 3752 0135 03       		.uleb128 0x3
 3753 0136 0E       		.uleb128 0xe
 3754 0137 3A       		.uleb128 0x3a
 3755 0138 0B       		.uleb128 0xb
 3756 0139 3B       		.uleb128 0x3b
 3757 013a 05       		.uleb128 0x5
 3758 013b 27       		.uleb128 0x27
 3759 013c 19       		.uleb128 0x19
 3760 013d 11       		.uleb128 0x11
 3761 013e 01       		.uleb128 0x1
 3762 013f 12       		.uleb128 0x12
 3763 0140 06       		.uleb128 0x6
 3764 0141 40       		.uleb128 0x40
 3765 0142 18       		.uleb128 0x18
 3766 0143 9642     		.uleb128 0x2116
 3767 0145 19       		.uleb128 0x19
 3768 0146 00       		.byte	0
 3769 0147 00       		.byte	0
 3770 0148 16       		.uleb128 0x16
 3771 0149 2E       		.uleb128 0x2e
 3772 014a 00       		.byte	0
 3773 014b 03       		.uleb128 0x3
 3774 014c 0E       		.uleb128 0xe
 3775 014d 3A       		.uleb128 0x3a
 3776 014e 0B       		.uleb128 0xb
 3777 014f 3B       		.uleb128 0x3b
 3778 0150 05       		.uleb128 0x5
 3779 0151 27       		.uleb128 0x27
 3780 0152 19       		.uleb128 0x19
 3781 0153 11       		.uleb128 0x11
 3782 0154 01       		.uleb128 0x1
 3783 0155 12       		.uleb128 0x12
 3784 0156 06       		.uleb128 0x6
 3785 0157 40       		.uleb128 0x40
 3786 0158 18       		.uleb128 0x18
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 101


 3787 0159 9742     		.uleb128 0x2117
 3788 015b 19       		.uleb128 0x19
 3789 015c 00       		.byte	0
 3790 015d 00       		.byte	0
 3791 015e 17       		.uleb128 0x17
 3792 015f 34       		.uleb128 0x34
 3793 0160 00       		.byte	0
 3794 0161 03       		.uleb128 0x3
 3795 0162 0E       		.uleb128 0xe
 3796 0163 3A       		.uleb128 0x3a
 3797 0164 0B       		.uleb128 0xb
 3798 0165 3B       		.uleb128 0x3b
 3799 0166 0B       		.uleb128 0xb
 3800 0167 49       		.uleb128 0x49
 3801 0168 13       		.uleb128 0x13
 3802 0169 02       		.uleb128 0x2
 3803 016a 18       		.uleb128 0x18
 3804 016b 00       		.byte	0
 3805 016c 00       		.byte	0
 3806 016d 00       		.byte	0
 3807              		.section	.debug_aranges,"",%progbits
 3808 0000 8C000000 		.4byte	0x8c
 3809 0004 0200     		.2byte	0x2
 3810 0006 00000000 		.4byte	.Ldebug_info0
 3811 000a 04       		.byte	0x4
 3812 000b 00       		.byte	0
 3813 000c 0000     		.2byte	0
 3814 000e 0000     		.2byte	0
 3815 0010 00000000 		.4byte	.LFB0
 3816 0014 88020000 		.4byte	.LFE0-.LFB0
 3817 0018 00000000 		.4byte	.LFB1
 3818 001c F0020000 		.4byte	.LFE1-.LFB1
 3819 0020 00000000 		.4byte	.LFB2
 3820 0024 BC000000 		.4byte	.LFE2-.LFB2
 3821 0028 00000000 		.4byte	.LFB3
 3822 002c 70010000 		.4byte	.LFE3-.LFB3
 3823 0030 00000000 		.4byte	.LFB4
 3824 0034 40010000 		.4byte	.LFE4-.LFB4
 3825 0038 00000000 		.4byte	.LFB5
 3826 003c 58000000 		.4byte	.LFE5-.LFB5
 3827 0040 00000000 		.4byte	.LFB6
 3828 0044 D4000000 		.4byte	.LFE6-.LFB6
 3829 0048 00000000 		.4byte	.LFB7
 3830 004c 6C000000 		.4byte	.LFE7-.LFB7
 3831 0050 00000000 		.4byte	.LFB8
 3832 0054 94000000 		.4byte	.LFE8-.LFB8
 3833 0058 00000000 		.4byte	.LFB9
 3834 005c 44000000 		.4byte	.LFE9-.LFB9
 3835 0060 00000000 		.4byte	.LFB10
 3836 0064 94000000 		.4byte	.LFE10-.LFB10
 3837 0068 00000000 		.4byte	.LFB11
 3838 006c 80020000 		.4byte	.LFE11-.LFB11
 3839 0070 00000000 		.4byte	.LFB12
 3840 0074 88010000 		.4byte	.LFE12-.LFB12
 3841 0078 00000000 		.4byte	.LFB13
 3842 007c D8000000 		.4byte	.LFE13-.LFB13
 3843 0080 00000000 		.4byte	.LFB14
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 102


 3844 0084 58000000 		.4byte	.LFE14-.LFB14
 3845 0088 00000000 		.4byte	0
 3846 008c 00000000 		.4byte	0
 3847              		.section	.debug_ranges,"",%progbits
 3848              	.Ldebug_ranges0:
 3849 0000 00000000 		.4byte	.LFB0
 3850 0004 88020000 		.4byte	.LFE0
 3851 0008 00000000 		.4byte	.LFB1
 3852 000c F0020000 		.4byte	.LFE1
 3853 0010 00000000 		.4byte	.LFB2
 3854 0014 BC000000 		.4byte	.LFE2
 3855 0018 00000000 		.4byte	.LFB3
 3856 001c 70010000 		.4byte	.LFE3
 3857 0020 00000000 		.4byte	.LFB4
 3858 0024 40010000 		.4byte	.LFE4
 3859 0028 00000000 		.4byte	.LFB5
 3860 002c 58000000 		.4byte	.LFE5
 3861 0030 00000000 		.4byte	.LFB6
 3862 0034 D4000000 		.4byte	.LFE6
 3863 0038 00000000 		.4byte	.LFB7
 3864 003c 6C000000 		.4byte	.LFE7
 3865 0040 00000000 		.4byte	.LFB8
 3866 0044 94000000 		.4byte	.LFE8
 3867 0048 00000000 		.4byte	.LFB9
 3868 004c 44000000 		.4byte	.LFE9
 3869 0050 00000000 		.4byte	.LFB10
 3870 0054 94000000 		.4byte	.LFE10
 3871 0058 00000000 		.4byte	.LFB11
 3872 005c 80020000 		.4byte	.LFE11
 3873 0060 00000000 		.4byte	.LFB12
 3874 0064 88010000 		.4byte	.LFE12
 3875 0068 00000000 		.4byte	.LFB13
 3876 006c D8000000 		.4byte	.LFE13
 3877 0070 00000000 		.4byte	.LFB14
 3878 0074 58000000 		.4byte	.LFE14
 3879 0078 00000000 		.4byte	0
 3880 007c 00000000 		.4byte	0
 3881              		.section	.debug_line,"",%progbits
 3882              	.Ldebug_line0:
 3883 0000 75030000 		.section	.debug_str,"MS",%progbits,1
 3883      02004B00 
 3883      00000201 
 3883      FB0E0D00 
 3883      01010101 
 3884              	.LASF10:
 3885 0000 75696E74 		.ascii	"uint16\000"
 3885      313600
 3886              	.LASF80:
 3887 0007 4379506D 		.ascii	"CyPmHibSlpRestore\000"
 3887      48696253 
 3887      6C705265 
 3887      73746F72 
 3887      6500
 3888              	.LASF44:
 3889 0019 77616B65 		.ascii	"wakeupTrim0\000"
 3889      75705472 
 3889      696D3000 
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 103


 3890              	.LASF45:
 3891 0025 77616B65 		.ascii	"wakeupTrim1\000"
 3891      75705472 
 3891      696D3100 
 3892              	.LASF21:
 3893 0031 6D617374 		.ascii	"masterClkSrc\000"
 3893      6572436C 
 3893      6B537263 
 3893      00
 3894              	.LASF86:
 3895 003e 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 3895      43313120 
 3895      352E342E 
 3895      31203230 
 3895      31363036 
 3896 0071 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m3 -mthumb -g -O"
 3896      20726576 
 3896      6973696F 
 3896      6E203233 
 3896      37373135 
 3897 00a4 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 3897      66756E63 
 3897      74696F6E 
 3897      2D736563 
 3897      74696F6E 
 3898              	.LASF57:
 3899 00cc 43595F50 		.ascii	"CY_PM_BACKUP_STRUCT\000"
 3899      4D5F4241 
 3899      434B5550 
 3899      5F535452 
 3899      55435400 
 3900              	.LASF29:
 3901 00e0 636C6B53 		.ascii	"clkSyncDiv\000"
 3901      796E6344 
 3901      697600
 3902              	.LASF61:
 3903 00eb 4379506D 		.ascii	"CyPmRestoreClocks\000"
 3903      52657374 
 3903      6F726543 
 3903      6C6F636B 
 3903      7300
 3904              	.LASF7:
 3905 00fd 6C6F6E67 		.ascii	"long long unsigned int\000"
 3905      206C6F6E 
 3905      6720756E 
 3905      7369676E 
 3905      65642069 
 3906              	.LASF81:
 3907 0114 4379506D 		.ascii	"CyPmHviLviSaveDisable\000"
 3907      4876694C 
 3907      76695361 
 3907      76654469 
 3907      7361626C 
 3908              	.LASF70:
 3909 012a 746D7053 		.ascii	"tmpStatus\000"
 3909      74617475 
 3909      7300
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 104


 3910              	.LASF50:
 3911 0134 6C766961 		.ascii	"lviaTrip\000"
 3911      54726970 
 3911      00
 3912              	.LASF23:
 3913 013d 696D6F55 		.ascii	"imoUsbClk\000"
 3913      7362436C 
 3913      6B00
 3914              	.LASF77:
 3915 0147 4379506D 		.ascii	"CyPmFtwSetInterval\000"
 3915      46747753 
 3915      6574496E 
 3915      74657276 
 3915      616C00
 3916              	.LASF51:
 3917 015a 68766961 		.ascii	"hviaEn\000"
 3917      456E00
 3918              	.LASF37:
 3919 0161 696C6F50 		.ascii	"iloPowerMode\000"
 3919      6F776572 
 3919      4D6F6465 
 3919      00
 3920              	.LASF6:
 3921 016e 6C6F6E67 		.ascii	"long long int\000"
 3921      206C6F6E 
 3921      6720696E 
 3921      7400
 3922              	.LASF0:
 3923 017c 7369676E 		.ascii	"signed char\000"
 3923      65642063 
 3923      68617200 
 3924              	.LASF30:
 3925 0188 636C6B42 		.ascii	"clkBusDiv\000"
 3925      75734469 
 3925      7600
 3926              	.LASF66:
 3927 0192 696E7465 		.ascii	"interruptState\000"
 3927      72727570 
 3927      74537461 
 3927      746500
 3928              	.LASF28:
 3929 01a1 696D6F32 		.ascii	"imo2x\000"
 3929      7800
 3930              	.LASF4:
 3931 01a7 6C6F6E67 		.ascii	"long int\000"
 3931      20696E74 
 3931      00
 3932              	.LASF82:
 3933 01b0 4379506D 		.ascii	"CyPmHviLviRestore\000"
 3933      4876694C 
 3933      76695265 
 3933      73746F72 
 3933      6500
 3934              	.LASF9:
 3935 01c2 75696E74 		.ascii	"uint8\000"
 3935      3800
 3936              	.LASF13:
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 105


 3937 01c8 646F7562 		.ascii	"double\000"
 3937      6C6500
 3938              	.LASF11:
 3939 01cf 75696E74 		.ascii	"uint32\000"
 3939      333200
 3940              	.LASF32:
 3941 01d6 786D687A 		.ascii	"xmhzEnableState\000"
 3941      456E6162 
 3941      6C655374 
 3941      61746500 
 3942              	.LASF72:
 3943 01e6 4379506D 		.ascii	"CyPmHibRestore\000"
 3943      48696252 
 3943      6573746F 
 3943      726500
 3944              	.LASF68:
 3945 01f5 6D61736B 		.ascii	"mask\000"
 3945      00
 3946              	.LASF54:
 3947 01fa 696D6F41 		.ascii	"imoActFreq\000"
 3947      63744672 
 3947      657100
 3948              	.LASF8:
 3949 0205 756E7369 		.ascii	"unsigned int\000"
 3949      676E6564 
 3949      20696E74 
 3949      00
 3950              	.LASF46:
 3951 0212 73636374 		.ascii	"scctData\000"
 3951      44617461 
 3951      00
 3952              	.LASF22:
 3953 021b 696D6F46 		.ascii	"imoFreq\000"
 3953      72657100 
 3954              	.LASF5:
 3955 0223 6C6F6E67 		.ascii	"long unsigned int\000"
 3955      20756E73 
 3955      69676E65 
 3955      6420696E 
 3955      7400
 3956              	.LASF47:
 3957 0235 6C766964 		.ascii	"lvidEn\000"
 3957      456E00
 3958              	.LASF35:
 3959 023c 6379506D 		.ascii	"cyPmClockBackupStruct\000"
 3959      436C6F63 
 3959      6B426163 
 3959      6B757053 
 3959      74727563 
 3960              	.LASF36:
 3961 0252 6379506D 		.ascii	"cyPmBackupStruct\000"
 3961      4261636B 
 3961      75705374 
 3961      72756374 
 3961      00
 3962              	.LASF34:
 3963 0263 43595F50 		.ascii	"CY_PM_CLOCK_BACKUP_STRUCT\000"
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 106


 3963      4D5F434C 
 3963      4F434B5F 
 3963      4241434B 
 3963      55505F53 
 3964              	.LASF3:
 3965 027d 73686F72 		.ascii	"short unsigned int\000"
 3965      7420756E 
 3965      7369676E 
 3965      65642069 
 3965      6E7400
 3966              	.LASF74:
 3967 0290 63747749 		.ascii	"ctwInterval\000"
 3967      6E746572 
 3967      76616C00 
 3968              	.LASF87:
 3969 029c 47656E65 		.ascii	"Generated_Source\\PSoC5\\cyPm.c\000"
 3969      72617465 
 3969      645F536F 
 3969      75726365 
 3969      5C50536F 
 3970              	.LASF41:
 3971 02ba 77616B65 		.ascii	"wakeupCfg0\000"
 3971      75704366 
 3971      673000
 3972              	.LASF42:
 3973 02c5 77616B65 		.ascii	"wakeupCfg1\000"
 3973      75704366 
 3973      673100
 3974              	.LASF43:
 3975 02d0 77616B65 		.ascii	"wakeupCfg2\000"
 3975      75704366 
 3975      673200
 3976              	.LASF59:
 3977 02db 636C6B42 		.ascii	"clkBusDivTmp\000"
 3977      75734469 
 3977      76546D70 
 3977      00
 3978              	.LASF56:
 3979 02e8 626F6F73 		.ascii	"boostRefExt\000"
 3979      74526566 
 3979      45787400 
 3980              	.LASF88:
 3981 02f4 433A5C55 		.ascii	"C:\\Users\\rens_\\Documents\\platooning\\PSoC\\Plat"
 3981      73657273 
 3981      5C72656E 
 3981      735F5C44 
 3981      6F63756D 
 3982 0321 6F6F6E69 		.ascii	"ooning\\AngleMeasurement.cydsn\000"
 3982      6E675C41 
 3982      6E676C65 
 3982      4D656173 
 3982      7572656D 
 3983              	.LASF27:
 3984 033f 636C6B49 		.ascii	"clkImoSrc\000"
 3984      6D6F5372 
 3984      6300
 3985              	.LASF75:
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 107


 3986 0349 4379506D 		.ascii	"CyPmSaveClocks\000"
 3986      53617665 
 3986      436C6F63 
 3986      6B7300
 3987              	.LASF40:
 3988 0358 736C7054 		.ascii	"slpTrBypass\000"
 3988      72427970 
 3988      61737300 
 3989              	.LASF18:
 3990 0364 73697A65 		.ascii	"sizetype\000"
 3990      74797065 
 3990      00
 3991              	.LASF17:
 3992 036d 6C6F6E67 		.ascii	"long double\000"
 3992      20646F75 
 3992      626C6500 
 3993              	.LASF60:
 3994 0379 6379506D 		.ascii	"cyPmImoFreqMhz2Reg\000"
 3994      496D6F46 
 3994      7265714D 
 3994      687A3252 
 3994      656700
 3995              	.LASF19:
 3996 038c 656E436C 		.ascii	"enClkA\000"
 3996      6B4100
 3997              	.LASF20:
 3998 0393 656E436C 		.ascii	"enClkD\000"
 3998      6B4400
 3999              	.LASF64:
 4000 039a 77616B65 		.ascii	"wakeupSource\000"
 4000      7570536F 
 4000      75726365 
 4000      00
 4001              	.LASF26:
 4002 03a7 696D6F43 		.ascii	"imoClkSrc\000"
 4002      6C6B5372 
 4002      6300
 4003              	.LASF12:
 4004 03b1 666C6F61 		.ascii	"float\000"
 4004      7400
 4005              	.LASF65:
 4006 03b7 4379506D 		.ascii	"CyPmSleep\000"
 4006      536C6565 
 4006      7000
 4007              	.LASF52:
 4008 03c1 6C766964 		.ascii	"lvidRst\000"
 4008      52737400 
 4009              	.LASF62:
 4010 03c9 4379506D 		.ascii	"CyPmAltAct\000"
 4010      416C7441 
 4010      637400
 4011              	.LASF16:
 4012 03d4 72656738 		.ascii	"reg8\000"
 4012      00
 4013              	.LASF76:
 4014 03d9 4379506D 		.ascii	"CyPmOppsSet\000"
 4014      4F707073 
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 108


 4014      53657400 
 4015              	.LASF1:
 4016 03e5 756E7369 		.ascii	"unsigned char\000"
 4016      676E6564 
 4016      20636861 
 4016      7200
 4017              	.LASF84:
 4018 03f3 6379506D 		.ascii	"cyPmClockBackup\000"
 4018      436C6F63 
 4018      6B426163 
 4018      6B757000 
 4019              	.LASF31:
 4020 0403 706C6C45 		.ascii	"pllEnableState\000"
 4020      6E61626C 
 4020      65537461 
 4020      746500
 4021              	.LASF38:
 4022 0412 696C6F31 		.ascii	"ilo1kEnable\000"
 4022      6B456E61 
 4022      626C6500 
 4023              	.LASF2:
 4024 041e 73686F72 		.ascii	"short int\000"
 4024      7420696E 
 4024      7400
 4025              	.LASF79:
 4026 0428 4379506D 		.ascii	"CyPmHibSlpSaveSet\000"
 4026      48696253 
 4026      6C705361 
 4026      76655365 
 4026      7400
 4027              	.LASF39:
 4028 043a 696C6F31 		.ascii	"ilo100kEnable\000"
 4028      30306B45 
 4028      6E61626C 
 4028      6500
 4029              	.LASF14:
 4030 0448 63686172 		.ascii	"char\000"
 4030      00
 4031              	.LASF55:
 4032 044d 696D6F41 		.ascii	"imoActFreq12Mhz\000"
 4032      63744672 
 4032      65713132 
 4032      4D687A00 
 4033              	.LASF67:
 4034 045d 4379506D 		.ascii	"CyPmHibernate\000"
 4034      48696265 
 4034      726E6174 
 4034      6500
 4035              	.LASF78:
 4036 046b 66747749 		.ascii	"ftwInterval\000"
 4036      6E746572 
 4036      76616C00 
 4037              	.LASF85:
 4038 0477 6379506D 		.ascii	"cyPmImoFreqReg2Mhz\000"
 4038      496D6F46 
 4038      72657152 
 4038      6567324D 
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 109


 4038      687A00
 4039              	.LASF89:
 4040 048a 4379506D 		.ascii	"CyPmReadStatus\000"
 4040      52656164 
 4040      53746174 
 4040      757300
 4041              	.LASF33:
 4042 0499 636C6B44 		.ascii	"clkDistDelay\000"
 4042      69737444 
 4042      656C6179 
 4042      00
 4043              	.LASF73:
 4044 04a6 4379506D 		.ascii	"CyPmCtwSetInterval\000"
 4044      43747753 
 4044      6574496E 
 4044      74657276 
 4044      616C00
 4045              	.LASF58:
 4046 04b9 73746174 		.ascii	"status\000"
 4046      757300
 4047              	.LASF49:
 4048 04c0 6C766961 		.ascii	"lviaEn\000"
 4048      456E00
 4049              	.LASF71:
 4050 04c7 4379506D 		.ascii	"CyPmHibSaveSet\000"
 4050      48696253 
 4050      61766553 
 4050      657400
 4051              	.LASF63:
 4052 04d6 77616B65 		.ascii	"wakeupTime\000"
 4052      75705469 
 4052      6D6500
 4053              	.LASF15:
 4054 04e1 63797374 		.ascii	"cystatus\000"
 4054      61747573 
 4054      00
 4055              	.LASF24:
 4056 04ea 666C6173 		.ascii	"flashWaitCycles\000"
 4056      68576169 
 4056      74437963 
 4056      6C657300 
 4057              	.LASF53:
 4058 04fa 6C766961 		.ascii	"lviaRst\000"
 4058      52737400 
 4059              	.LASF83:
 4060 0502 6379506D 		.ascii	"cyPmBackup\000"
 4060      4261636B 
 4060      757000
 4061              	.LASF48:
 4062 050d 6C766964 		.ascii	"lvidTrip\000"
 4062      54726970 
 4062      00
 4063              	.LASF25:
 4064 0516 696D6F45 		.ascii	"imoEnable\000"
 4064      6E61626C 
 4064      6500
 4065              	.LASF69:
ARM GAS  C:\Users\rens_\AppData\Local\Temp\ccBwxyah.s 			page 110


 4066 0520 696E7465 		.ascii	"interruptStatus\000"
 4066      72727570 
 4066      74537461 
 4066      74757300 
 4067              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
