title_320_240_mem.v,verilog,xil_defaultlib,../../../../FPGA_Final_Project.srcs/sources_1/ip/title_320_240_mem/sim/title_320_240_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
