// Seed: 2555541463
`timescale 1 ps / 1ps
module module_0 (
    input reg id_0,
    input id_1,
    input logic id_2,
    input reg id_3,
    output id_4
);
  assign id_4 = 1;
  reg id_5;
  always @(*)
    if (1) begin
      id_5 = new;
      if (id_5) id_5 <= id_0;
      else id_4 <= 1;
    end else id_4 <= id_3;
  reg id_6;
  assign id_6 = 1'h0;
  logic id_7;
  always @(posedge 1'b0) begin
    #id_8 SystemTFIdentifier;
    id_7 = 1 & 1'b0;
    id_8 = 1 / id_2;
    id_4 <= 1'b0;
    id_5 = (1);
    SystemTFIdentifier(1, id_7);
    id_4 = id_3;
    id_6 <= -id_7 + 1;
    SystemTFIdentifier(1, id_2);
  end
  type_18 id_9 (
      .id_0 (1),
      .id_1 (1),
      .id_2 (1),
      .id_3 (1),
      .id_4 (id_2),
      .id_5 (1),
      .id_6 (1),
      .id_7 (id_6),
      .id_8 (id_1),
      .id_9 (id_2),
      .id_10(id_1)
  );
  logic id_10;
  logic id_11;
endmodule
