
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/ise/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test/chinthana/dram_test/pa.fromNetlist.tcl}
# create_project -name dram_test -dir "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test/chinthana/dram_test/planAhead_run_1" -part xc6slx45csg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test/chinthana/dram_test/dram.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test/chinthana/dram_test} }
# set_property target_constrs_file "dram.ucf" [current_fileset -constrset]
Adding file 'E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test/chinthana/dram_test/dram.ucf' to fileset 'constrs_1'
# add_files [list {dram.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx45csg324-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design dram.ngc ...
WARNING:NetListWriters:298 - No output is written to dram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file dram.edif ...
ngc2edif: Total memory usage is 119404 kilobytes

Parsing EDIF File [./planAhead_run_1/dram_test.data/cache/dram_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/dram_test.data/cache/dram_ngc_zx.edif]

    while executing
"link_design"
    (file "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test/chinthana/dram_test/pa.fromNetlist.tcl" line 10)
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Mar 22 17:44:24 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
