

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Thu Aug  8 11:40:19 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        Matrix_Multiplication
* Solution:       Basic_Solution (Vivado IP Flow Target)
* Product family: spartan7
* Target device:  xc7s75-fgga676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.387 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|   10|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |        7|        7|         5|          1|          1|     4|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS_files/matrixmul.cpp:56]   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS_files/matrixmul.cpp:54]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln48 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS_files/matrixmul.cpp:48]   --->   Operation 11 'spectopmodule' 'spectopmodule_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %indvar_flatten"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln54 = store i2 0, i2 %i" [HLS_files/matrixmul.cpp:54]   --->   Operation 19 'store' 'store_ln54' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln56 = store i2 0, i2 %j" [HLS_files/matrixmul.cpp:56]   --->   Operation 20 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln54 = br void %Product" [HLS_files/matrixmul.cpp:54]   --->   Operation 21 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i3 %indvar_flatten" [HLS_files/matrixmul.cpp:54]   --->   Operation 22 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.72ns)   --->   "%icmp_ln54 = icmp_eq  i3 %indvar_flatten_load, i3 4" [HLS_files/matrixmul.cpp:54]   --->   Operation 23 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.72ns)   --->   "%add_ln54_1 = add i3 %indvar_flatten_load, i3 1" [HLS_files/matrixmul.cpp:54]   --->   Operation 24 'add' 'add_ln54_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc29, void %for.end31" [HLS_files/matrixmul.cpp:54]   --->   Operation 25 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [HLS_files/matrixmul.cpp:56]   --->   Operation 26 'load' 'j_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [HLS_files/matrixmul.cpp:54]   --->   Operation 27 'load' 'i_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.61ns)   --->   "%add_ln54 = add i2 %i_load, i2 1" [HLS_files/matrixmul.cpp:54]   --->   Operation 28 'add' 'add_ln54' <Predicate = (!icmp_ln54)> <Delay = 1.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.61ns)   --->   "%icmp_ln56 = icmp_eq  i2 %j_load, i2 2" [HLS_files/matrixmul.cpp:56]   --->   Operation 29 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.99ns)   --->   "%select_ln54 = select i1 %icmp_ln56, i2 0, i2 %j_load" [HLS_files/matrixmul.cpp:54]   --->   Operation 30 'select' 'select_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.99ns)   --->   "%select_ln54_1 = select i1 %icmp_ln56, i2 %add_ln54, i2 %i_load" [HLS_files/matrixmul.cpp:54]   --->   Operation 31 'select' 'select_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln60 = shl i2 %select_ln54_1, i2 1" [HLS_files/matrixmul.cpp:60]   --->   Operation 32 'shl' 'shl_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i2 %shl_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 33 'zext' 'zext_ln60_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 %zext_ln60_4" [HLS_files/matrixmul.cpp:60]   --->   Operation 34 'getelementptr' 'a_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.33ns)   --->   "%a_load = load i2 %a_addr" [HLS_files/matrixmul.cpp:60]   --->   Operation 35 'load' 'a_load' <Predicate = (!icmp_ln54)> <Delay = 2.33> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i2 %select_ln54" [HLS_files/matrixmul.cpp:56]   --->   Operation 36 'zext' 'zext_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 %zext_ln56" [HLS_files/matrixmul.cpp:60]   --->   Operation 37 'getelementptr' 'b_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (2.33ns)   --->   "%b_load = load i2 %b_addr" [HLS_files/matrixmul.cpp:60]   --->   Operation 38 'load' 'b_load' <Predicate = (!icmp_ln54)> <Delay = 2.33> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 39 [1/1] (1.61ns)   --->   "%add_ln56 = add i2 %select_ln54, i2 1" [HLS_files/matrixmul.cpp:56]   --->   Operation 39 'add' 'add_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln54 = store i3 %add_ln54_1, i3 %indvar_flatten" [HLS_files/matrixmul.cpp:54]   --->   Operation 40 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln54 = store i2 %select_ln54_1, i2 %i" [HLS_files/matrixmul.cpp:54]   --->   Operation 41 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln56 = store i2 %add_ln56, i2 %j" [HLS_files/matrixmul.cpp:56]   --->   Operation 42 'store' 'store_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.78>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%or_ln60 = or i2 %shl_ln60, i2 1" [HLS_files/matrixmul.cpp:60]   --->   Operation 43 'or' 'or_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i2 %or_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 44 'zext' 'zext_ln60_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i8 %a, i64 0, i64 %zext_ln60_5" [HLS_files/matrixmul.cpp:60]   --->   Operation 45 'getelementptr' 'a_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/2] (2.33ns)   --->   "%a_load = load i2 %a_addr" [HLS_files/matrixmul.cpp:60]   --->   Operation 46 'load' 'a_load' <Predicate = true> <Delay = 2.33> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i8 %a_load" [HLS_files/matrixmul.cpp:60]   --->   Operation 47 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (2.33ns)   --->   "%a_load_1 = load i2 %a_addr_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 48 'load' 'a_load_1' <Predicate = true> <Delay = 2.33> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 49 [1/1] (0.97ns)   --->   "%xor_ln60 = xor i2 %select_ln54, i2 2" [HLS_files/matrixmul.cpp:60]   --->   Operation 49 'xor' 'xor_ln60' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln60_6 = zext i2 %xor_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 50 'zext' 'zext_ln60_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i8 %b, i64 0, i64 %zext_ln60_6" [HLS_files/matrixmul.cpp:60]   --->   Operation 51 'getelementptr' 'b_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/2] (2.33ns)   --->   "%b_load = load i2 %b_addr" [HLS_files/matrixmul.cpp:60]   --->   Operation 52 'load' 'b_load' <Predicate = true> <Delay = 2.33> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i8 %b_load" [HLS_files/matrixmul.cpp:60]   --->   Operation 53 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [3/3] (1.45ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i16 %zext_ln60_2, i16 %zext_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 54 'mul' 'mul_ln60' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [2/2] (2.33ns)   --->   "%b_load_1 = load i2 %b_addr_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 55 'load' 'b_load_1' <Predicate = true> <Delay = 2.33> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 6.67>
ST_3 : Operation 56 [1/2] (2.33ns)   --->   "%a_load_1 = load i2 %a_addr_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 56 'load' 'a_load_1' <Predicate = true> <Delay = 2.33> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i8 %a_load_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 57 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [2/3] (1.45ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i16 %zext_ln60_2, i16 %zext_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 58 'mul' 'mul_ln60' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/2] (2.33ns)   --->   "%b_load_1 = load i2 %b_addr_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 59 'load' 'b_load_1' <Predicate = true> <Delay = 2.33> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i8 %b_load_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 60 'zext' 'zext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (4.34ns)   --->   "%mul_ln60_1 = mul i16 %zext_ln60_3, i16 %zext_ln60_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 61 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 4.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 62 [1/3] (0.00ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i16 %zext_ln60_2, i16 %zext_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 62 'mul' 'mul_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 63 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60_1, i16 %mul_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 63 'add' 'add_ln60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln65 = ret" [HLS_files/matrixmul.cpp:65]   --->   Operation 73 'ret' 'ret_ln65' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.43>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_str"   --->   Operation 64 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.61ns)   --->   "%add_ln60_1 = add i2 %shl_ln60, i2 %select_ln54" [HLS_files/matrixmul.cpp:60]   --->   Operation 66 'add' 'add_ln60_1' <Predicate = true> <Delay = 1.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln60_7 = zext i2 %add_ln60_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 67 'zext' 'zext_ln60_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 %zext_ln60_7" [HLS_files/matrixmul.cpp:60]   --->   Operation 68 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln56 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS_files/matrixmul.cpp:56]   --->   Operation 69 'specpipeline' 'specpipeline_ln56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60_1, i16 %mul_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 70 'add' 'add_ln60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 71 [1/1] (2.33ns)   --->   "%store_ln60 = store i16 %add_ln60, i2 %res_addr" [HLS_files/matrixmul.cpp:60]   --->   Operation 71 'store' 'store_ln60' <Predicate = true> <Delay = 2.33> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln56 = br void %Product" [HLS_files/matrixmul.cpp:56]   --->   Operation 72 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 010000]
i                     (alloca           ) [ 010000]
indvar_flatten        (alloca           ) [ 010000]
spectopmodule_ln48    (spectopmodule    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln54            (store            ) [ 000000]
store_ln56            (store            ) [ 000000]
br_ln54               (br               ) [ 000000]
indvar_flatten_load   (load             ) [ 000000]
icmp_ln54             (icmp             ) [ 011110]
add_ln54_1            (add              ) [ 000000]
br_ln54               (br               ) [ 000000]
j_load                (load             ) [ 000000]
i_load                (load             ) [ 000000]
add_ln54              (add              ) [ 000000]
icmp_ln56             (icmp             ) [ 000000]
select_ln54           (select           ) [ 011111]
select_ln54_1         (select           ) [ 000000]
shl_ln60              (shl              ) [ 011111]
zext_ln60_4           (zext             ) [ 000000]
a_addr                (getelementptr    ) [ 011000]
zext_ln56             (zext             ) [ 000000]
b_addr                (getelementptr    ) [ 011000]
add_ln56              (add              ) [ 000000]
store_ln54            (store            ) [ 000000]
store_ln54            (store            ) [ 000000]
store_ln56            (store            ) [ 000000]
or_ln60               (or               ) [ 000000]
zext_ln60_5           (zext             ) [ 000000]
a_addr_1              (getelementptr    ) [ 010100]
a_load                (load             ) [ 000000]
zext_ln60             (zext             ) [ 010110]
xor_ln60              (xor              ) [ 000000]
zext_ln60_6           (zext             ) [ 000000]
b_addr_1              (getelementptr    ) [ 010100]
b_load                (load             ) [ 000000]
zext_ln60_2           (zext             ) [ 010110]
a_load_1              (load             ) [ 000000]
zext_ln60_1           (zext             ) [ 000000]
b_load_1              (load             ) [ 000000]
zext_ln60_3           (zext             ) [ 000000]
mul_ln60_1            (mul              ) [ 010011]
mul_ln60              (mul              ) [ 010001]
specloopname_ln0      (specloopname     ) [ 000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
add_ln60_1            (add              ) [ 000000]
zext_ln60_7           (zext             ) [ 000000]
res_addr              (getelementptr    ) [ 000000]
specpipeline_ln56     (specpipeline     ) [ 000000]
add_ln60              (add              ) [ 000000]
store_ln60            (store            ) [ 000000]
br_ln56               (br               ) [ 000000]
ret_ln65              (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="j_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="indvar_flatten_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="a_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="2" slack="0"/>
<pin id="64" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="2" slack="0"/>
<pin id="69" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="0"/>
<pin id="72" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="73" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="74" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="8" slack="0"/>
<pin id="75" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 a_load_1/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="b_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="2" slack="0"/>
<pin id="81" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="2" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="0"/>
<pin id="89" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="90" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="91" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="8" slack="0"/>
<pin id="92" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 b_load_1/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="a_addr_1_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="2" slack="0"/>
<pin id="98" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="b_addr_1_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="2" slack="0"/>
<pin id="106" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="res_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="2" slack="0"/>
<pin id="114" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln60_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="2" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="0"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="3" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln54_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="2" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln56_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="2" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvar_flatten_load_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="0"/>
<pin id="140" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln54_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="0"/>
<pin id="143" dir="0" index="1" bw="3" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="add_ln54_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_1/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="j_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="2" slack="0"/>
<pin id="155" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="2" slack="0"/>
<pin id="158" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln54_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="2" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln56_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="0"/>
<pin id="167" dir="0" index="1" bw="2" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="select_ln54_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="2" slack="0"/>
<pin id="175" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="select_ln54_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="2" slack="0"/>
<pin id="182" dir="0" index="2" bw="2" slack="0"/>
<pin id="183" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_1/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="shl_ln60_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln60/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln60_4_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_4/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln56_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="0"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln56_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln54_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="0" index="1" bw="3" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln54_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="0"/>
<pin id="216" dir="0" index="1" bw="2" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln56_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="0"/>
<pin id="221" dir="0" index="1" bw="2" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="or_ln60_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="1"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln60/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln60_5_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_5/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln60_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="xor_ln60_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="1"/>
<pin id="240" dir="0" index="1" bw="2" slack="0"/>
<pin id="241" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln60/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln60_6_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="2" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_6/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln60_2_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_2/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln60_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln60_3_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_3/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="mul_ln60_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_1/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln60_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="4"/>
<pin id="268" dir="0" index="1" bw="2" slack="4"/>
<pin id="269" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_1/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln60_7_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_7/5 "/>
</bind>
</comp>

<comp id="275" class="1007" name="grp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="0"/>
<pin id="278" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60/2 add_ln60/4 "/>
</bind>
</comp>

<comp id="283" class="1005" name="j_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="2" slack="0"/>
<pin id="285" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="290" class="1005" name="i_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="2" slack="0"/>
<pin id="292" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="297" class="1005" name="indvar_flatten_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="0"/>
<pin id="299" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="304" class="1005" name="icmp_ln54_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="3"/>
<pin id="306" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="308" class="1005" name="select_ln54_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="2" slack="1"/>
<pin id="310" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln54 "/>
</bind>
</comp>

<comp id="314" class="1005" name="shl_ln60_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="2" slack="1"/>
<pin id="316" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln60 "/>
</bind>
</comp>

<comp id="320" class="1005" name="a_addr_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="2" slack="1"/>
<pin id="322" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="325" class="1005" name="b_addr_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="2" slack="1"/>
<pin id="327" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="330" class="1005" name="a_addr_1_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="2" slack="1"/>
<pin id="332" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="335" class="1005" name="zext_ln60_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="1"/>
<pin id="337" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln60 "/>
</bind>
</comp>

<comp id="340" class="1005" name="b_addr_1_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="1"/>
<pin id="342" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="345" class="1005" name="zext_ln60_2_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="1"/>
<pin id="347" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln60_2 "/>
</bind>
</comp>

<comp id="350" class="1005" name="mul_ln60_1_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="1"/>
<pin id="352" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln60_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="36" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="76"><net_src comp="60" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="36" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="93"><net_src comp="77" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="94" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="102" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="36" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="145"><net_src comp="138" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="138" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="163"><net_src comp="156" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="153" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="26" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="153" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="184"><net_src comp="165" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="159" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="156" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="201"><net_src comp="171" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="207"><net_src comp="171" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="32" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="147" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="179" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="203" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="32" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="224" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="237"><net_src comp="67" pin="7"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="34" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="238" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="251"><net_src comp="84" pin="7"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="67" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="84" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="252" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="273"><net_src comp="266" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="280"><net_src comp="248" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="234" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="275" pin="3"/><net_sink comp="117" pin=1"/></net>

<net id="286"><net_src comp="48" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="293"><net_src comp="52" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="300"><net_src comp="56" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="303"><net_src comp="297" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="307"><net_src comp="141" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="171" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="317"><net_src comp="187" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="323"><net_src comp="60" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="328"><net_src comp="77" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="333"><net_src comp="94" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="338"><net_src comp="234" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="343"><net_src comp="102" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="348"><net_src comp="248" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="353"><net_src comp="260" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="275" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {5 }
 - Input state : 
	Port: matrixmul : a | {1 2 3 }
	Port: matrixmul : b | {1 2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln54 : 1
		store_ln56 : 1
		indvar_flatten_load : 1
		icmp_ln54 : 2
		add_ln54_1 : 2
		br_ln54 : 3
		j_load : 1
		i_load : 1
		add_ln54 : 2
		icmp_ln56 : 2
		select_ln54 : 3
		select_ln54_1 : 3
		shl_ln60 : 4
		zext_ln60_4 : 4
		a_addr : 5
		a_load : 6
		zext_ln56 : 4
		b_addr : 5
		b_load : 6
		add_ln56 : 4
		store_ln54 : 3
		store_ln54 : 4
		store_ln56 : 5
	State 2
		a_addr_1 : 1
		zext_ln60 : 1
		a_load_1 : 2
		b_addr_1 : 1
		zext_ln60_2 : 1
		mul_ln60 : 2
		b_load_1 : 2
	State 3
		zext_ln60_1 : 1
		zext_ln60_3 : 1
		mul_ln60_1 : 2
	State 4
		add_ln60 : 1
	State 5
		zext_ln60_7 : 1
		res_addr : 2
		store_ln60 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|    mul   |   mul_ln60_1_fu_260  |    0    |    0    |    43   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln54_1_fu_147  |    0    |    0    |    11   |
|    add   |    add_ln54_fu_159   |    0    |    0    |    10   |
|          |    add_ln56_fu_203   |    0    |    0    |    10   |
|          |   add_ln60_1_fu_266  |    0    |    0    |    10   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln54_fu_141   |    0    |    0    |    11   |
|          |   icmp_ln56_fu_165   |    0    |    0    |    10   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln54_fu_171  |    0    |    0    |    2    |
|          | select_ln54_1_fu_179 |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln60_fu_238   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_275      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    shl   |    shl_ln60_fu_187   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln60_4_fu_193  |    0    |    0    |    0    |
|          |   zext_ln56_fu_198   |    0    |    0    |    0    |
|          |  zext_ln60_5_fu_229  |    0    |    0    |    0    |
|          |   zext_ln60_fu_234   |    0    |    0    |    0    |
|   zext   |  zext_ln60_6_fu_243  |    0    |    0    |    0    |
|          |  zext_ln60_2_fu_248  |    0    |    0    |    0    |
|          |  zext_ln60_1_fu_252  |    0    |    0    |    0    |
|          |  zext_ln60_3_fu_256  |    0    |    0    |    0    |
|          |  zext_ln60_7_fu_270  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln60_fu_224    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   111   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   a_addr_1_reg_330   |    2   |
|    a_addr_reg_320    |    2   |
|   b_addr_1_reg_340   |    2   |
|    b_addr_reg_325    |    2   |
|       i_reg_290      |    2   |
|   icmp_ln54_reg_304  |    1   |
|indvar_flatten_reg_297|    3   |
|       j_reg_283      |    2   |
|  mul_ln60_1_reg_350  |   16   |
|  select_ln54_reg_308 |    2   |
|   shl_ln60_reg_314   |    2   |
|  zext_ln60_2_reg_345 |   16   |
|   zext_ln60_reg_335  |   16   |
+----------------------+--------+
|         Total        |   68   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_67 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_84 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_84 |  p2  |   2  |   0  |    0   ||    9    |
|    grp_fu_275    |  p0  |   3  |   8  |   24   ||    15   |
|    grp_fu_275    |  p1  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   ||  9.671  ||    60   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   111  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   60   |
|  Register |    -   |    -   |   68   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    9   |   68   |   171  |
+-----------+--------+--------+--------+--------+
