Generating HDL for page 18.14.06.1 A AND B REG SET CHECKS FEAT-ACC at 10/13/2020 11:04:32 AM
Old test bench file ALD_18_14_06_1_A_AND_B_REG_SET_CHECKS_FEAT_ACC_tb.vhdl 109 lines preserved and 35 declaration lines preserved
Note: DOT Function at 4B has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 4E has input level(s) of S, and output level(s) of S, Logic Function set to OR
Ignoring Logic Block 3A with symbol L
Ignoring Logic Block 5D with symbol R
Ignoring Logic Block 5E with symbol L
Ignoring Logic Block 4G with symbol L
Processing extension from block at 3B (Database ID=266246) to 3C (Database ID=266249)
Copied connection to extension input pin A to master block at 3B
Copied connection from extension output pin H to master block at 3B
Copied connection from extension output pin H to master block at 3B
Copied mapped pin F from extension 3C to master block at 3B
Copied mapped pin H from extension 3C to master block at 3B
Moved connection from extension 3C pin H to be from master at 3B
Moved connection from extension 3C pin H to be from master at 3B
Processing extension from block at 3E (Database ID=266255) to 3F (Database ID=266256)
Copied connection to extension input pin Q to master block at 3E
Copied connection from extension output pin D to master block at 3E
Copied connection from extension output pin D to master block at 3E
Copied mapped pin D from extension 3F to master block at 3E
Copied mapped pin K from extension 3F to master block at 3E
Copied mapped pin L from extension 3F to master block at 3E
Copied mapped pin V from extension 3F to master block at 3E
Moved connection from extension 3F pin D to be from master at 3E
Moved connection from extension 3F pin D to be from master at 3E
Removed 1 outputs from Dot Function at 4B to ignored block(s) or identical signal names
Removed 1 outputs from Dot Function at 4E to ignored block(s) or identical signal names
Added LAMP signal LAMP_15A1C20
Generating Statement for block at 5B with output pin(s) of OUT_5B_D, OUT_5B_D
	and inputs of PS_LOGIC_GATE_E_1,PS_2ND_OR_3RD_CHECK_TEST
	and logic function of NAND
Generating Statement for block at 4B with output pin(s) of OUT_4B_C
	and inputs of OUT_5B_D
	and logic function of NOT
Generating Statement for block at 3B with output pin(s) of OUT_3B_E, OUT_3B_E, OUT_3B_H, OUT_3B_H
	and inputs of OUT_3B_H,OUT_DOT_4B,MS_PROGRAM_RESET_3,OUT_3B_E
	and logic function of Trigger
Generating Statement for block at 5C with output pin(s) of OUT_5C_P
	and inputs of PS_B_DATA_REG_RESET
	and logic function of NAND
Generating Statement for block at 4C with output pin(s) of OUT_4C_B
	and inputs of OUT_5C_P
	and logic function of NOT
Generating Statement for block at 2C with output pin(s) of OUT_2C_NoPin
	and inputs of OUT_3B_E,OUT_3E_C
	and logic function of NAND
Generating Statement for block at 1D with output pin(s) of OUT_1D_F, OUT_1D_F
	and inputs of OUT_2C_NoPin,OUT_2E_NoPin,PS_ERROR_SAMPLE
	and logic function of NAND
Generating Statement for block at 4E with output pin(s) of OUT_4E_R
	and inputs of MS_ADDRESS_EXIT_SAMPLE
	and logic function of NOT
Generating Statement for block at 3E with output pin(s) of OUT_3E_C, OUT_3E_C, OUT_3E_D, OUT_3E_D
	and inputs of OUT_3E_D,OUT_DOT_4E,MS_PROGRAM_RESET_3,OUT_3E_C
	and logic function of Trigger
Generating Statement for block at 2E with output pin(s) of OUT_2E_NoPin
	and inputs of OUT_3B_H,OUT_3E_D
	and logic function of NAND
Generating Statement for block at 4F with output pin(s) of OUT_4F_R
	and inputs of OUT_4H_D
	and logic function of NOT
Generating Statement for block at 2G with output pin(s) of OUT_2G_E
	and inputs of OUT_1D_F
	and logic function of NOT
Generating Statement for block at 1G with output pin(s) of 
	and inputs of OUT_2G_E
	and logic function of Lamp
Generating Statement for block at 5H with output pin(s) of OUT_5H_D
	and inputs of MS_1ST_TRIGGER_CHECK,MS_LOGIC_GATE_T
	and logic function of NAND
Generating Statement for block at 4H with output pin(s) of OUT_4H_D
	and inputs of OUT_5H_D
	and logic function of NAND
Generating Statement for block at 4B with output pin(s) of OUT_DOT_4B, OUT_DOT_4B
	and inputs of OUT_4B_C,OUT_4C_B
	and logic function of OR
Generating Statement for block at 4E with output pin(s) of OUT_DOT_4E, OUT_DOT_4E
	and inputs of OUT_4E_R,OUT_4F_R
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MS_LOG_GT_E_DOT_2ND_OR_3RD_CHK_TEST
	from gate output OUT_5B_D
Generating output sheet edge signal assignment to 
	signal MS_B_REG_RESET_ERROR
	from gate output OUT_1D_F
