{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 21 11:12:08 2014 " "Info: Processing started: Tue Oct 21 11:12:08 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off johns -c johns " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off johns -c johns" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "johns.vhd 2 1 " "Warning: Using design file johns.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 johns-Behavior " "Info: Found design unit 1: johns-Behavior" {  } { { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 johns " "Info: Found entity 1: johns" {  } { { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "johns " "Info: Elaborating entity \"johns\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qreg johns.vhd(31) " "Warning (10492): VHDL Process Statement warning at johns.vhd(31): signal \"Qreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Info: Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Info: Implemented 6 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 21 11:12:11 2014 " "Info: Processing ended: Tue Oct 21 11:12:11 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 21 11:12:12 2014 " "Info: Processing started: Tue Oct 21 11:12:12 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off johns -c johns " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off johns -c johns" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "johns EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"johns\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "Warning: No exact pin location assignment(s) for 10 pins of 10 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W\[3\] " "Info: Pin W\[3\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { W[3] } } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 6 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { W[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W\[2\] " "Info: Pin W\[2\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { W[2] } } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 6 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { W[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W\[1\] " "Info: Pin W\[1\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { W[1] } } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 6 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { W[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W\[0\] " "Info: Pin W\[0\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { W[0] } } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 6 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { W[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[2\] " "Info: Pin Q\[2\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { Q[2] } } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 7 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Q[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[1\] " "Info: Pin Q\[1\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { Q[1] } } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 7 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Q[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[0\] " "Info: Pin Q\[0\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { Q[0] } } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 7 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Q[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clkn " "Info: Pin Clkn not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { Clkn } } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Clkn } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clrn " "Info: Pin Clrn not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { Clrn } } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Clrn } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E " "Info: Pin E not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { E } } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { E } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clkn (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node Clkn (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { Clkn } } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Clkn } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clrn (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node Clrn (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { Clrn } } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Clrn } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 1 7 0 " "Info: Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 1 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register Qreg\[1\] register Qreg\[2\] 115 ps " "Info: Slack time is 115 ps between source register \"Qreg\[1\]\" and destination register \"Qreg\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.786 ns + Largest register register " "Info: + Largest register to register requirement is 0.786 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clkn destination 2.444 ns   Shortest register " "Info:   Shortest clock path from clock \"Clkn\" to destination register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns Clkn 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clkn'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Clkn } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns Clkn~clkctrl 2 COMB Unassigned 3 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'Clkn~clkctrl'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.116 ns" { Clkn Clkn~clkctrl } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns Qreg\[2\] 3 REG Unassigned 6 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'Qreg\[2\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.568 ns" { Clkn~clkctrl Qreg[2] } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clkn destination 2.444 ns   Longest register " "Info:   Longest clock path from clock \"Clkn\" to destination register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns Clkn 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clkn'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Clkn } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns Clkn~clkctrl 2 COMB Unassigned 3 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'Clkn~clkctrl'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.116 ns" { Clkn Clkn~clkctrl } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns Qreg\[2\] 3 REG Unassigned 6 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'Qreg\[2\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.568 ns" { Clkn~clkctrl Qreg[2] } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clkn source 2.444 ns   Shortest register " "Info:   Shortest clock path from clock \"Clkn\" to source register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns Clkn 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clkn'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Clkn } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns Clkn~clkctrl 2 COMB Unassigned 3 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'Clkn~clkctrl'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.116 ns" { Clkn Clkn~clkctrl } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns Qreg\[1\] 3 REG Unassigned 4 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'Qreg\[1\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.568 ns" { Clkn~clkctrl Qreg[1] } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clkn source 2.444 ns   Longest register " "Info:   Longest clock path from clock \"Clkn\" to source register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns Clkn 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clkn'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Clkn } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns Clkn~clkctrl 2 COMB Unassigned 3 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'Clkn~clkctrl'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.116 ns" { Clkn Clkn~clkctrl } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns Qreg\[1\] 3 REG Unassigned 4 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'Qreg\[1\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.568 ns" { Clkn~clkctrl Qreg[1] } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns   " "Info:   Micro clock to output delay of source is 0.250 ns" {  } { { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns   " "Info:   Micro setup delay of destination is -0.036 ns" {  } { { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.671 ns - Longest register register " "Info: - Longest register to register delay is 0.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Qreg\[1\] 1 REG Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'Qreg\[1\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Qreg[1] } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.587 ns) + CELL(0.084 ns) 0.671 ns Qreg\[2\] 2 REG Unassigned 6 " "Info: 2: + IC(0.587 ns) + CELL(0.084 ns) = 0.671 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'Qreg\[2\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.671 ns" { Qreg[1] Qreg[2] } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.084 ns ( 12.52 % ) " "Info: Total cell delay = 0.084 ns ( 12.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.587 ns ( 87.48 % ) " "Info: Total interconnect delay = 0.587 ns ( 87.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.671 ns" { Qreg[1] Qreg[2] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.671 ns" { Qreg[1] Qreg[2] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.671 ns register register " "Info: Estimated most critical path is register to register delay of 0.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Qreg\[1\] 1 REG LAB_X64_Y4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X64_Y4; Fanout = 4; REG Node = 'Qreg\[1\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Qreg[1] } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.587 ns) + CELL(0.084 ns) 0.671 ns Qreg\[2\] 2 REG LAB_X64_Y4 6 " "Info: 2: + IC(0.587 ns) + CELL(0.084 ns) = 0.671 ns; Loc. = LAB_X64_Y4; Fanout = 6; REG Node = 'Qreg\[2\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.671 ns" { Qreg[1] Qreg[2] } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.084 ns ( 12.52 % ) " "Info: Total cell delay = 0.084 ns ( 12.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.587 ns ( 87.48 % ) " "Info: Total interconnect delay = 0.587 ns ( 87.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.671 ns" { Qreg[1] Qreg[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y0 X65_Y11 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "7 " "Warning: Found 7 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W\[3\] 0 " "Info: Pin \"W\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W\[2\] 0 " "Info: Pin \"W\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W\[1\] 0 " "Info: Pin \"W\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W\[0\] 0 " "Info: Pin \"W\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[2\] 0 " "Info: Pin \"Q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[1\] 0 " "Info: Pin \"Q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[0\] 0 " "Info: Pin \"Q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "303 " "Info: Peak virtual memory: 303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 21 11:12:18 2014 " "Info: Processing ended: Tue Oct 21 11:12:18 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 21 11:12:20 2014 " "Info: Processing started: Tue Oct 21 11:12:20 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off johns -c johns " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off johns -c johns" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 21 11:12:27 2014 " "Info: Processing ended: Tue Oct 21 11:12:27 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 21 11:12:28 2014 " "Info: Processing started: Tue Oct 21 11:12:28 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off johns -c johns --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off johns -c johns --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clkn " "Info: Assuming node \"Clkn\" is an undefined clock" {  } { { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/QuartusII-9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Clkn" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clkn register register Qreg\[0\] Qreg\[1\] 420.17 MHz Internal " "Info: Clock \"Clkn\" Internal fmax is restricted to 420.17 MHz between source register \"Qreg\[0\]\" and destination register \"Qreg\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.866 ns + Longest register register " "Info: + Longest register to register delay is 0.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Qreg\[0\] 1 REG LCFF_X64_Y4_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y4_N19; Fanout = 5; REG Node = 'Qreg\[0\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Qreg[0] } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.366 ns) 0.866 ns Qreg\[1\] 2 REG LCFF_X64_Y4_N21 4 " "Info: 2: + IC(0.500 ns) + CELL(0.366 ns) = 0.866 ns; Loc. = LCFF_X64_Y4_N21; Fanout = 4; REG Node = 'Qreg\[1\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.866 ns" { Qreg[0] Qreg[1] } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 42.26 % ) " "Info: Total cell delay = 0.366 ns ( 42.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.500 ns ( 57.74 % ) " "Info: Total interconnect delay = 0.500 ns ( 57.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.866 ns" { Qreg[0] Qreg[1] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "0.866 ns" { Qreg[0] {} Qreg[1] {} } { 0.000ns 0.500ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clkn destination 2.694 ns + Shortest register " "Info: + Shortest clock path from clock \"Clkn\" to destination register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clkn 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clkn'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Clkn } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clkn~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clkn~clkctrl'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { Clkn Clkn~clkctrl } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns Qreg\[1\] 3 REG LCFF_X64_Y4_N21 4 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X64_Y4_N21; Fanout = 4; REG Node = 'Qreg\[1\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.577 ns" { Clkn~clkctrl Qreg[1] } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.694 ns" { Clkn Clkn~clkctrl Qreg[1] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "2.694 ns" { Clkn {} Clkn~combout {} Clkn~clkctrl {} Qreg[1] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clkn source 2.694 ns - Longest register " "Info: - Longest clock path from clock \"Clkn\" to source register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clkn 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clkn'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Clkn } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clkn~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clkn~clkctrl'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { Clkn Clkn~clkctrl } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns Qreg\[0\] 3 REG LCFF_X64_Y4_N19 5 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X64_Y4_N19; Fanout = 5; REG Node = 'Qreg\[0\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.577 ns" { Clkn~clkctrl Qreg[0] } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.694 ns" { Clkn Clkn~clkctrl Qreg[0] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "2.694 ns" { Clkn {} Clkn~combout {} Clkn~clkctrl {} Qreg[0] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.694 ns" { Clkn Clkn~clkctrl Qreg[1] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "2.694 ns" { Clkn {} Clkn~combout {} Clkn~clkctrl {} Qreg[1] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.694 ns" { Clkn Clkn~clkctrl Qreg[0] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "2.694 ns" { Clkn {} Clkn~combout {} Clkn~clkctrl {} Qreg[0] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.866 ns" { Qreg[0] Qreg[1] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "0.866 ns" { Qreg[0] {} Qreg[1] {} } { 0.000ns 0.500ns } { 0.000ns 0.366ns } "" } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.694 ns" { Clkn Clkn~clkctrl Qreg[1] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "2.694 ns" { Clkn {} Clkn~combout {} Clkn~clkctrl {} Qreg[1] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.694 ns" { Clkn Clkn~clkctrl Qreg[0] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "2.694 ns" { Clkn {} Clkn~combout {} Clkn~clkctrl {} Qreg[0] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Qreg[1] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { Qreg[1] {} } {  } {  } "" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Qreg\[2\] E Clkn 1.308 ns register " "Info: tsu for register \"Qreg\[2\]\" (data pin = \"E\", clock pin = \"Clkn\") is 1.308 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.038 ns + Longest pin register " "Info: + Longest pin to register delay is 4.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns E 1 PIN PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; PIN Node = 'E'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { E } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.399 ns) + CELL(0.660 ns) 4.038 ns Qreg\[2\] 2 REG LCFF_X64_Y4_N25 6 " "Info: 2: + IC(2.399 ns) + CELL(0.660 ns) = 4.038 ns; Loc. = LCFF_X64_Y4_N25; Fanout = 6; REG Node = 'Qreg\[2\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.059 ns" { E Qreg[2] } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.639 ns ( 40.59 % ) " "Info: Total cell delay = 1.639 ns ( 40.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.399 ns ( 59.41 % ) " "Info: Total interconnect delay = 2.399 ns ( 59.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.038 ns" { E Qreg[2] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "4.038 ns" { E {} E~combout {} Qreg[2] {} } { 0.000ns 0.000ns 2.399ns } { 0.000ns 0.979ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clkn destination 2.694 ns - Shortest register " "Info: - Shortest clock path from clock \"Clkn\" to destination register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clkn 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clkn'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Clkn } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clkn~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clkn~clkctrl'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { Clkn Clkn~clkctrl } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns Qreg\[2\] 3 REG LCFF_X64_Y4_N25 6 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X64_Y4_N25; Fanout = 6; REG Node = 'Qreg\[2\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.577 ns" { Clkn~clkctrl Qreg[2] } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.694 ns" { Clkn Clkn~clkctrl Qreg[2] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "2.694 ns" { Clkn {} Clkn~combout {} Clkn~clkctrl {} Qreg[2] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.038 ns" { E Qreg[2] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "4.038 ns" { E {} E~combout {} Qreg[2] {} } { 0.000ns 0.000ns 2.399ns } { 0.000ns 0.979ns 0.660ns } "" } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.694 ns" { Clkn Clkn~clkctrl Qreg[2] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "2.694 ns" { Clkn {} Clkn~combout {} Clkn~clkctrl {} Qreg[2] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clkn W\[1\] Qreg\[0\] 6.837 ns register " "Info: tco from clock \"Clkn\" to destination pin \"W\[1\]\" through register \"Qreg\[0\]\" is 6.837 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clkn source 2.694 ns + Longest register " "Info: + Longest clock path from clock \"Clkn\" to source register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clkn 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clkn'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Clkn } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clkn~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clkn~clkctrl'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { Clkn Clkn~clkctrl } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns Qreg\[0\] 3 REG LCFF_X64_Y4_N19 5 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X64_Y4_N19; Fanout = 5; REG Node = 'Qreg\[0\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.577 ns" { Clkn~clkctrl Qreg[0] } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.694 ns" { Clkn Clkn~clkctrl Qreg[0] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "2.694 ns" { Clkn {} Clkn~combout {} Clkn~clkctrl {} Qreg[0] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.893 ns + Longest register pin " "Info: + Longest register to pin delay is 3.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Qreg\[0\] 1 REG LCFF_X64_Y4_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y4_N19; Fanout = 5; REG Node = 'Qreg\[0\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Qreg[0] } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.150 ns) 0.478 ns Mux0~0 2 COMB LCCOMB_X64_Y4_N24 1 " "Info: 2: + IC(0.328 ns) + CELL(0.150 ns) = 0.478 ns; Loc. = LCCOMB_X64_Y4_N24; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.478 ns" { Qreg[0] Mux0~0 } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(2.662 ns) 3.893 ns W\[1\] 3 PIN PIN_AD25 0 " "Info: 3: + IC(0.753 ns) + CELL(2.662 ns) = 3.893 ns; Loc. = PIN_AD25; Fanout = 0; PIN Node = 'W\[1\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.415 ns" { Mux0~0 W[1] } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.812 ns ( 72.23 % ) " "Info: Total cell delay = 2.812 ns ( 72.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.081 ns ( 27.77 % ) " "Info: Total interconnect delay = 1.081 ns ( 27.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.893 ns" { Qreg[0] Mux0~0 W[1] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "3.893 ns" { Qreg[0] {} Mux0~0 {} W[1] {} } { 0.000ns 0.328ns 0.753ns } { 0.000ns 0.150ns 2.662ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.694 ns" { Clkn Clkn~clkctrl Qreg[0] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "2.694 ns" { Clkn {} Clkn~combout {} Clkn~clkctrl {} Qreg[0] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.893 ns" { Qreg[0] Mux0~0 W[1] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "3.893 ns" { Qreg[0] {} Mux0~0 {} W[1] {} } { 0.000ns 0.328ns 0.753ns } { 0.000ns 0.150ns 2.662ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Qreg\[2\] E Clkn -1.078 ns register " "Info: th for register \"Qreg\[2\]\" (data pin = \"E\", clock pin = \"Clkn\") is -1.078 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clkn destination 2.694 ns + Longest register " "Info: + Longest clock path from clock \"Clkn\" to destination register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clkn 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clkn'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Clkn } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clkn~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clkn~clkctrl'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { Clkn Clkn~clkctrl } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns Qreg\[2\] 3 REG LCFF_X64_Y4_N25 6 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X64_Y4_N25; Fanout = 6; REG Node = 'Qreg\[2\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.577 ns" { Clkn~clkctrl Qreg[2] } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.694 ns" { Clkn Clkn~clkctrl Qreg[2] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "2.694 ns" { Clkn {} Clkn~combout {} Clkn~clkctrl {} Qreg[2] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.038 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns E 1 PIN PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; PIN Node = 'E'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { E } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.399 ns) + CELL(0.660 ns) 4.038 ns Qreg\[2\] 2 REG LCFF_X64_Y4_N25 6 " "Info: 2: + IC(2.399 ns) + CELL(0.660 ns) = 4.038 ns; Loc. = LCFF_X64_Y4_N25; Fanout = 6; REG Node = 'Qreg\[2\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.059 ns" { E Qreg[2] } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.639 ns ( 40.59 % ) " "Info: Total cell delay = 1.639 ns ( 40.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.399 ns ( 59.41 % ) " "Info: Total interconnect delay = 2.399 ns ( 59.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.038 ns" { E Qreg[2] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "4.038 ns" { E {} E~combout {} Qreg[2] {} } { 0.000ns 0.000ns 2.399ns } { 0.000ns 0.979ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.694 ns" { Clkn Clkn~clkctrl Qreg[2] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "2.694 ns" { Clkn {} Clkn~combout {} Clkn~clkctrl {} Qreg[2] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.038 ns" { E Qreg[2] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "4.038 ns" { E {} E~combout {} Qreg[2] {} } { 0.000ns 0.000ns 2.399ns } { 0.000ns 0.979ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "143 " "Info: Peak virtual memory: 143 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 21 11:12:28 2014 " "Info: Processing ended: Tue Oct 21 11:12:28 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Info: Quartus II Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
