module tb;
 reg A,B;
 wire Y;
  andlogic dut(Y,A,B);
  initial begin
   A=0;B=0;
#5 A=0;B=1;
#5 A=1;B=0;
#5 A=1;B=1;
 #5 $finish;
 end
  always@(A,B)
    $display("time=%0d,A=%b,B=%b,Y=%b",$time,A,B,Y);
endmodule

