<!DOCTYPE html>
<html lang="el">
<head>
  <meta charset="UTF-8">
  <title>VAKERLIS MIKE - Functional Verification Services</title>
  <style>
    body {
      margin: 0;
      font-family: 'Segoe UI', Tahoma, Geneva, Verdana, sans-serif;
      color: #e0e0e0;
      background: url('bg-chip.jpg') center/cover fixed no-repeat;
    }
    .overlay {
      background: rgba(0,0,0,0.7);
      min-height: 100vh;
      padding: 40px 20px;
    }
    header {
      text-align: center;
      margin-bottom: 40px;
    }
    header h1 {
      font-size: 3em;
      margin: 0;
      color: #ffcc00;
    }
    section {
      max-width: 800px;
      margin: 0 auto 60px;
      line-height: 1.6;
    }
    h2 {
      color: #ffcc00;
      font-size: 2em;
      border-bottom: 2px solid #ffcc00;
      padding-bottom: 5px;
      margin-bottom: 15px;
    }
    ul {
      list-style-position: inside;
      margin-left: 20px;
    }
    .project {
      margin-bottom: 30px;
      padding: 20px;
      background: rgba(50,50,50,0.6);
      border-radius: 8px;
    }
    footer {
      text-align: center;
      font-size: 0.9em;
      margin-top: 60px;
      color: #aaa;
    }
    a.file-link {
      color: #ffcc00;
      text-decoration: none;
    }
    a.file-link:hover {
      text-decoration: underline;
    }
  </style>
</head>
<body>
  <div class="overlay">
    <header>
      <h1>VAKERLIS </h1>
      <p>Module/SoC Functional Verification Services</p>
    </header>

    <section>
      <h2>What We Offer</h2>
      <p>We specialize in:</p>
      <ul>
        <li>UVM Testbench components development, integration & maintenance (C/SV)</li>
        <li>VIP development, integration & debugging</li>
        <li>Verification planning (VPlan) & regression for functional & code coverage</li>
        <li>GLS analysis, SVAs, and constrained-random tests/sequences development</li>
      </ul>
    </section>

    <section>
      <h2>Recent Projects</h2>
      <div class="project">
        <h3>Test-chip with SPI Interface</h3>
        <ul>
          <li>SV UVM TB development with SPI VIP & SPI reg UVC integration.</li>
          <li>Functional & code coverage closure; test development & regression analyses.</li>
          <li>GLS for min/max sdf timing violations; SVA, callbacks, SCBD, RGM via ECB, vplan, and RTL bug fixes.</li>
        </ul>
      </div>
      <div class="project">
        <h3>Arm-Core Platform</h3>
        <ul>
          <li>Integration lead for PMU, SCU, OSC IPs.</li>
          <li>SV & C testcases in C/UVM-SV TB across multiple boot flows.</li>
          <li>SV/C API sequences, JAMA & vPlan docs, SVAs, Clearcase specs.</li>
          <li>Platform integration, reusability enhancements, and ARM-to-RISCV CPU replacement involvement.</li>
        </ul>
      </div>
    </section>

    <section>
      <h2>Downloadable Files</h2>
      <ul>
        <li>üìÑ <a class="file-link" href="myfile2025.pdf" target="_blank">ŒëœÅœáŒµŒØŒø 2025</a></li>
        <li>üìÑ <a class="file-link" href="myfile2024.pdf" target="_blank">ŒëœÅœáŒµŒØŒø 2024</a></li>
        <!-- Œ†œÅŒøœÉŒ∏ŒÆŒ∫Œ∑ ŒΩŒ≠œâŒΩ Œ±œÅœáŒµŒØœâŒΩ -->
      </ul>
    </section>

    <footer>¬© 2025 VAKERLIS MIKE. All Rights Reserved.</footer>
  </div>
</body>
</html>
