
# Messages from "go extract"

Completed transformation 'extract' on solution 'conv.v1': elapsed time 2.23 seconds, memory usage 1254880kB, peak memory usage 1254980kB (SOL-9)
Completed transformation 'instance' on solution 'conv.v1': elapsed time 0.15 seconds, memory usage 1254980kB, peak memory usage 1254980kB (SOL-9)
Starting transformation 'extract' on solution 'conv.v1' (SOL-8)
Optimizing partition '/conv': (Total ops = 108, Real ops = 31, Vars = 44) (SOL-10)
Optimizing partition '/conv/conv:core/conv:core_core:fsm': (Total ops = 9, Real ops = 2, Vars = 6) (SOL-10)
Optimizing partition '/conv/conv:core/conv:core_core:fsm/conv:core_core:fsm': (Total ops = 8, Real ops = 1, Vars = 1) (SOL-10)
Report written to file 'rtl.rpt'
Netlist written to file 'rtl.vhdl' (NET-4)
generate concat
order file name is: rtl.vhdl_order.txt
Add dependent file: /softl3/catapultc10_0a/64bit/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /softl3/catapultc10_0a/64bit/Mgc_home/pkgs/siflibs/mgc_ioport_comps_v11.vhd
Add dependent file: /softl3/catapultc10_0a/64bit/Mgc_home/pkgs/siflibs/mgc_io_sync_v1.vhd
Add dependent file: ./rtl.vhdl
Finished writing concatenated file: /tp-fmr/sle3_509/3D_mono_camera/CatapultC/Catapult_1/conv.v1/concat_rtl.vhdl
order file name is: rtl.vhdl_order_sim.txt
Finished writing concatenated simulation file: /tp-fmr/sle3_509/3D_mono_camera/CatapultC/Catapult_1/conv.v1/concat_sim_rtl.vhdl
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
Xilinx Vivado synthesis script written to 'vivado/rtl.vhdl.xv'
Xilinx Vivado synthesis script written to 'vivado/concat_rtl.vhdl.xv'
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
Netlist written to file 'rtl.v' (NET-4)
order file name is: rtl.v_order.txt
Add dependent file: /softl3/catapultc10_0a/64bit/Mgc_home/pkgs/siflibs/mgc_io_sync_v1.v
Add dependent file: ./rtl.v
Finished writing concatenated file: /tp-fmr/sle3_509/3D_mono_camera/CatapultC/Catapult_1/conv.v1/concat_rtl.v
order file name is: rtl.v_order_sim.txt
Finished writing concatenated simulation file: /tp-fmr/sle3_509/3D_mono_camera/CatapultC/Catapult_1/conv.v1/concat_sim_rtl.v
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
Xilinx Vivado synthesis script written to 'vivado/rtl.v.xv'
Xilinx Vivado synthesis script written to 'vivado/concat_rtl.v.xv'
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
Completed transformation 'dpfsm' on solution 'conv.v1': elapsed time 0.22 seconds, memory usage 1254980kB, peak memory usage 1254980kB (SOL-9)
Starting transformation 'instance' on solution 'conv.v1' (SOL-8)
Optimizing partition '/conv': (Total ops = 113, Real ops = 32, Vars = 86) (SOL-10)
Optimizing partition '/conv/conv:core/conv:core_core:fsm': (Total ops = 9, Real ops = 2, Vars = 6) (SOL-10)
Optimizing partition '/conv/conv:core/conv:core_core:fsm/conv:core_core:fsm': (Total ops = 8, Real ops = 1, Vars = 1) (SOL-10)
Optimizing partition '/conv': (Total ops = 109, Real ops = 31, Vars = 44) (SOL-10)
Optimizing partition '/conv': (Total ops = 108, Real ops = 31, Vars = 44) (SOL-10)
Netlist written to file 'schematic.nlv' (NET-4)

# Messages from "go dpfsm"

Completed transformation 'schedule' on solution 'conv.v1': elapsed time 0.58 seconds, memory usage 1254980kB, peak memory usage 1254980kB (SOL-9)
Starting transformation 'dpfsm' on solution 'conv.v1' (SOL-8)
Performing FSM extraction... (FSM-1)
Optimizing partition '/conv': (Total ops = 191, Real ops = 74, Vars = 137) (SOL-10)
Optimizing partition '/conv/conv:core/conv:core_core:fsm': (Total ops = 9, Real ops = 2, Vars = 6) (SOL-10)
Optimizing partition '/conv/conv:core/conv:core_core:fsm/conv:core_core:fsm': (Total ops = 8, Real ops = 1, Vars = 1) (SOL-10)
Optimizing partition '/conv': (Total ops = 123, Real ops = 43, Vars = 50) (SOL-10)
Optimizing partition '/conv': (Total ops = 121, Real ops = 38, Vars = 46) (SOL-10)
Optimizing partition '/conv': (Total ops = 119, Real ops = 38, Vars = 46) (SOL-10)
Optimizing partition '/conv': (Total ops = 118, Real ops = 32, Vars = 51) (SOL-10)
Optimizing partition '/conv': (Total ops = 113, Real ops = 32, Vars = 46) (SOL-10)
Optimizing partition '/conv': (Total ops = 113, Real ops = 32, Vars = 44) (SOL-10)

# Messages from "go schedule"

Completed transformation 'allocate' on solution 'conv.v1': elapsed time 0.10 seconds, memory usage 1254908kB, peak memory usage 1254908kB (SOL-9)
Starting transformation 'schedule' on solution 'conv.v1' (SOL-8)
Performing concurrent resource allocation and scheduling on '/conv/core' (CRAAS-1)
Global signal 'image_in:rsc.re' added to design 'conv' for component 'image_in:rsci' (LIB-3)
Global signal 'image_in:rsc.q' added to design 'conv' for component 'image_in:rsci' (LIB-3)
Global signal 'image_in:rsc.radr' added to design 'conv' for component 'image_in:rsci' (LIB-3)
Global signal 'image_out:rsc.we' added to design 'conv' for component 'image_out:rsci' (LIB-3)
Global signal 'image_out:rsc.d' added to design 'conv' for component 'image_out:rsci' (LIB-3)
Global signal 'image_out:rsc.wadr' added to design 'conv' for component 'image_out:rsci' (LIB-3)
Global signal 'image_in:rsc.triosy.lz' added to design 'conv' for component 'image_in:rsc.triosy:obj' (LIB-3)
Global signal 'image_out:rsc.triosy.lz' added to design 'conv' for component 'image_out:rsc.triosy:obj' (LIB-3)
Optimizing partition '/conv': (Total ops = 125, Real ops = 14, Vars = 37) (SOL-10)
Optimizing partition '/conv/conv:core/core': (Total ops = 84, Real ops = 12, Vars = 9) (SOL-10)
Optimizing partition '/conv/conv:core/core': (Total ops = 81, Real ops = 12, Vars = 7) (SOL-10)
Optimizing partition '/conv': (Total ops = 122, Real ops = 14, Vars = 35) (SOL-10)
Report written to file 'cycle.rpt'

# Messages from "go allocate"

Extrapolation detected. Script '/tp-fmr/sle3_509/3D_mono_camera/CatapultC/Catapult_1/conv.v1/adjust_char_library.tcl' generated. (LIB-142)
Completed transformation 'architect' on solution 'conv.v1': elapsed time 0.07 seconds, memory usage 1254908kB, peak memory usage 1254908kB (SOL-9)
Starting transformation 'allocate' on solution 'conv.v1' (SOL-8)
Performing concurrent resource allocation and scheduling on '/conv/core' (CRAAS-1)
Select qualified components for data operations ... (CRAAS-3)
Apply resource constraints on data operations ... (CRAAS-4)
Prescheduled LOOP '/conv/core/for:for' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/conv/core/for' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/conv/core/main' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/conv/core/core:rlp' (0 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL '/conv/core' (total length 200851 c-steps) (SCHD-8)
Initial schedule of SEQUENTIAL '/conv/core': Latency = 200846, Area (Datapath, Register, Total) = 765.00, 0.00, 765.00 (CRAAS-11)
At least one feasible schedule exists. (CRAAS-9)
Final schedule of SEQUENTIAL '/conv/core': Latency = 200846, Area (Datapath, Register, Total) = 765.00, 0.00, 765.00 (CRAAS-12)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)

# Messages from "go architect"

Completed transformation 'cluster' on solution 'conv.v1': elapsed time 0.01 seconds, memory usage 1254908kB, peak memory usage 1254908kB (SOL-9)
Starting transformation 'architect' on solution 'conv.v1' (SOL-8)
Optimizing partition '/conv/core': (Total ops = 71, Real ops = 12, Vars = 29) (SOL-10)
Optimizing partition '/conv/core': (Total ops = 29, Real ops = 12, Vars = 6) (SOL-10)
Design 'conv' contains '12' real operations. (SOL-11)
Completed transformation 'memories' on solution 'conv.v1': elapsed time 0.08 seconds, memory usage 1254908kB, peak memory usage 1254908kB (SOL-9)
Starting transformation 'cluster' on solution 'conv.v1' (SOL-8)
Completed transformation 'loops' on solution 'conv.v1': elapsed time 0.01 seconds, memory usage 1254908kB, peak memory usage 1254908kB (SOL-9)
Starting transformation 'memories' on solution 'conv.v1' (SOL-8)
Memory Resource '/conv/image_in:rsc' (from var: image_in) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 66880 x 32). (MEM-4)
Memory Resource '/conv/image_out:rsc' (from var: image_out) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 66880 x 32). (MEM-4)
Optimizing partition '/conv': (Total ops = 29, Real ops = 12, Vars = 10) (SOL-10)
Optimizing partition '/conv/core': (Total ops = 29, Real ops = 12, Vars = 4) (SOL-10)
Optimizing partition '/conv/core': (Total ops = 27, Real ops = 12, Vars = 4) (SOL-10)
Optimizing partition '/conv': (Total ops = 27, Real ops = 12, Vars = 10) (SOL-10)
Completed transformation 'assembly' on solution 'conv.v1': elapsed time 0.06 seconds, memory usage 1254908kB, peak memory usage 1254908kB (SOL-9)
Starting transformation 'loops' on solution 'conv.v1' (SOL-8)
Optimizing partition '/conv/core': (Total ops = 27, Real ops = 12, Vars = 4) (SOL-10)
Loop '/conv/core/for:for' is left rolled. (LOOP-4)
Loop '/conv/core/for' is left rolled. (LOOP-4)
Loop '/conv/core/main' is left rolled. (LOOP-4)

# Messages from "go assembly"

Completed transformation 'libraries' on solution 'conv.v1': elapsed time 0.14 seconds, memory usage 1254908kB, peak memory usage 1254908kB (SOL-9)
/CLOCKS {clk {-CLOCK_PERIOD 50 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 25 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
Starting transformation 'assembly' on solution 'conv.v1' (SOL-8)
Optimizing partition '/conv': (Total ops = 25, Real ops = 12, Vars = 8) (SOL-10)
Optimizing partition '/conv/core': (Total ops = 25, Real ops = 12, Vars = 4) (SOL-10)

# Messages from "go libraries"

Completed transformation 'compile' on solution 'conv.v1': elapsed time 0.51 seconds, memory usage 1254908kB, peak memory usage 1254908kB (SOL-9)
Starting transformation 'libraries' on solution 'conv.v1' (SOL-8)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/xilinx/mgc_Xilinx-ARTIX-7-3_beh_xv.lib' [mgc_Xilinx-ARTIX-7-3_beh_xv]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS_vivado.lib' [Xilinx_RAMS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_accel_vivado.lib' [Xilinx_accel]... (LIB-49)
No Encrypted Liberty technology libraries have been specified (LIB-192)
No Liberty technology libraries have been specified (LIB-192)
No Synopsys DB technology libraries have been specified (LIB-192)

# Messages from "go compile"

Completed transformation 'analyze' on solution 'solution.v1': elapsed time 0.43 seconds, memory usage 1254908kB, peak memory usage 1254908kB (SOL-9)
/DESIGN_HIERARCHY conv
Starting transformation 'compile' on solution 'solution.v1' (SOL-8)
Generating synthesis internal form... (CIN-3)
Found top design routine 'conv' specified by directive (CIN-52)
Synthesizing routine 'conv' (CIN-13)
Inlining routine 'conv' (CIN-14)
Optimizing block '/conv' ... (CIN-4)
Inout port 'image_in' is only used as an input. (OPT-10)
Inout port 'image_out' is only used as an output. (OPT-11)
Optimizing partition '/conv': (Total ops = 34, Real ops = 16, Vars = 16) (SOL-10)
Optimizing partition '/conv/core': (Total ops = 34, Real ops = 16, Vars = 14) (SOL-10)
Optimizing partition '/conv/core': (Total ops = 25, Real ops = 16, Vars = 7) (SOL-10)
Optimizing partition '/conv': (Total ops = 25, Real ops = 16, Vars = 9) (SOL-10)
Splitting object 'for:for:acc.tdx' into 2 segments (OPT-19)
Splitting object 'pref' into 2 segments (OPT-19)
Splitting object 'for:for:acc.tdx#1' into 2 segments (OPT-19)
Optimizing partition '/conv/core': (Total ops = 25, Real ops = 14, Vars = 10) (SOL-10)
Optimizing partition '/conv/core': (Total ops = 27, Real ops = 13, Vars = 3) (SOL-10)
Optimizing partition '/conv': (Total ops = 27, Real ops = 13, Vars = 5) (SOL-10)
Loop '/conv/core/for:for' iterated at most 320 times. (LOOP-2)
Loop '/conv/core/for' iterated at most 209 times. (LOOP-2)
Optimizing partition '/conv/core': (Total ops = 31, Real ops = 11, Vars = 4) (SOL-10)
Optimizing partition '/conv/core': (Total ops = 28, Real ops = 11, Vars = 4) (SOL-10)
Optimizing partition '/conv': (Total ops = 28, Real ops = 11, Vars = 6) (SOL-10)
Splitting object 'for:i' into 2 segments (OPT-19)
Splitting object 'for:for:j' into 2 segments (OPT-19)
Optimizing partition '/conv/core': (Total ops = 24, Real ops = 11, Vars = 6) (SOL-10)
Optimizing partition '/conv/core': (Total ops = 24, Real ops = 11, Vars = 4) (SOL-10)
Optimizing partition '/conv': (Total ops = 24, Real ops = 11, Vars = 6) (SOL-10)
Design 'conv' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'

# Messages from "go analyze"

8.0a
/INPUTFILES/1
/INPUTFILES/2
Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Moving session transcript to file "/tp-fmr/sle3_509/3D_mono_camera/CatapultC/catapult.log"
Front End called with arguments: -- /tp-fmr/sle3_509/3D_mono_camera/CatapultC/conv.cpp (CIN-69)
Edison Design Group C++/C Front End - Version 4.10.1 (CIN-1)
Source file analysis completed (CIN-68)

# Messages from "go new"

