

================================================================
== Vitis HLS Report for 'dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s'
================================================================
* Date:           Tue Dec 16 15:43:45 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        proj_dense
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.114 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |   125456|   125456|  1.269 ms|  1.269 ms|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                                           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                                 Loop Name                                 |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15  |   125454|   125454|        16|          1|          1|  125440|       yes|
        +---------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    618|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |       64|    -|      12|      2|    -|
|Multiplexer      |        -|    -|       0|    167|    -|
|Register         |        -|    -|     699|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       64|    2|     711|    979|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       22|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------+---------------------------------+--------------+
    |               Instance              |              Module             |  Expression  |
    +-------------------------------------+---------------------------------+--------------+
    |mac_muladd_14ns_4ns_14ns_17_4_1_U37  |mac_muladd_14ns_4ns_14ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_32s_32_4_1_U38      |mac_muladd_8s_8s_32s_32_4_1      |  i0 * i1 + i2|
    +-------------------------------------+---------------------------------+--------------+

    * Memory: 
    +--------+----------------------------------------------------------------------------------+---------+----+----+-----+--------+-----+------+-------------+
    | Memory |                                      Module                                      | BRAM_18K| FF | LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +--------+----------------------------------------------------------------------------------+---------+----+----+-----+--------+-----+------+-------------+
    |fc_w_U  |dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITfYi  |       64|   0|   0|    0|  125440|    8|     1|      1003520|
    |fc_b_U  |dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITg8j  |        0|  12|   2|    0|      10|   12|     1|          120|
    +--------+----------------------------------------------------------------------------------+---------+----+----+-----+--------+-----+------+-------------+
    |Total   |                                                                                  |       64|  12|   2|    0|  125450|   20|     2|      1003640|
    +--------+----------------------------------------------------------------------------------+---------+----+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln103_1_fu_277_p2                      |         +|   0|  0|  24|          17|           1|
    |add_ln103_fu_297_p2                        |         +|   0|  0|  13|           4|           1|
    |add_ln108_1_fu_699_p2                      |         +|   0|  0|  17|          14|          10|
    |add_ln108_2_fu_359_p2                      |         +|   0|  0|  20|          15|           1|
    |add_ln108_fu_437_p2                        |         +|   0|  0|  13|           5|           1|
    |add_ln109_1_fu_345_p2                      |         +|   0|  0|  13|          10|           1|
    |add_ln109_fu_491_p2                        |         +|   0|  0|  13|           5|           1|
    |add_ln110_1_fu_677_p2                      |         +|   0|  0|  13|           5|           1|
    |add_ln110_fu_688_p2                        |         +|   0|  0|  17|          14|           5|
    |add_ln112_1_fu_767_p2                      |         +|   0|  0|  14|          14|          14|
    |add_ln112_fu_657_p2                        |         +|   0|  0|  10|          10|          10|
    |add_ln117_fu_671_p2                        |         +|   0|  0|  17|          14|           1|
    |sub_ln110_fu_758_p2                        |         -|   0|  0|  14|          14|          14|
    |sub_ln112_fu_648_p2                        |         -|   0|  0|  10|          10|          10|
    |and_ln103_1_fu_321_p2                      |       and|   0|  0|   2|           1|           1|
    |and_ln103_fu_432_p2                        |       and|   0|  0|   2|           1|           1|
    |and_ln110_fu_543_p2                        |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state16_io_grp1                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op190_write_state16           |       and|   0|  0|   2|           1|           1|
    |icmp_ln110_mid2205_fu_478_p2               |       and|   0|  0|   2|           1|           1|
    |first_iter_8306_fu_415_p2                  |      icmp|   0|  0|  13|           5|           1|
    |first_iter_8_mid1_fu_515_p2                |      icmp|   0|  0|  13|           5|           1|
    |first_iter_9303_fu_404_p2                  |      icmp|   0|  0|  13|           5|           1|
    |first_iter_9_mid1_fu_450_p2                |      icmp|   0|  0|  13|           5|           1|
    |icmp_ln103_fu_271_p2                       |      icmp|   0|  0|  24|          17|          14|
    |icmp_ln108_1_fu_705_p2                     |      icmp|   0|  0|  13|           5|           4|
    |icmp_ln108_fu_303_p2                       |      icmp|   0|  0|  20|          15|          14|
    |icmp_ln109_1_fu_694_p2                     |      icmp|   0|  0|  13|           5|           4|
    |icmp_ln109_fu_315_p2                       |      icmp|   0|  0|  13|          10|           9|
    |icmp_ln110_1_fu_537_p2                     |      icmp|   0|  0|  13|           5|           1|
    |icmp_ln110_2_fu_682_p2                     |      icmp|   0|  0|  13|           5|           4|
    |icmp_ln110_fu_426_p2                       |      icmp|   0|  0|  13|           5|           4|
    |empty_26_fu_497_p2                         |        or|   0|  0|   2|           1|           1|
    |empty_27_fu_502_p2                         |        or|   0|  0|   2|           1|           1|
    |empty_fu_335_p2                            |        or|   0|  0|   2|           1|           1|
    |first_iter_8_mid2203_fu_463_p2             |        or|   0|  0|   2|           1|           1|
    |not_exitcond_flatten188_mid2237_fu_473_p2  |        or|   0|  0|   2|           1|           1|
    |or_ln103_1_fu_421_p2                       |        or|   0|  0|   2|           1|           1|
    |or_ln103_fu_410_p2                         |        or|   0|  0|   2|           1|           1|
    |first_iter_8_mid2_fu_521_p3                |    select|   0|  0|   2|           1|           1|
    |first_iter_9_mid2_fu_456_p3                |    select|   0|  0|   2|           1|           1|
    |flat_idx_1_mid2199_fu_602_p3               |    select|   0|  0|  14|           1|          14|
    |flat_idx_1_mid2_fu_616_p3                  |    select|   0|  0|  14|           1|          14|
    |flat_idx_mid2194_fu_595_p3                 |    select|   0|  0|  14|           1|          14|
    |select_ln103_1_fu_397_p3                   |    select|   0|  0|   5|           1|           1|
    |select_ln103_2_fu_581_p3                   |    select|   0|  0|  14|           1|           1|
    |select_ln103_3_fu_588_p3                   |    select|   0|  0|  14|           1|           1|
    |select_ln103_4_fu_327_p3                   |    select|   0|  0|   4|           1|           4|
    |select_ln103_fu_574_p3                     |    select|   0|  0|  14|           1|           1|
    |select_ln108_1_fu_484_p3                   |    select|   0|  0|   5|           1|           5|
    |select_ln108_2_fu_801_p3                   |    select|   0|  0|  32|           1|          32|
    |select_ln108_3_fu_365_p3                   |    select|   0|  0|  15|           1|           1|
    |select_ln108_fu_609_p3                     |    select|   0|  0|  14|           1|          14|
    |select_ln109_1_fu_529_p3                   |    select|   0|  0|   5|           1|           5|
    |select_ln109_2_fu_351_p3                   |    select|   0|  0|  10|           1|           1|
    |select_ln109_fu_623_p3                     |    select|   0|  0|  14|           1|          14|
    |x_2_mid2_fu_507_p3                         |    select|   0|  0|   5|           1|           1|
    |y_5_mid2195_fu_443_p3                      |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                              |       xor|   0|  0|   2|           1|           2|
    |exitcond_flatten188_not_fu_468_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln103_fu_309_p2                        |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                      |          |   0|  0| 618|         274|         275|
    +-------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten238_load  |   9|          2|   17|         34|
    |ap_sig_allocacmp_sum_5_load              |   9|          2|   32|         64|
    |ap_sig_allocacmp_sum_5_load_1            |  14|          3|   32|         96|
    |ap_sig_allocacmp_x_load                  |   9|          2|    5|         10|
    |c_fu_134                                 |   9|          2|    5|         10|
    |flat_idx_1_fu_110                        |   9|          2|   14|         28|
    |flat_idx_fu_118                          |   9|          2|   14|         28|
    |gmem_blk_n_W                             |   9|          2|    1|          2|
    |i_fu_146                                 |   9|          2|    4|          8|
    |indvar_flatten186_fu_130                 |   9|          2|   10|         20|
    |indvar_flatten206_fu_142                 |   9|          2|   15|         30|
    |indvar_flatten238_fu_150                 |   9|          2|   17|         34|
    |indvars_iv136_fu_138                     |   9|          2|   14|         28|
    |sum_5_fu_154                             |   9|          2|   32|         64|
    |x_fu_106                                 |   9|          2|    5|         10|
    |y_fu_126                                 |   9|          2|    5|         10|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 167|         37|  224|        480|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln108_119_fu_114               |  14|   0|   14|          0|
    |add_ln11021_fu_122                 |  14|   0|   14|          0|
    |add_ln112_reg_1029                 |  10|   0|   10|          0|
    |and_ln103_1_reg_969                |   1|   0|    1|          0|
    |and_ln103_1_reg_969_pp0_iter2_reg  |   1|   0|    1|          0|
    |and_ln110_reg_1025                 |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |bitcast_ln122_reg_1091             |  32|   0|   32|          0|
    |c_fu_134                           |   5|   0|    5|          0|
    |empty_reg_985                      |   1|   0|    1|          0|
    |first_iter_9_mid2_reg_995          |   1|   0|    1|          0|
    |flat_idx_1_fu_110                  |  14|   0|   14|          0|
    |flat_idx_fu_118                    |  14|   0|   14|          0|
    |i_fu_146                           |   4|   0|    4|          0|
    |icmp_ln103_reg_943                 |   1|   0|    1|          0|
    |icmp_ln108_1_reg_1052              |   1|   0|    1|          0|
    |icmp_ln108_reg_947                 |   1|   0|    1|          0|
    |icmp_ln108_reg_947_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln109_1_reg_1048              |   1|   0|    1|          0|
    |icmp_ln109_reg_964                 |   1|   0|    1|          0|
    |icmp_ln110_2_reg_1044              |   1|   0|    1|          0|
    |icmp_ln110_mid2205_reg_1000        |   1|   0|    1|          0|
    |indvar_flatten186_fu_130           |  10|   0|   10|          0|
    |indvar_flatten206_fu_142           |  15|   0|   15|          0|
    |indvar_flatten238_fu_150           |  17|   0|   17|          0|
    |indvars_iv136_fu_138               |  14|   0|   14|          0|
    |select_ln103_4_reg_980             |   4|   0|    4|          0|
    |select_ln108_1_reg_1006            |   5|   0|    5|          0|
    |select_ln109_1_reg_1019            |   5|   0|    5|          0|
    |sum_5_fu_154                       |  32|   0|   32|          0|
    |sum_7_reg_1086                     |  32|   0|   32|          0|
    |trunc_ln112_reg_1034               |   9|   0|    9|          0|
    |x_2_mid2_reg_1013                  |   5|   0|    5|          0|
    |x_2_mid2_reg_1013_pp0_iter3_reg    |   5|   0|    5|          0|
    |x_fu_106                           |   5|   0|    5|          0|
    |xor_ln103_reg_959                  |   1|   0|    1|          0|
    |y_fu_126                           |   5|   0|    5|          0|
    |and_ln110_reg_1025                 |  64|  32|    1|          0|
    |first_iter_9_mid2_reg_995          |  64|  32|    1|          0|
    |icmp_ln108_1_reg_1052              |  64|  32|    1|          0|
    |icmp_ln109_1_reg_1048              |  64|  32|    1|          0|
    |icmp_ln110_2_reg_1044              |  64|  32|    1|          0|
    |select_ln103_4_reg_980             |  64|  32|    4|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 699| 192|  324|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_|  return value|
|grp_fu_187_p_din0      |  out|   32|  ap_ctrl_hs|  dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_|  return value|
|grp_fu_187_p_dout0     |   in|   32|  ap_ctrl_hs|  dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_|  return value|
|grp_fu_187_p_ce        |  out|    1|  ap_ctrl_hs|  dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_|  return value|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|   32|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|   32|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|    9|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|                                                                              gmem|       pointer|
|sext_ln103             |   in|   62|     ap_none|                                                                        sext_ln103|        scalar|
|layer2_out_address0    |  out|   14|   ap_memory|                                                                        layer2_out|         array|
|layer2_out_ce0         |  out|    1|   ap_memory|                                                                        layer2_out|         array|
|layer2_out_q0          |   in|    8|   ap_memory|                                                                        layer2_out|         array|
+-----------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.28>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [dense_int8.cpp:110]   --->   Operation 19 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%flat_idx_1 = alloca i32 1" [dense_int8.cpp:107]   --->   Operation 20 'alloca' 'flat_idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add_ln108_119 = alloca i32 1"   --->   Operation 21 'alloca' 'add_ln108_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%flat_idx = alloca i32 1" [dense_int8.cpp:107]   --->   Operation 22 'alloca' 'flat_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add_ln11021 = alloca i32 1"   --->   Operation 23 'alloca' 'add_ln11021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [dense_int8.cpp:109]   --->   Operation 24 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten186 = alloca i32 1"   --->   Operation 25 'alloca' 'indvar_flatten186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [dense_int8.cpp:108]   --->   Operation 26 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvars_iv136 = alloca i32 1"   --->   Operation 27 'alloca' 'indvars_iv136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten206 = alloca i32 1"   --->   Operation 28 'alloca' 'indvar_flatten206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [dense_int8.cpp:103]   --->   Operation 29 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten238 = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sum_5 = alloca i32 1" [dense_int8.cpp:104]   --->   Operation 31 'alloca' 'sum_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln103_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln103"   --->   Operation 32 'read' 'sext_ln103_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln103_cast = sext i62 %sext_ln103_read"   --->   Operation 33 'sext' 'sext_ln103_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 784, void @empty, void @empty_0, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0, i32 4"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten238"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln103 = store i4 0, i4 %i" [dense_int8.cpp:103]   --->   Operation 36 'store' 'store_ln103' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten206"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvars_iv136"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln108 = store i5 0, i5 %c" [dense_int8.cpp:108]   --->   Operation 39 'store' 'store_ln108' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten186"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln109 = store i5 0, i5 %y" [dense_int8.cpp:109]   --->   Operation 41 'store' 'store_ln109' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln107 = store i14 0, i14 %flat_idx" [dense_int8.cpp:107]   --->   Operation 42 'store' 'store_ln107' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln107 = store i14 0, i14 %flat_idx_1" [dense_int8.cpp:107]   --->   Operation 43 'store' 'store_ln107' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln110 = store i5 0, i5 %x" [dense_int8.cpp:110]   --->   Operation 44 'store' 'store_ln110' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc185"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%indvar_flatten238_load = load i17 %indvar_flatten238" [dense_int8.cpp:103]   --->   Operation 46 'load' 'indvar_flatten238_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (2.10ns)   --->   "%icmp_ln103 = icmp_eq  i17 %indvar_flatten238_load, i17 125440" [dense_int8.cpp:103]   --->   Operation 47 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.10ns)   --->   "%add_ln103_1 = add i17 %indvar_flatten238_load, i17 1" [dense_int8.cpp:103]   --->   Operation 48 'add' 'add_ln103_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %for.inc197, void %for.end199.exitStub" [dense_int8.cpp:103]   --->   Operation 49 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln103 = store i17 %add_ln103_1, i17 %indvar_flatten238" [dense_int8.cpp:103]   --->   Operation 50 'store' 'store_ln103' <Predicate = (!icmp_ln103)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.15>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten186_load = load i10 %indvar_flatten186" [dense_int8.cpp:109]   --->   Operation 51 'load' 'indvar_flatten186_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten206_load = load i15 %indvar_flatten206" [dense_int8.cpp:108]   --->   Operation 52 'load' 'indvar_flatten206_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [dense_int8.cpp:103]   --->   Operation 54 'load' 'i_load' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.73ns)   --->   "%add_ln103 = add i4 %i_load, i4 1" [dense_int8.cpp:103]   --->   Operation 55 'add' 'add_ln103' <Predicate = (!icmp_ln103)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.94ns)   --->   "%icmp_ln108 = icmp_eq  i15 %indvar_flatten206_load, i15 12544" [dense_int8.cpp:108]   --->   Operation 56 'icmp' 'icmp_ln108' <Predicate = (!icmp_ln103)> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns)   --->   "%xor_ln103 = xor i1 %icmp_ln108, i1 1" [dense_int8.cpp:103]   --->   Operation 57 'xor' 'xor_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.73ns)   --->   "%icmp_ln109 = icmp_eq  i10 %indvar_flatten186_load, i10 784" [dense_int8.cpp:109]   --->   Operation 58 'icmp' 'icmp_ln109' <Predicate = (!icmp_ln103)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.97ns)   --->   "%and_ln103_1 = and i1 %icmp_ln109, i1 %xor_ln103" [dense_int8.cpp:103]   --->   Operation 59 'and' 'and_ln103_1' <Predicate = (!icmp_ln103)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.02ns)   --->   "%select_ln103_4 = select i1 %icmp_ln108, i4 %add_ln103, i4 %i_load" [dense_int8.cpp:103]   --->   Operation 60 'select' 'select_ln103_4' <Predicate = (!icmp_ln103)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.97ns)   --->   "%empty = or i1 %and_ln103_1, i1 %icmp_ln108" [dense_int8.cpp:103]   --->   Operation 61 'or' 'empty' <Predicate = (!icmp_ln103)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i4 %select_ln103_4" [dense_int8.cpp:108]   --->   Operation 62 'zext' 'zext_ln108' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 63 [3/3] (1.05ns) (grouped into DSP with root node add_ln114)   --->   "%mul_ln108 = mul i17 %zext_ln108, i17 12544" [dense_int8.cpp:108]   --->   Operation 63 'mul' 'mul_ln108' <Predicate = (!icmp_ln103)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (1.73ns)   --->   "%add_ln109_1 = add i10 %indvar_flatten186_load, i10 1" [dense_int8.cpp:109]   --->   Operation 64 'add' 'add_ln109_1' <Predicate = (!icmp_ln103)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.68ns)   --->   "%select_ln109_2 = select i1 %empty, i10 1, i10 %add_ln109_1" [dense_int8.cpp:109]   --->   Operation 65 'select' 'select_ln109_2' <Predicate = (!icmp_ln103)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.94ns)   --->   "%add_ln108_2 = add i15 %indvar_flatten206_load, i15 1" [dense_int8.cpp:108]   --->   Operation 66 'add' 'add_ln108_2' <Predicate = (!icmp_ln103)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.75ns)   --->   "%select_ln108_3 = select i1 %icmp_ln108, i15 1, i15 %add_ln108_2" [dense_int8.cpp:108]   --->   Operation 67 'select' 'select_ln108_3' <Predicate = (!icmp_ln103)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln103 = store i4 %select_ln103_4, i4 %i" [dense_int8.cpp:103]   --->   Operation 68 'store' 'store_ln103' <Predicate = (!icmp_ln103)> <Delay = 1.58>
ST_2 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln108 = store i15 %select_ln108_3, i15 %indvar_flatten206" [dense_int8.cpp:108]   --->   Operation 69 'store' 'store_ln108' <Predicate = (!icmp_ln103)> <Delay = 1.58>
ST_2 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln109 = store i10 %select_ln109_2, i10 %indvar_flatten186" [dense_int8.cpp:109]   --->   Operation 70 'store' 'store_ln109' <Predicate = (!icmp_ln103)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.74>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%x_load = load i5 %x" [dense_int8.cpp:110]   --->   Operation 71 'load' 'x_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%y_load = load i5 %y"   --->   Operation 72 'load' 'y_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%c_load = load i5 %c"   --->   Operation 73 'load' 'c_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.21ns)   --->   "%select_ln103_1 = select i1 %icmp_ln108, i5 0, i5 %c_load" [dense_int8.cpp:103]   --->   Operation 74 'select' 'select_ln103_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.78ns)   --->   "%first_iter_9303 = icmp_eq  i5 %c_load, i5 0"   --->   Operation 75 'icmp' 'first_iter_9303' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node first_iter_9_mid2)   --->   "%or_ln103 = or i1 %icmp_ln108, i1 %first_iter_9303" [dense_int8.cpp:103]   --->   Operation 76 'or' 'or_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (1.78ns)   --->   "%first_iter_8306 = icmp_eq  i5 %y_load, i5 0"   --->   Operation 77 'icmp' 'first_iter_8306' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln110)   --->   "%or_ln103_1 = or i1 %icmp_ln108, i1 %first_iter_8306" [dense_int8.cpp:103]   --->   Operation 78 'or' 'or_ln103_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (1.78ns)   --->   "%icmp_ln110 = icmp_eq  i5 %x_load, i5 28" [dense_int8.cpp:110]   --->   Operation 79 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln110_mid2205)   --->   "%and_ln103 = and i1 %icmp_ln110, i1 %xor_ln103" [dense_int8.cpp:103]   --->   Operation 80 'and' 'and_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.78ns)   --->   "%add_ln108 = add i5 %select_ln103_1, i5 1" [dense_int8.cpp:108]   --->   Operation 81 'add' 'add_ln108' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (1.21ns)   --->   "%y_5_mid2195 = select i1 %empty, i5 0, i5 %y_load" [dense_int8.cpp:103]   --->   Operation 82 'select' 'y_5_mid2195' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.78ns)   --->   "%first_iter_9_mid1 = icmp_eq  i5 %add_ln108, i5 0" [dense_int8.cpp:108]   --->   Operation 83 'icmp' 'first_iter_9_mid1' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.99ns) (out node of the LUT)   --->   "%first_iter_9_mid2 = select i1 %and_ln103_1, i1 %first_iter_9_mid1, i1 %or_ln103" [dense_int8.cpp:103]   --->   Operation 84 'select' 'first_iter_9_mid2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln110)   --->   "%first_iter_8_mid2203 = or i1 %and_ln103_1, i1 %or_ln103_1" [dense_int8.cpp:103]   --->   Operation 85 'or' 'first_iter_8_mid2203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln110_mid2205)   --->   "%exitcond_flatten188_not = xor i1 %icmp_ln109, i1 1" [dense_int8.cpp:109]   --->   Operation 86 'xor' 'exitcond_flatten188_not' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln110_mid2205)   --->   "%not_exitcond_flatten188_mid2237 = or i1 %icmp_ln108, i1 %exitcond_flatten188_not" [dense_int8.cpp:108]   --->   Operation 87 'or' 'not_exitcond_flatten188_mid2237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.97ns) (out node of the LUT)   --->   "%icmp_ln110_mid2205 = and i1 %and_ln103, i1 %not_exitcond_flatten188_mid2237" [dense_int8.cpp:103]   --->   Operation 88 'and' 'icmp_ln110_mid2205' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (1.21ns)   --->   "%select_ln108_1 = select i1 %and_ln103_1, i5 %add_ln108, i5 %select_ln103_1" [dense_int8.cpp:108]   --->   Operation 89 'select' 'select_ln108_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (1.78ns)   --->   "%add_ln109 = add i5 %y_5_mid2195, i5 1" [dense_int8.cpp:109]   --->   Operation 90 'add' 'add_ln109' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node x_2_mid2)   --->   "%empty_26 = or i1 %icmp_ln110_mid2205, i1 %and_ln103_1" [dense_int8.cpp:103]   --->   Operation 91 'or' 'empty_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node x_2_mid2)   --->   "%empty_27 = or i1 %empty_26, i1 %icmp_ln108" [dense_int8.cpp:103]   --->   Operation 92 'or' 'empty_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.21ns) (out node of the LUT)   --->   "%x_2_mid2 = select i1 %empty_27, i5 0, i5 %x_load" [dense_int8.cpp:103]   --->   Operation 93 'select' 'x_2_mid2' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.78ns)   --->   "%first_iter_8_mid1 = icmp_eq  i5 %add_ln109, i5 0" [dense_int8.cpp:109]   --->   Operation 94 'icmp' 'first_iter_8_mid1' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln110)   --->   "%first_iter_8_mid2 = select i1 %icmp_ln110_mid2205, i1 %first_iter_8_mid1, i1 %first_iter_8_mid2203" [dense_int8.cpp:103]   --->   Operation 95 'select' 'first_iter_8_mid2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (1.21ns)   --->   "%select_ln109_1 = select i1 %icmp_ln110_mid2205, i5 %add_ln109, i5 %y_5_mid2195" [dense_int8.cpp:109]   --->   Operation 96 'select' 'select_ln109_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (1.78ns)   --->   "%icmp_ln110_1 = icmp_eq  i5 %x_2_mid2, i5 0" [dense_int8.cpp:110]   --->   Operation 97 'icmp' 'icmp_ln110_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln110 = and i1 %first_iter_8_mid2, i1 %icmp_ln110_1" [dense_int8.cpp:110]   --->   Operation 98 'and' 'and_ln110' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %and_ln110, void %for.inc185.split, void %new.body.VITIS_LOOP_109_14" [dense_int8.cpp:110]   --->   Operation 99 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [2/3] (1.05ns) (grouped into DSP with root node add_ln114)   --->   "%mul_ln108 = mul i17 %zext_ln108, i17 12544" [dense_int8.cpp:108]   --->   Operation 100 'mul' 'mul_ln108' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 101 [1/1] (1.58ns)   --->   "%store_ln108 = store i5 %select_ln108_1, i5 %c" [dense_int8.cpp:108]   --->   Operation 101 'store' 'store_ln108' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln109 = store i5 %select_ln109_1, i5 %y" [dense_int8.cpp:109]   --->   Operation 102 'store' 'store_ln109' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 10.1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%flat_idx_1_load = load i14 %flat_idx_1" [dense_int8.cpp:103]   --->   Operation 103 'load' 'flat_idx_1_load' <Predicate = (!icmp_ln108 & !and_ln103_1 & !icmp_ln110_mid2205)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%add_ln108_119_load = load i14 %add_ln108_119"   --->   Operation 104 'load' 'add_ln108_119_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%flat_idx_load = load i14 %flat_idx" [dense_int8.cpp:103]   --->   Operation 105 'load' 'flat_idx_load' <Predicate = (!icmp_ln108 & !and_ln103_1 & !icmp_ln110_mid2205)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%add_ln11021_load = load i14 %add_ln11021"   --->   Operation 106 'load' 'add_ln11021_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%indvars_iv136_load = load i14 %indvars_iv136" [dense_int8.cpp:103]   --->   Operation 107 'load' 'indvars_iv136_load' <Predicate = (!icmp_ln108 & !and_ln103_1)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln108)   --->   "%select_ln103 = select i1 %icmp_ln108, i14 0, i14 %indvars_iv136_load" [dense_int8.cpp:103]   --->   Operation 108 'select' 'select_ln103' <Predicate = (!and_ln103_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln109)   --->   "%select_ln103_2 = select i1 %icmp_ln108, i14 0, i14 %flat_idx_load" [dense_int8.cpp:103]   --->   Operation 109 'select' 'select_ln103_2' <Predicate = (!and_ln103_1 & !icmp_ln110_mid2205)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node flat_idx_1_mid2)   --->   "%select_ln103_3 = select i1 %icmp_ln108, i14 0, i14 %flat_idx_1_load" [dense_int8.cpp:103]   --->   Operation 110 'select' 'select_ln103_3' <Predicate = (!and_ln103_1 & !icmp_ln110_mid2205)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln109)   --->   "%flat_idx_mid2194 = select i1 %and_ln103_1, i14 %add_ln108_119_load, i14 %select_ln103_2" [dense_int8.cpp:103]   --->   Operation 111 'select' 'flat_idx_mid2194' <Predicate = (!icmp_ln110_mid2205)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node flat_idx_1_mid2)   --->   "%flat_idx_1_mid2199 = select i1 %and_ln103_1, i14 %add_ln108_119_load, i14 %select_ln103_3" [dense_int8.cpp:103]   --->   Operation 112 'select' 'flat_idx_1_mid2199' <Predicate = (!icmp_ln110_mid2205)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln108 = select i1 %and_ln103_1, i14 %add_ln108_119_load, i14 %select_ln103" [dense_int8.cpp:108]   --->   Operation 113 'select' 'select_ln108' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.70ns) (out node of the LUT)   --->   "%flat_idx_1_mid2 = select i1 %icmp_ln110_mid2205, i14 %add_ln11021_load, i14 %flat_idx_1_mid2199" [dense_int8.cpp:103]   --->   Operation 114 'select' 'flat_idx_1_mid2' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln109 = select i1 %icmp_ln110_mid2205, i14 %add_ln11021_load, i14 %flat_idx_mid2194" [dense_int8.cpp:109]   --->   Operation 115 'select' 'select_ln109' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/3] (0.00ns) (grouped into DSP with root node add_ln114)   --->   "%mul_ln108 = mul i17 %zext_ln108, i17 12544" [dense_int8.cpp:108]   --->   Operation 116 'mul' 'mul_ln108' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln108_1, i5 0" [dense_int8.cpp:112]   --->   Operation 117 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln108_1, i2 0" [dense_int8.cpp:112]   --->   Operation 118 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i7 %tmp" [dense_int8.cpp:112]   --->   Operation 119 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln112 = sub i10 %p_shl, i10 %zext_ln112" [dense_int8.cpp:112]   --->   Operation 120 'sub' 'sub_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i5 %select_ln109_1" [dense_int8.cpp:112]   --->   Operation 121 'zext' 'zext_ln112_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln112 = add i10 %sub_ln112, i10 %zext_ln112_1" [dense_int8.cpp:112]   --->   Operation 122 'add' 'add_ln112' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i10 %add_ln112" [dense_int8.cpp:112]   --->   Operation 123 'trunc' 'trunc_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i14 %flat_idx_1_mid2" [dense_int8.cpp:110]   --->   Operation 124 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln114 = add i17 %zext_ln110, i17 %mul_ln108" [dense_int8.cpp:114]   --->   Operation 125 'add' 'add_ln114' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 126 [1/1] (1.81ns)   --->   "%add_ln117 = add i14 %flat_idx_1_mid2, i14 1" [dense_int8.cpp:117]   --->   Operation 126 'add' 'add_ln117' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (1.78ns)   --->   "%add_ln110_1 = add i5 %x_2_mid2, i5 1" [dense_int8.cpp:110]   --->   Operation 127 'add' 'add_ln110_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (1.78ns)   --->   "%icmp_ln110_2 = icmp_eq  i5 %add_ln110_1, i5 28" [dense_int8.cpp:110]   --->   Operation 128 'icmp' 'icmp_ln110_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (1.81ns)   --->   "%add_ln110 = add i14 %select_ln109, i14 28" [dense_int8.cpp:110]   --->   Operation 129 'add' 'add_ln110' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (1.78ns)   --->   "%icmp_ln109_1 = icmp_eq  i5 %select_ln109_1, i5 27" [dense_int8.cpp:109]   --->   Operation 130 'icmp' 'icmp_ln109_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (1.81ns)   --->   "%add_ln108_1 = add i14 %select_ln108, i14 784" [dense_int8.cpp:108]   --->   Operation 131 'add' 'add_ln108_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (1.78ns)   --->   "%icmp_ln108_1 = icmp_eq  i5 %select_ln108_1, i5 15" [dense_int8.cpp:108]   --->   Operation 132 'icmp' 'icmp_ln108_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110_2, void %new.latch.for.inc185.split, void %last.iter.for.inc185.split" [dense_int8.cpp:110]   --->   Operation 133 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln109_1, void %new.latch.for.inc188, void %last.iter.for.inc188" [dense_int8.cpp:110]   --->   Operation 134 'br' 'br_ln110' <Predicate = (icmp_ln110_2)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln108_1, void %new.latch.for.inc191, void %last.iter.for.inc191" [dense_int8.cpp:110]   --->   Operation 135 'br' 'br_ln110' <Predicate = (icmp_ln110_2 & icmp_ln109_1)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln110 = br void %new.latch.for.inc188" [dense_int8.cpp:110]   --->   Operation 136 'br' 'br_ln110' <Predicate = (icmp_ln110_2 & icmp_ln109_1)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln110 = br void %new.latch.for.inc185.split" [dense_int8.cpp:110]   --->   Operation 137 'br' 'br_ln110' <Predicate = (icmp_ln110_2)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (1.58ns)   --->   "%store_ln108 = store i14 %select_ln108, i14 %indvars_iv136" [dense_int8.cpp:108]   --->   Operation 138 'store' 'store_ln108' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln110 = store i14 %add_ln110, i14 %add_ln11021" [dense_int8.cpp:110]   --->   Operation 139 'store' 'store_ln110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (1.58ns)   --->   "%store_ln107 = store i14 %select_ln109, i14 %flat_idx" [dense_int8.cpp:107]   --->   Operation 140 'store' 'store_ln107' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln108 = store i14 %add_ln108_1, i14 %add_ln108_119" [dense_int8.cpp:108]   --->   Operation 141 'store' 'store_ln108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (1.58ns)   --->   "%store_ln107 = store i14 %add_ln117, i14 %flat_idx_1" [dense_int8.cpp:107]   --->   Operation 142 'store' 'store_ln107' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 143 [1/1] (1.58ns)   --->   "%store_ln110 = store i5 %add_ln110_1, i5 %x" [dense_int8.cpp:110]   --->   Operation 143 'store' 'store_ln110' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 7.09>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln112, i2 0" [dense_int8.cpp:112]   --->   Operation 144 'bitconcatenate' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_63 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %trunc_ln112, i5 0" [dense_int8.cpp:112]   --->   Operation 145 'bitconcatenate' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln112_2 = zext i12 %tmp_62" [dense_int8.cpp:112]   --->   Operation 146 'zext' 'zext_ln112_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln110 = sub i14 %tmp_63, i14 %zext_ln112_2" [dense_int8.cpp:110]   --->   Operation 147 'sub' 'sub_ln110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln112_3 = zext i5 %x_2_mid2" [dense_int8.cpp:112]   --->   Operation 148 'zext' 'zext_ln112_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln112_1 = add i14 %sub_ln110, i14 %zext_ln112_3" [dense_int8.cpp:112]   --->   Operation 149 'add' 'add_ln112_1' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln112_4 = zext i14 %add_ln112_1" [dense_int8.cpp:112]   --->   Operation 150 'zext' 'zext_ln112_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%layer2_out_addr = getelementptr i8 %layer2_out, i64 0, i64 %zext_ln112_4" [dense_int8.cpp:112]   --->   Operation 151 'getelementptr' 'layer2_out_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [2/2] (3.25ns)   --->   "%val_in = load i14 %layer2_out_addr" [dense_int8.cpp:112]   --->   Operation 152 'load' 'val_in' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 12544> <RAM>
ST_5 : Operation 153 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln114 = add i17 %zext_ln110, i17 %mul_ln108" [dense_int8.cpp:114]   --->   Operation 153 'add' 'add_ln114' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i17 %add_ln114" [dense_int8.cpp:114]   --->   Operation 154 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%fc_w_addr = getelementptr i8 %fc_w, i64 0, i64 %zext_ln114" [dense_int8.cpp:114]   --->   Operation 155 'getelementptr' 'fc_w_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [2/2] (3.25ns)   --->   "%w_val = load i17 %fc_w_addr" [dense_int8.cpp:114]   --->   Operation 156 'load' 'w_val' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 125440> <ROM>

State 6 <SV = 5> <Delay = 4.30>
ST_6 : Operation 157 [1/2] ( I:3.25ns O:3.25ns )   --->   "%val_in = load i14 %layer2_out_addr" [dense_int8.cpp:112]   --->   Operation 157 'load' 'val_in' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 12544> <RAM>
ST_6 : Operation 158 [1/2] ( I:3.25ns O:3.25ns )   --->   "%w_val = load i17 %fc_w_addr" [dense_int8.cpp:114]   --->   Operation 158 'load' 'w_val' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 125440> <ROM>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i8 %val_in" [dense_int8.cpp:116]   --->   Operation 159 'sext' 'sext_ln116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln116_1 = sext i8 %w_val" [dense_int8.cpp:116]   --->   Operation 160 'sext' 'sext_ln116_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [3/3] (1.05ns) (grouped into DSP with root node sum_7)   --->   "%mul_ln116 = mul i16 %sext_ln116_1, i16 %sext_ln116" [dense_int8.cpp:116]   --->   Operation 161 'mul' 'mul_ln116' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i4 %select_ln103_4" [dense_int8.cpp:103]   --->   Operation 162 'zext' 'zext_ln103' <Predicate = (first_iter_9_mid2)> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%fc_b_addr = getelementptr i12 %fc_b, i64 0, i64 %zext_ln103" [dense_int8.cpp:104]   --->   Operation 163 'getelementptr' 'fc_b_addr' <Predicate = (first_iter_9_mid2)> <Delay = 0.00>
ST_7 : Operation 164 [2/2] (2.32ns)   --->   "%sum = load i4 %fc_b_addr" [dense_int8.cpp:104]   --->   Operation 164 'load' 'sum' <Predicate = (first_iter_9_mid2)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>
ST_7 : Operation 165 [2/3] (1.05ns) (grouped into DSP with root node sum_7)   --->   "%mul_ln116 = mul i16 %sext_ln116_1, i16 %sext_ln116" [dense_int8.cpp:116]   --->   Operation 165 'mul' 'mul_ln116' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.70>
ST_8 : Operation 166 [1/2] ( I:2.32ns O:2.32ns )   --->   "%sum = load i4 %fc_b_addr" [dense_int8.cpp:104]   --->   Operation 166 'load' 'sum' <Predicate = (first_iter_9_mid2)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%sum_5_load = load i32 %sum_5" [dense_int8.cpp:108]   --->   Operation 167 'load' 'sum_5_load' <Predicate = (and_ln110 & !first_iter_9_mid2)> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i12 %sum" [dense_int8.cpp:104]   --->   Operation 168 'sext' 'sext_ln104' <Predicate = (and_ln110 & first_iter_9_mid2)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.69ns)   --->   "%select_ln108_2 = select i1 %first_iter_9_mid2, i32 %sext_ln104, i32 %sum_5_load" [dense_int8.cpp:108]   --->   Operation 169 'select' 'select_ln108_2' <Predicate = (and_ln110)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (1.58ns)   --->   "%store_ln104 = store i32 %select_ln108_2, i32 %sum_5" [dense_int8.cpp:104]   --->   Operation 170 'store' 'store_ln104' <Predicate = (and_ln110)> <Delay = 1.58>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.inc185.split" [dense_int8.cpp:109]   --->   Operation 171 'br' 'br_ln109' <Predicate = (and_ln110)> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%sum_5_load_1 = load i32 %sum_5" [dense_int8.cpp:116]   --->   Operation 172 'load' 'sum_5_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 173 [1/3] (0.00ns) (grouped into DSP with root node sum_7)   --->   "%mul_ln116 = mul i16 %sext_ln116_1, i16 %sext_ln116" [dense_int8.cpp:116]   --->   Operation 173 'mul' 'mul_ln116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 174 [1/1] (0.00ns) (grouped into DSP with root node sum_7)   --->   "%sext_ln116_2 = sext i16 %mul_ln116" [dense_int8.cpp:116]   --->   Operation 174 'sext' 'sext_ln116_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 175 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_7 = add i32 %sext_ln116_2, i32 %sum_5_load_1" [dense_int8.cpp:116]   --->   Operation 175 'add' 'sum_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 8.07>
ST_9 : Operation 176 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_7 = add i32 %sext_ln116_2, i32 %sum_5_load_1" [dense_int8.cpp:116]   --->   Operation 176 'add' 'sum_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 177 [1/1] (1.58ns)   --->   "%store_ln104 = store i32 %sum_7, i32 %sum_5" [dense_int8.cpp:104]   --->   Operation 177 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc185" [dense_int8.cpp:110]   --->   Operation 178 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.41>
ST_10 : Operation 179 [6/6] (6.41ns)   --->   "%conv = sitofp i32 %sum_7" [dense_int8.cpp:122]   --->   Operation 179 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.41>
ST_11 : Operation 180 [5/6] (6.41ns)   --->   "%conv = sitofp i32 %sum_7" [dense_int8.cpp:122]   --->   Operation 180 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.41>
ST_12 : Operation 181 [4/6] (6.41ns)   --->   "%conv = sitofp i32 %sum_7" [dense_int8.cpp:122]   --->   Operation 181 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.41>
ST_13 : Operation 182 [3/6] (6.41ns)   --->   "%conv = sitofp i32 %sum_7" [dense_int8.cpp:122]   --->   Operation 182 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.41>
ST_14 : Operation 183 [2/6] (6.41ns)   --->   "%conv = sitofp i32 %sum_7" [dense_int8.cpp:122]   --->   Operation 183 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.41>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%specpipeline_ln104 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, i32 4294967295, void @empty_8" [dense_int8.cpp:104]   --->   Operation 184 'specpipeline' 'specpipeline_ln104' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [1/6] (6.41ns)   --->   "%conv = sitofp i32 %sum_7" [dense_int8.cpp:122]   --->   Operation 185 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%bitcast_ln122 = bitcast i32 %conv" [dense_int8.cpp:122]   --->   Operation 186 'bitcast' 'bitcast_ln122' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 192 'ret' 'ret_ln0' <Predicate = (icmp_ln103)> <Delay = 1.58>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln103_cast" [dense_int8.cpp:103]   --->   Operation 187 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15_str"   --->   Operation 188 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 125440, i64 125440, i64 125440"   --->   Operation 189 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 190 [1/1] ( I:7.30ns O:7.30ns )   --->   "%write_ln122 = write void @_ssdm_op_Write.m_axi.p1i32.i32, i64 %gmem_addr, i32 %bitcast_ln122, i4 15" [dense_int8.cpp:122]   --->   Operation 190 'write' 'write_ln122' <Predicate = (icmp_ln110_2 & icmp_ln109_1 & icmp_ln108_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln110 = br void %new.latch.for.inc191" [dense_int8.cpp:110]   --->   Operation 191 'br' 'br_ln110' <Predicate = (icmp_ln110_2 & icmp_ln109_1 & icmp_ln108_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln103]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ fc_w]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_b]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                               (alloca           ) [ 01111000000000000]
flat_idx_1                      (alloca           ) [ 01111000000000000]
add_ln108_119                   (alloca           ) [ 01111000000000000]
flat_idx                        (alloca           ) [ 01111000000000000]
add_ln11021                     (alloca           ) [ 01111000000000000]
y                               (alloca           ) [ 01110000000000000]
indvar_flatten186               (alloca           ) [ 01100000000000000]
c                               (alloca           ) [ 01110000000000000]
indvars_iv136                   (alloca           ) [ 01111000000000000]
indvar_flatten206               (alloca           ) [ 01100000000000000]
i                               (alloca           ) [ 01100000000000000]
indvar_flatten238               (alloca           ) [ 01000000000000000]
sum_5                           (alloca           ) [ 01111111110000000]
sext_ln103_read                 (read             ) [ 00000000000000000]
sext_ln103_cast                 (sext             ) [ 01111111111111111]
specinterface_ln0               (specinterface    ) [ 00000000000000000]
store_ln0                       (store            ) [ 00000000000000000]
store_ln103                     (store            ) [ 00000000000000000]
store_ln0                       (store            ) [ 00000000000000000]
store_ln0                       (store            ) [ 00000000000000000]
store_ln108                     (store            ) [ 00000000000000000]
store_ln0                       (store            ) [ 00000000000000000]
store_ln109                     (store            ) [ 00000000000000000]
store_ln107                     (store            ) [ 00000000000000000]
store_ln107                     (store            ) [ 00000000000000000]
store_ln110                     (store            ) [ 00000000000000000]
br_ln0                          (br               ) [ 00000000000000000]
indvar_flatten238_load          (load             ) [ 00000000000000000]
icmp_ln103                      (icmp             ) [ 01111111111111110]
add_ln103_1                     (add              ) [ 00000000000000000]
br_ln103                        (br               ) [ 00000000000000000]
store_ln103                     (store            ) [ 00000000000000000]
indvar_flatten186_load          (load             ) [ 00000000000000000]
indvar_flatten206_load          (load             ) [ 00000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 00000000000000000]
i_load                          (load             ) [ 00000000000000000]
add_ln103                       (add              ) [ 00000000000000000]
icmp_ln108                      (icmp             ) [ 01011000000000000]
xor_ln103                       (xor              ) [ 01010000000000000]
icmp_ln109                      (icmp             ) [ 01010000000000000]
and_ln103_1                     (and              ) [ 01011000000000000]
select_ln103_4                  (select           ) [ 01011111000000000]
empty                           (or               ) [ 01010000000000000]
zext_ln108                      (zext             ) [ 01011000000000000]
add_ln109_1                     (add              ) [ 00000000000000000]
select_ln109_2                  (select           ) [ 00000000000000000]
add_ln108_2                     (add              ) [ 00000000000000000]
select_ln108_3                  (select           ) [ 00000000000000000]
store_ln103                     (store            ) [ 00000000000000000]
store_ln108                     (store            ) [ 00000000000000000]
store_ln109                     (store            ) [ 00000000000000000]
x_load                          (load             ) [ 00000000000000000]
y_load                          (load             ) [ 00000000000000000]
c_load                          (load             ) [ 00000000000000000]
select_ln103_1                  (select           ) [ 00000000000000000]
first_iter_9303                 (icmp             ) [ 00000000000000000]
or_ln103                        (or               ) [ 00000000000000000]
first_iter_8306                 (icmp             ) [ 00000000000000000]
or_ln103_1                      (or               ) [ 00000000000000000]
icmp_ln110                      (icmp             ) [ 00000000000000000]
and_ln103                       (and              ) [ 00000000000000000]
add_ln108                       (add              ) [ 00000000000000000]
y_5_mid2195                     (select           ) [ 00000000000000000]
first_iter_9_mid1               (icmp             ) [ 00000000000000000]
first_iter_9_mid2               (select           ) [ 01001111100000000]
first_iter_8_mid2203            (or               ) [ 00000000000000000]
exitcond_flatten188_not         (xor              ) [ 00000000000000000]
not_exitcond_flatten188_mid2237 (or               ) [ 00000000000000000]
icmp_ln110_mid2205              (and              ) [ 01001000000000000]
select_ln108_1                  (select           ) [ 01001000000000000]
add_ln109                       (add              ) [ 00000000000000000]
empty_26                        (or               ) [ 00000000000000000]
empty_27                        (or               ) [ 00000000000000000]
x_2_mid2                        (select           ) [ 01001100000000000]
first_iter_8_mid1               (icmp             ) [ 00000000000000000]
first_iter_8_mid2               (select           ) [ 00000000000000000]
select_ln109_1                  (select           ) [ 01001000000000000]
icmp_ln110_1                    (icmp             ) [ 00000000000000000]
and_ln110                       (and              ) [ 01001111100000000]
br_ln110                        (br               ) [ 00000000000000000]
store_ln108                     (store            ) [ 00000000000000000]
store_ln109                     (store            ) [ 00000000000000000]
flat_idx_1_load                 (load             ) [ 00000000000000000]
add_ln108_119_load              (load             ) [ 00000000000000000]
flat_idx_load                   (load             ) [ 00000000000000000]
add_ln11021_load                (load             ) [ 00000000000000000]
indvars_iv136_load              (load             ) [ 00000000000000000]
select_ln103                    (select           ) [ 00000000000000000]
select_ln103_2                  (select           ) [ 00000000000000000]
select_ln103_3                  (select           ) [ 00000000000000000]
flat_idx_mid2194                (select           ) [ 00000000000000000]
flat_idx_1_mid2199              (select           ) [ 00000000000000000]
select_ln108                    (select           ) [ 00000000000000000]
flat_idx_1_mid2                 (select           ) [ 00000000000000000]
select_ln109                    (select           ) [ 00000000000000000]
mul_ln108                       (mul              ) [ 01000100000000000]
p_shl                           (bitconcatenate   ) [ 00000000000000000]
tmp                             (bitconcatenate   ) [ 00000000000000000]
zext_ln112                      (zext             ) [ 00000000000000000]
sub_ln112                       (sub              ) [ 00000000000000000]
zext_ln112_1                    (zext             ) [ 00000000000000000]
add_ln112                       (add              ) [ 01000100000000000]
trunc_ln112                     (trunc            ) [ 01000100000000000]
zext_ln110                      (zext             ) [ 01000100000000000]
add_ln117                       (add              ) [ 00000000000000000]
add_ln110_1                     (add              ) [ 00000000000000000]
icmp_ln110_2                    (icmp             ) [ 01001111111111111]
add_ln110                       (add              ) [ 00000000000000000]
icmp_ln109_1                    (icmp             ) [ 01001111111111111]
add_ln108_1                     (add              ) [ 00000000000000000]
icmp_ln108_1                    (icmp             ) [ 01000111111111111]
br_ln110                        (br               ) [ 00000000000000000]
br_ln110                        (br               ) [ 00000000000000000]
br_ln110                        (br               ) [ 00000000000000000]
br_ln110                        (br               ) [ 00000000000000000]
br_ln110                        (br               ) [ 00000000000000000]
store_ln108                     (store            ) [ 00000000000000000]
store_ln110                     (store            ) [ 00000000000000000]
store_ln107                     (store            ) [ 00000000000000000]
store_ln108                     (store            ) [ 00000000000000000]
store_ln107                     (store            ) [ 00000000000000000]
store_ln110                     (store            ) [ 00000000000000000]
tmp_62                          (bitconcatenate   ) [ 00000000000000000]
tmp_63                          (bitconcatenate   ) [ 00000000000000000]
zext_ln112_2                    (zext             ) [ 00000000000000000]
sub_ln110                       (sub              ) [ 00000000000000000]
zext_ln112_3                    (zext             ) [ 00000000000000000]
add_ln112_1                     (add              ) [ 00000000000000000]
zext_ln112_4                    (zext             ) [ 00000000000000000]
layer2_out_addr                 (getelementptr    ) [ 01000010000000000]
add_ln114                       (add              ) [ 00000000000000000]
zext_ln114                      (zext             ) [ 00000000000000000]
fc_w_addr                       (getelementptr    ) [ 01000010000000000]
val_in                          (load             ) [ 00000000000000000]
w_val                           (load             ) [ 00000000000000000]
sext_ln116                      (sext             ) [ 01000001100000000]
sext_ln116_1                    (sext             ) [ 01000001100000000]
zext_ln103                      (zext             ) [ 00000000000000000]
fc_b_addr                       (getelementptr    ) [ 01000000100000000]
sum                             (load             ) [ 00000000000000000]
sum_5_load                      (load             ) [ 00000000000000000]
sext_ln104                      (sext             ) [ 00000000000000000]
select_ln108_2                  (select           ) [ 00000000000000000]
store_ln104                     (store            ) [ 00000000000000000]
br_ln109                        (br               ) [ 00000000000000000]
sum_5_load_1                    (load             ) [ 01000000010000000]
mul_ln116                       (mul              ) [ 00000000000000000]
sext_ln116_2                    (sext             ) [ 01000000010000000]
sum_7                           (add              ) [ 01000000001111110]
store_ln104                     (store            ) [ 00000000000000000]
br_ln110                        (br               ) [ 00000000000000000]
specpipeline_ln104              (specpipeline     ) [ 00000000000000000]
conv                            (sitofp           ) [ 00000000000000000]
bitcast_ln122                   (bitcast          ) [ 01000000000000001]
gmem_addr                       (getelementptr    ) [ 00000000000000000]
specloopname_ln0                (specloopname     ) [ 00000000000000000]
speclooptripcount_ln0           (speclooptripcount) [ 00000000000000000]
write_ln122                     (write            ) [ 00000000000000000]
br_ln110                        (br               ) [ 00000000000000000]
ret_ln0                         (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln103">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln103"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer2_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fc_w">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_w"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fc_b">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i9.i5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="x_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="flat_idx_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flat_idx_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add_ln108_119_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_ln108_119/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="flat_idx_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flat_idx/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_ln11021_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_ln11021/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="y_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvar_flatten186_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten186/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="c_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvars_iv136_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv136/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="indvar_flatten206_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten206/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="i_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="indvar_flatten238_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten238/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="sum_5_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_5/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sext_ln103_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="62" slack="0"/>
<pin id="160" dir="0" index="1" bw="62" slack="0"/>
<pin id="161" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln103_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="layer2_out_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="14" slack="0"/>
<pin id="168" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_out_addr/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="14" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val_in/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="fc_w_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="17" slack="0"/>
<pin id="181" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_w_addr/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="17" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_val/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="fc_b_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="12" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="4" slack="0"/>
<pin id="194" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_b_addr/7 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum/7 "/>
</bind>
</comp>

<comp id="203" class="1004" name="write_ln122_write_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="32" slack="1"/>
<pin id="207" dir="0" index="3" bw="1" slack="0"/>
<pin id="208" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln122/16 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv/10 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sext_ln103_cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="62" slack="0"/>
<pin id="216" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln103_cast/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln0_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="17" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln103_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="4" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln0_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="15" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln0_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="14" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln108_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="5" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln0_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="10" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln109_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="5" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln107_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="14" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln107_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="14" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln110_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="5" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="indvar_flatten238_load_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="17" slack="0"/>
<pin id="270" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten238_load/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln103_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="17" slack="0"/>
<pin id="273" dir="0" index="1" bw="17" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln103_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="17" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103_1/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln103_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="17" slack="0"/>
<pin id="285" dir="0" index="1" bw="17" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="indvar_flatten186_load_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="1"/>
<pin id="290" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten186_load/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="indvar_flatten206_load_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="15" slack="1"/>
<pin id="293" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten206_load/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="i_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="1"/>
<pin id="296" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln103_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="icmp_ln108_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="15" slack="0"/>
<pin id="305" dir="0" index="1" bw="15" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="xor_ln103_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln103/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln109_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="10" slack="0"/>
<pin id="317" dir="0" index="1" bw="10" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="and_ln103_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln103_1/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="select_ln103_4_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="0" index="2" bw="4" slack="0"/>
<pin id="331" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln103_4/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="empty_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln108_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln109_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="10" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_1/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="select_ln109_2_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="10" slack="0"/>
<pin id="354" dir="0" index="2" bw="10" slack="0"/>
<pin id="355" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109_2/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln108_2_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="15" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_2/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="select_ln108_3_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="15" slack="0"/>
<pin id="368" dir="0" index="2" bw="15" slack="0"/>
<pin id="369" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln108_3/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln103_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="0" index="1" bw="4" slack="1"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln108_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="15" slack="0"/>
<pin id="380" dir="0" index="1" bw="15" slack="1"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln109_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="10" slack="0"/>
<pin id="385" dir="0" index="1" bw="10" slack="1"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="x_load_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="5" slack="2"/>
<pin id="390" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="y_load_load_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="2"/>
<pin id="393" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="c_load_load_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="5" slack="2"/>
<pin id="396" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="select_ln103_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="1"/>
<pin id="399" dir="0" index="1" bw="5" slack="0"/>
<pin id="400" dir="0" index="2" bw="5" slack="0"/>
<pin id="401" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln103_1/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="first_iter_9303_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="5" slack="0"/>
<pin id="406" dir="0" index="1" bw="5" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_9303/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="or_ln103_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln103/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="first_iter_8306_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="0"/>
<pin id="417" dir="0" index="1" bw="5" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_8306/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="or_ln103_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln103_1/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="icmp_ln110_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="5" slack="0"/>
<pin id="428" dir="0" index="1" bw="5" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="and_ln103_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="1"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln103/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="add_ln108_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="5" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="y_5_mid2195_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="1"/>
<pin id="445" dir="0" index="1" bw="5" slack="0"/>
<pin id="446" dir="0" index="2" bw="5" slack="0"/>
<pin id="447" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_5_mid2195/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="first_iter_9_mid1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="5" slack="0"/>
<pin id="452" dir="0" index="1" bw="5" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_9_mid1/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="first_iter_9_mid2_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="1"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="0" index="2" bw="1" slack="0"/>
<pin id="460" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="first_iter_9_mid2/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="first_iter_8_mid2203_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="1"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="first_iter_8_mid2203/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="exitcond_flatten188_not_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="1"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="exitcond_flatten188_not/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="not_exitcond_flatten188_mid2237_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="1"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_exitcond_flatten188_mid2237/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="icmp_ln110_mid2205_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="icmp_ln110_mid2205/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="select_ln108_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="0" index="1" bw="5" slack="0"/>
<pin id="487" dir="0" index="2" bw="5" slack="0"/>
<pin id="488" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln108_1/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="add_ln109_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="5" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="empty_26_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="1"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_26/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="empty_27_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="1"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_27/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="x_2_mid2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="5" slack="0"/>
<pin id="510" dir="0" index="2" bw="5" slack="0"/>
<pin id="511" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_2_mid2/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="first_iter_8_mid1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="5" slack="0"/>
<pin id="517" dir="0" index="1" bw="5" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_8_mid1/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="first_iter_8_mid2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="0" index="2" bw="1" slack="0"/>
<pin id="525" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="first_iter_8_mid2/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="select_ln109_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="5" slack="0"/>
<pin id="532" dir="0" index="2" bw="5" slack="0"/>
<pin id="533" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109_1/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="icmp_ln110_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="5" slack="0"/>
<pin id="539" dir="0" index="1" bw="5" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110_1/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="and_ln110_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln110/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="store_ln108_store_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="5" slack="0"/>
<pin id="551" dir="0" index="1" bw="5" slack="2"/>
<pin id="552" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="store_ln109_store_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="5" slack="0"/>
<pin id="556" dir="0" index="1" bw="5" slack="2"/>
<pin id="557" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="flat_idx_1_load_load_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="14" slack="3"/>
<pin id="561" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flat_idx_1_load/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="add_ln108_119_load_load_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="14" slack="3"/>
<pin id="564" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_ln108_119_load/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="flat_idx_load_load_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="14" slack="3"/>
<pin id="567" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flat_idx_load/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="add_ln11021_load_load_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="14" slack="3"/>
<pin id="570" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_ln11021_load/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="indvars_iv136_load_load_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="14" slack="3"/>
<pin id="573" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv136_load/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="select_ln103_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="2"/>
<pin id="576" dir="0" index="1" bw="14" slack="0"/>
<pin id="577" dir="0" index="2" bw="14" slack="0"/>
<pin id="578" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln103/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="select_ln103_2_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="2"/>
<pin id="583" dir="0" index="1" bw="14" slack="0"/>
<pin id="584" dir="0" index="2" bw="14" slack="0"/>
<pin id="585" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln103_2/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="select_ln103_3_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="2"/>
<pin id="590" dir="0" index="1" bw="14" slack="0"/>
<pin id="591" dir="0" index="2" bw="14" slack="0"/>
<pin id="592" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln103_3/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="flat_idx_mid2194_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="2"/>
<pin id="597" dir="0" index="1" bw="14" slack="0"/>
<pin id="598" dir="0" index="2" bw="14" slack="0"/>
<pin id="599" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="flat_idx_mid2194/4 "/>
</bind>
</comp>

<comp id="602" class="1004" name="flat_idx_1_mid2199_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="2"/>
<pin id="604" dir="0" index="1" bw="14" slack="0"/>
<pin id="605" dir="0" index="2" bw="14" slack="0"/>
<pin id="606" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="flat_idx_1_mid2199/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="select_ln108_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="2"/>
<pin id="611" dir="0" index="1" bw="14" slack="0"/>
<pin id="612" dir="0" index="2" bw="14" slack="0"/>
<pin id="613" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln108/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="flat_idx_1_mid2_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="1"/>
<pin id="618" dir="0" index="1" bw="14" slack="0"/>
<pin id="619" dir="0" index="2" bw="14" slack="0"/>
<pin id="620" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="flat_idx_1_mid2/4 "/>
</bind>
</comp>

<comp id="623" class="1004" name="select_ln109_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="1"/>
<pin id="625" dir="0" index="1" bw="14" slack="0"/>
<pin id="626" dir="0" index="2" bw="14" slack="0"/>
<pin id="627" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109/4 "/>
</bind>
</comp>

<comp id="630" class="1004" name="p_shl_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="10" slack="0"/>
<pin id="632" dir="0" index="1" bw="5" slack="1"/>
<pin id="633" dir="0" index="2" bw="1" slack="0"/>
<pin id="634" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="7" slack="0"/>
<pin id="639" dir="0" index="1" bw="5" slack="1"/>
<pin id="640" dir="0" index="2" bw="1" slack="0"/>
<pin id="641" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln112_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="7" slack="0"/>
<pin id="646" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="sub_ln112_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="10" slack="0"/>
<pin id="650" dir="0" index="1" bw="7" slack="0"/>
<pin id="651" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln112/4 "/>
</bind>
</comp>

<comp id="654" class="1004" name="zext_ln112_1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="5" slack="1"/>
<pin id="656" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_1/4 "/>
</bind>
</comp>

<comp id="657" class="1004" name="add_ln112_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="10" slack="0"/>
<pin id="659" dir="0" index="1" bw="5" slack="0"/>
<pin id="660" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="trunc_ln112_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="10" slack="0"/>
<pin id="665" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln112/4 "/>
</bind>
</comp>

<comp id="667" class="1004" name="zext_ln110_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="14" slack="0"/>
<pin id="669" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/4 "/>
</bind>
</comp>

<comp id="671" class="1004" name="add_ln117_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="14" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/4 "/>
</bind>
</comp>

<comp id="677" class="1004" name="add_ln110_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="5" slack="1"/>
<pin id="679" dir="0" index="1" bw="1" slack="0"/>
<pin id="680" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110_1/4 "/>
</bind>
</comp>

<comp id="682" class="1004" name="icmp_ln110_2_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="5" slack="0"/>
<pin id="684" dir="0" index="1" bw="5" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110_2/4 "/>
</bind>
</comp>

<comp id="688" class="1004" name="add_ln110_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="14" slack="0"/>
<pin id="690" dir="0" index="1" bw="6" slack="0"/>
<pin id="691" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="icmp_ln109_1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="5" slack="1"/>
<pin id="696" dir="0" index="1" bw="5" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109_1/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="add_ln108_1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="14" slack="0"/>
<pin id="701" dir="0" index="1" bw="11" slack="0"/>
<pin id="702" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_1/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="icmp_ln108_1_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="5" slack="1"/>
<pin id="707" dir="0" index="1" bw="5" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108_1/4 "/>
</bind>
</comp>

<comp id="710" class="1004" name="store_ln108_store_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="14" slack="0"/>
<pin id="712" dir="0" index="1" bw="14" slack="3"/>
<pin id="713" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/4 "/>
</bind>
</comp>

<comp id="715" class="1004" name="store_ln110_store_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="14" slack="0"/>
<pin id="717" dir="0" index="1" bw="14" slack="3"/>
<pin id="718" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/4 "/>
</bind>
</comp>

<comp id="720" class="1004" name="store_ln107_store_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="14" slack="0"/>
<pin id="722" dir="0" index="1" bw="14" slack="3"/>
<pin id="723" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/4 "/>
</bind>
</comp>

<comp id="725" class="1004" name="store_ln108_store_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="14" slack="0"/>
<pin id="727" dir="0" index="1" bw="14" slack="3"/>
<pin id="728" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/4 "/>
</bind>
</comp>

<comp id="730" class="1004" name="store_ln107_store_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="14" slack="0"/>
<pin id="732" dir="0" index="1" bw="14" slack="3"/>
<pin id="733" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="store_ln110_store_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="5" slack="0"/>
<pin id="737" dir="0" index="1" bw="5" slack="3"/>
<pin id="738" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_62_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="12" slack="0"/>
<pin id="742" dir="0" index="1" bw="10" slack="1"/>
<pin id="743" dir="0" index="2" bw="1" slack="0"/>
<pin id="744" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_62/5 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_63_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="14" slack="0"/>
<pin id="749" dir="0" index="1" bw="9" slack="1"/>
<pin id="750" dir="0" index="2" bw="1" slack="0"/>
<pin id="751" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_63/5 "/>
</bind>
</comp>

<comp id="754" class="1004" name="zext_ln112_2_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="12" slack="0"/>
<pin id="756" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_2/5 "/>
</bind>
</comp>

<comp id="758" class="1004" name="sub_ln110_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="14" slack="0"/>
<pin id="760" dir="0" index="1" bw="12" slack="0"/>
<pin id="761" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln110/5 "/>
</bind>
</comp>

<comp id="764" class="1004" name="zext_ln112_3_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="5" slack="2"/>
<pin id="766" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_3/5 "/>
</bind>
</comp>

<comp id="767" class="1004" name="add_ln112_1_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="14" slack="0"/>
<pin id="769" dir="0" index="1" bw="5" slack="0"/>
<pin id="770" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_1/5 "/>
</bind>
</comp>

<comp id="773" class="1004" name="zext_ln112_4_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="14" slack="0"/>
<pin id="775" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_4/5 "/>
</bind>
</comp>

<comp id="778" class="1004" name="zext_ln114_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="17" slack="0"/>
<pin id="780" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/5 "/>
</bind>
</comp>

<comp id="782" class="1004" name="sext_ln116_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="8" slack="0"/>
<pin id="784" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116/6 "/>
</bind>
</comp>

<comp id="786" class="1004" name="sext_ln116_1_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="8" slack="0"/>
<pin id="788" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116_1/6 "/>
</bind>
</comp>

<comp id="790" class="1004" name="zext_ln103_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="4" slack="5"/>
<pin id="792" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/7 "/>
</bind>
</comp>

<comp id="794" class="1004" name="sum_5_load_load_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="7"/>
<pin id="796" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_5_load/8 "/>
</bind>
</comp>

<comp id="797" class="1004" name="sext_ln104_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="12" slack="0"/>
<pin id="799" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln104/8 "/>
</bind>
</comp>

<comp id="801" class="1004" name="select_ln108_2_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="5"/>
<pin id="803" dir="0" index="1" bw="32" slack="0"/>
<pin id="804" dir="0" index="2" bw="32" slack="0"/>
<pin id="805" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln108_2/8 "/>
</bind>
</comp>

<comp id="808" class="1004" name="store_ln104_store_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="0"/>
<pin id="810" dir="0" index="1" bw="32" slack="7"/>
<pin id="811" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/8 "/>
</bind>
</comp>

<comp id="813" class="1004" name="sum_5_load_1_load_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="7"/>
<pin id="815" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_5_load_1/8 "/>
</bind>
</comp>

<comp id="816" class="1004" name="store_ln104_store_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="0"/>
<pin id="818" dir="0" index="1" bw="32" slack="8"/>
<pin id="819" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/9 "/>
</bind>
</comp>

<comp id="820" class="1004" name="bitcast_ln122_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="0"/>
<pin id="822" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln122/15 "/>
</bind>
</comp>

<comp id="824" class="1004" name="gmem_addr_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="64" slack="0"/>
<pin id="826" dir="0" index="1" bw="64" slack="15"/>
<pin id="827" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/16 "/>
</bind>
</comp>

<comp id="830" class="1007" name="grp_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="14" slack="0"/>
<pin id="832" dir="0" index="1" bw="4" slack="0"/>
<pin id="833" dir="0" index="2" bw="14" slack="0"/>
<pin id="834" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln108/2 add_ln114/4 "/>
</bind>
</comp>

<comp id="839" class="1007" name="grp_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="0"/>
<pin id="841" dir="0" index="1" bw="8" slack="0"/>
<pin id="842" dir="0" index="2" bw="32" slack="0"/>
<pin id="843" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln116/6 sext_ln116_2/8 sum_7/8 "/>
</bind>
</comp>

<comp id="848" class="1005" name="x_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="5" slack="0"/>
<pin id="850" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="855" class="1005" name="flat_idx_1_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="14" slack="0"/>
<pin id="857" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="flat_idx_1 "/>
</bind>
</comp>

<comp id="862" class="1005" name="add_ln108_119_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="14" slack="3"/>
<pin id="864" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="add_ln108_119 "/>
</bind>
</comp>

<comp id="868" class="1005" name="flat_idx_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="14" slack="0"/>
<pin id="870" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="flat_idx "/>
</bind>
</comp>

<comp id="875" class="1005" name="add_ln11021_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="14" slack="3"/>
<pin id="877" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="add_ln11021 "/>
</bind>
</comp>

<comp id="881" class="1005" name="y_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="5" slack="0"/>
<pin id="883" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="888" class="1005" name="indvar_flatten186_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="10" slack="0"/>
<pin id="890" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten186 "/>
</bind>
</comp>

<comp id="895" class="1005" name="c_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="5" slack="0"/>
<pin id="897" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="902" class="1005" name="indvars_iv136_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="14" slack="0"/>
<pin id="904" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv136 "/>
</bind>
</comp>

<comp id="909" class="1005" name="indvar_flatten206_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="15" slack="0"/>
<pin id="911" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten206 "/>
</bind>
</comp>

<comp id="916" class="1005" name="i_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="4" slack="0"/>
<pin id="918" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="923" class="1005" name="indvar_flatten238_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="17" slack="0"/>
<pin id="925" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten238 "/>
</bind>
</comp>

<comp id="930" class="1005" name="sum_5_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="7"/>
<pin id="932" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="sum_5 "/>
</bind>
</comp>

<comp id="938" class="1005" name="sext_ln103_cast_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="64" slack="15"/>
<pin id="940" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="sext_ln103_cast "/>
</bind>
</comp>

<comp id="943" class="1005" name="icmp_ln103_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="1"/>
<pin id="945" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln103 "/>
</bind>
</comp>

<comp id="947" class="1005" name="icmp_ln108_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="1"/>
<pin id="949" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln108 "/>
</bind>
</comp>

<comp id="959" class="1005" name="xor_ln103_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="1"/>
<pin id="961" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln103 "/>
</bind>
</comp>

<comp id="964" class="1005" name="icmp_ln109_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="1"/>
<pin id="966" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="969" class="1005" name="and_ln103_1_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="1"/>
<pin id="971" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln103_1 "/>
</bind>
</comp>

<comp id="980" class="1005" name="select_ln103_4_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="4" slack="5"/>
<pin id="982" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="select_ln103_4 "/>
</bind>
</comp>

<comp id="985" class="1005" name="empty_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="1"/>
<pin id="987" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="990" class="1005" name="zext_ln108_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="17" slack="1"/>
<pin id="992" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln108 "/>
</bind>
</comp>

<comp id="995" class="1005" name="first_iter_9_mid2_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="4"/>
<pin id="997" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="first_iter_9_mid2 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="icmp_ln110_mid2205_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="1" slack="1"/>
<pin id="1002" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln110_mid2205 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="select_ln108_1_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="5" slack="1"/>
<pin id="1008" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln108_1 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="x_2_mid2_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="5" slack="1"/>
<pin id="1015" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_2_mid2 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="select_ln109_1_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="5" slack="1"/>
<pin id="1021" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln109_1 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="and_ln110_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="5"/>
<pin id="1027" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln110 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="add_ln112_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="10" slack="1"/>
<pin id="1031" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln112 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="trunc_ln112_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="9" slack="1"/>
<pin id="1036" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln112 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="zext_ln110_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="17" slack="1"/>
<pin id="1041" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="icmp_ln110_2_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="1" slack="12"/>
<pin id="1046" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln110_2 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="icmp_ln109_1_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="12"/>
<pin id="1050" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109_1 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="icmp_ln108_1_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="1" slack="12"/>
<pin id="1054" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln108_1 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="layer2_out_addr_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="14" slack="1"/>
<pin id="1058" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_addr "/>
</bind>
</comp>

<comp id="1061" class="1005" name="fc_w_addr_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="17" slack="1"/>
<pin id="1063" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="fc_w_addr "/>
</bind>
</comp>

<comp id="1066" class="1005" name="sext_ln116_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="16" slack="1"/>
<pin id="1068" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln116 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="sext_ln116_1_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="16" slack="1"/>
<pin id="1073" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln116_1 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="fc_b_addr_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="4" slack="1"/>
<pin id="1078" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fc_b_addr "/>
</bind>
</comp>

<comp id="1081" class="1005" name="sum_5_load_1_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="1"/>
<pin id="1083" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_5_load_1 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="sum_7_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="32" slack="1"/>
<pin id="1088" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_7 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="bitcast_ln122_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="32" slack="1"/>
<pin id="1093" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln122 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="12" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="90" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="164" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="90" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="177" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="90" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="209"><net_src comp="102" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="104" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="217"><net_src comp="158" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="34" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="38" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="40" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="42" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="44" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="42" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="40" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="40" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="42" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="275"><net_src comp="268" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="46" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="268" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="48" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="301"><net_src comp="294" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="52" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="291" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="54" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="56" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="288" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="58" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="309" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="303" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="297" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="294" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="339"><net_src comp="321" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="303" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="327" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="288" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="62" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="335" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="62" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="345" pin="2"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="291" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="64" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="303" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="64" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="359" pin="2"/><net_sink comp="365" pin=2"/></net>

<net id="377"><net_src comp="327" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="365" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="351" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="402"><net_src comp="42" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="403"><net_src comp="394" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="408"><net_src comp="394" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="42" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="404" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="391" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="42" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="415" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="388" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="66" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="426" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="397" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="68" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="42" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="449"><net_src comp="391" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="454"><net_src comp="437" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="42" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="450" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="462"><net_src comp="410" pin="2"/><net_sink comp="456" pin=2"/></net>

<net id="467"><net_src comp="421" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="56" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="468" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="432" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="473" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="489"><net_src comp="437" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="490"><net_src comp="397" pin="3"/><net_sink comp="484" pin=2"/></net>

<net id="495"><net_src comp="443" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="68" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="478" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="506"><net_src comp="497" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="512"><net_src comp="502" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="42" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="388" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="519"><net_src comp="491" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="42" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="526"><net_src comp="478" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="515" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="463" pin="2"/><net_sink comp="521" pin=2"/></net>

<net id="534"><net_src comp="478" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="491" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="443" pin="3"/><net_sink comp="529" pin=2"/></net>

<net id="541"><net_src comp="507" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="42" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="521" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="537" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="484" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="558"><net_src comp="529" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="579"><net_src comp="40" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="580"><net_src comp="571" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="586"><net_src comp="40" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="587"><net_src comp="565" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="593"><net_src comp="40" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="594"><net_src comp="559" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="600"><net_src comp="562" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="601"><net_src comp="581" pin="3"/><net_sink comp="595" pin=2"/></net>

<net id="607"><net_src comp="562" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="608"><net_src comp="588" pin="3"/><net_sink comp="602" pin=2"/></net>

<net id="614"><net_src comp="562" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="615"><net_src comp="574" pin="3"/><net_sink comp="609" pin=2"/></net>

<net id="621"><net_src comp="568" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="622"><net_src comp="602" pin="3"/><net_sink comp="616" pin=2"/></net>

<net id="628"><net_src comp="568" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="629"><net_src comp="595" pin="3"/><net_sink comp="623" pin=2"/></net>

<net id="635"><net_src comp="70" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="42" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="642"><net_src comp="72" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="74" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="647"><net_src comp="637" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="652"><net_src comp="630" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="644" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="661"><net_src comp="648" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="654" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="666"><net_src comp="657" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="616" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="675"><net_src comp="616" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="76" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="68" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="686"><net_src comp="677" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="66" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="623" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="78" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="80" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="703"><net_src comp="609" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="82" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="84" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="714"><net_src comp="609" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="719"><net_src comp="688" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="724"><net_src comp="623" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="729"><net_src comp="699" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="734"><net_src comp="671" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="739"><net_src comp="677" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="745"><net_src comp="86" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="74" pin="0"/><net_sink comp="740" pin=2"/></net>

<net id="752"><net_src comp="88" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="42" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="757"><net_src comp="740" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="762"><net_src comp="747" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="754" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="771"><net_src comp="758" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="764" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="776"><net_src comp="767" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="781"><net_src comp="778" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="785"><net_src comp="171" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="789"><net_src comp="184" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="790" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="800"><net_src comp="197" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="806"><net_src comp="797" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="807"><net_src comp="794" pin="1"/><net_sink comp="801" pin=2"/></net>

<net id="812"><net_src comp="801" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="823"><net_src comp="211" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="828"><net_src comp="0" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="824" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="835"><net_src comp="341" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="836"><net_src comp="60" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="837"><net_src comp="667" pin="1"/><net_sink comp="830" pin=2"/></net>

<net id="838"><net_src comp="830" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="844"><net_src comp="786" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="845"><net_src comp="782" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="846"><net_src comp="813" pin="1"/><net_sink comp="839" pin=2"/></net>

<net id="847"><net_src comp="839" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="851"><net_src comp="106" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="854"><net_src comp="848" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="858"><net_src comp="110" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="861"><net_src comp="855" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="865"><net_src comp="114" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="871"><net_src comp="118" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="874"><net_src comp="868" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="878"><net_src comp="122" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="884"><net_src comp="126" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="887"><net_src comp="881" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="891"><net_src comp="130" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="893"><net_src comp="888" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="894"><net_src comp="888" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="898"><net_src comp="134" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="900"><net_src comp="895" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="901"><net_src comp="895" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="905"><net_src comp="138" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="907"><net_src comp="902" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="908"><net_src comp="902" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="912"><net_src comp="142" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="914"><net_src comp="909" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="915"><net_src comp="909" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="919"><net_src comp="146" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="921"><net_src comp="916" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="922"><net_src comp="916" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="926"><net_src comp="150" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="928"><net_src comp="923" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="929"><net_src comp="923" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="933"><net_src comp="154" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="935"><net_src comp="930" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="936"><net_src comp="930" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="937"><net_src comp="930" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="941"><net_src comp="214" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="946"><net_src comp="271" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="950"><net_src comp="303" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="952"><net_src comp="947" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="953"><net_src comp="947" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="954"><net_src comp="947" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="955"><net_src comp="947" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="956"><net_src comp="947" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="957"><net_src comp="947" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="958"><net_src comp="947" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="962"><net_src comp="309" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="967"><net_src comp="315" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="972"><net_src comp="321" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="974"><net_src comp="969" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="975"><net_src comp="969" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="976"><net_src comp="969" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="977"><net_src comp="969" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="978"><net_src comp="969" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="979"><net_src comp="969" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="983"><net_src comp="327" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="988"><net_src comp="335" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="993"><net_src comp="341" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="998"><net_src comp="456" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="1003"><net_src comp="478" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1005"><net_src comp="1000" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="1009"><net_src comp="484" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="1011"><net_src comp="1006" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="1012"><net_src comp="1006" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1016"><net_src comp="507" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="1018"><net_src comp="1013" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1022"><net_src comp="529" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1024"><net_src comp="1019" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1028"><net_src comp="543" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1032"><net_src comp="657" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="1037"><net_src comp="663" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="1042"><net_src comp="667" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1047"><net_src comp="682" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1051"><net_src comp="694" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1055"><net_src comp="705" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1059"><net_src comp="164" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1064"><net_src comp="177" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="1069"><net_src comp="782" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="1074"><net_src comp="786" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1079"><net_src comp="190" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="1084"><net_src comp="813" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="1089"><net_src comp="839" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="1094"><net_src comp="820" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="203" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {16 }
	Port: layer2_out | {}
	Port: fc_w | {}
	Port: fc_b | {}
 - Input state : 
	Port: dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_ : gmem | {}
	Port: dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_ : sext_ln103 | {1 }
	Port: dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_ : layer2_out | {5 6 }
	Port: dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_ : fc_w | {5 6 }
	Port: dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_ : fc_b | {7 8 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln103 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln108 : 1
		store_ln0 : 1
		store_ln109 : 1
		store_ln107 : 1
		store_ln107 : 1
		store_ln110 : 1
		indvar_flatten238_load : 1
		icmp_ln103 : 2
		add_ln103_1 : 2
		br_ln103 : 3
		store_ln103 : 3
	State 2
		add_ln103 : 1
		icmp_ln108 : 1
		xor_ln103 : 2
		icmp_ln109 : 1
		and_ln103_1 : 2
		select_ln103_4 : 2
		empty : 2
		zext_ln108 : 3
		mul_ln108 : 4
		add_ln109_1 : 1
		select_ln109_2 : 2
		add_ln108_2 : 1
		select_ln108_3 : 2
		store_ln103 : 3
		store_ln108 : 3
		store_ln109 : 3
	State 3
		select_ln103_1 : 1
		first_iter_9303 : 1
		or_ln103 : 2
		first_iter_8306 : 1
		or_ln103_1 : 2
		icmp_ln110 : 1
		and_ln103 : 2
		add_ln108 : 2
		y_5_mid2195 : 1
		first_iter_9_mid1 : 3
		first_iter_9_mid2 : 4
		first_iter_8_mid2203 : 2
		icmp_ln110_mid2205 : 2
		select_ln108_1 : 3
		add_ln109 : 2
		empty_26 : 2
		empty_27 : 2
		x_2_mid2 : 2
		first_iter_8_mid1 : 3
		first_iter_8_mid2 : 4
		select_ln109_1 : 2
		icmp_ln110_1 : 3
		and_ln110 : 4
		br_ln110 : 4
		store_ln108 : 4
		store_ln109 : 3
	State 4
		select_ln103 : 1
		select_ln103_2 : 1
		select_ln103_3 : 1
		flat_idx_mid2194 : 2
		flat_idx_1_mid2199 : 2
		select_ln108 : 2
		flat_idx_1_mid2 : 3
		select_ln109 : 3
		zext_ln112 : 1
		sub_ln112 : 2
		add_ln112 : 3
		trunc_ln112 : 4
		zext_ln110 : 4
		add_ln114 : 5
		add_ln117 : 4
		icmp_ln110_2 : 1
		add_ln110 : 4
		add_ln108_1 : 3
		br_ln110 : 2
		br_ln110 : 1
		br_ln110 : 1
		store_ln108 : 3
		store_ln110 : 5
		store_ln107 : 4
		store_ln108 : 4
		store_ln107 : 5
		store_ln110 : 1
	State 5
		zext_ln112_2 : 1
		sub_ln110 : 2
		add_ln112_1 : 3
		zext_ln112_4 : 4
		layer2_out_addr : 5
		val_in : 6
		zext_ln114 : 1
		fc_w_addr : 2
		w_val : 3
	State 6
		sext_ln116 : 1
		sext_ln116_1 : 1
		mul_ln116 : 2
	State 7
		fc_b_addr : 1
		sum : 2
	State 8
		sext_ln104 : 1
		select_ln108_2 : 2
		store_ln104 : 3
		sext_ln116_2 : 1
		sum_7 : 2
	State 9
		store_ln104 : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		bitcast_ln122 : 1
	State 16
		write_ln122 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|          |          select_ln103_4_fu_327         |    0    |    0    |    4    |
|          |          select_ln109_2_fu_351         |    0    |    0    |    10   |
|          |          select_ln108_3_fu_365         |    0    |    0    |    15   |
|          |          select_ln103_1_fu_397         |    0    |    0    |    5    |
|          |           y_5_mid2195_fu_443           |    0    |    0    |    5    |
|          |        first_iter_9_mid2_fu_456        |    0    |    0    |    2    |
|          |          select_ln108_1_fu_484         |    0    |    0    |    5    |
|          |             x_2_mid2_fu_507            |    0    |    0    |    5    |
|          |        first_iter_8_mid2_fu_521        |    0    |    0    |    2    |
|  select  |          select_ln109_1_fu_529         |    0    |    0    |    5    |
|          |           select_ln103_fu_574          |    0    |    0    |    14   |
|          |          select_ln103_2_fu_581         |    0    |    0    |    14   |
|          |          select_ln103_3_fu_588         |    0    |    0    |    14   |
|          |         flat_idx_mid2194_fu_595        |    0    |    0    |    14   |
|          |        flat_idx_1_mid2199_fu_602       |    0    |    0    |    14   |
|          |           select_ln108_fu_609          |    0    |    0    |    14   |
|          |         flat_idx_1_mid2_fu_616         |    0    |    0    |    14   |
|          |           select_ln109_fu_623          |    0    |    0    |    14   |
|          |          select_ln108_2_fu_801         |    0    |    0    |    32   |
|----------|----------------------------------------|---------|---------|---------|
|          |           add_ln103_1_fu_277           |    0    |    0    |    24   |
|          |            add_ln103_fu_297            |    0    |    0    |    13   |
|          |           add_ln109_1_fu_345           |    0    |    0    |    13   |
|          |           add_ln108_2_fu_359           |    0    |    0    |    20   |
|          |            add_ln108_fu_437            |    0    |    0    |    13   |
|    add   |            add_ln109_fu_491            |    0    |    0    |    13   |
|          |            add_ln112_fu_657            |    0    |    0    |    10   |
|          |            add_ln117_fu_671            |    0    |    0    |    17   |
|          |           add_ln110_1_fu_677           |    0    |    0    |    13   |
|          |            add_ln110_fu_688            |    0    |    0    |    17   |
|          |           add_ln108_1_fu_699           |    0    |    0    |    17   |
|          |           add_ln112_1_fu_767           |    0    |    0    |    14   |
|----------|----------------------------------------|---------|---------|---------|
|          |            icmp_ln103_fu_271           |    0    |    0    |    24   |
|          |            icmp_ln108_fu_303           |    0    |    0    |    20   |
|          |            icmp_ln109_fu_315           |    0    |    0    |    13   |
|          |         first_iter_9303_fu_404         |    0    |    0    |    13   |
|          |         first_iter_8306_fu_415         |    0    |    0    |    13   |
|   icmp   |            icmp_ln110_fu_426           |    0    |    0    |    13   |
|          |        first_iter_9_mid1_fu_450        |    0    |    0    |    13   |
|          |        first_iter_8_mid1_fu_515        |    0    |    0    |    13   |
|          |           icmp_ln110_1_fu_537          |    0    |    0    |    13   |
|          |           icmp_ln110_2_fu_682          |    0    |    0    |    13   |
|          |           icmp_ln109_1_fu_694          |    0    |    0    |    13   |
|          |           icmp_ln108_1_fu_705          |    0    |    0    |    13   |
|----------|----------------------------------------|---------|---------|---------|
|    sub   |            sub_ln112_fu_648            |    0    |    0    |    10   |
|          |            sub_ln110_fu_758            |    0    |    0    |    14   |
|----------|----------------------------------------|---------|---------|---------|
|          |              empty_fu_335              |    0    |    0    |    2    |
|          |             or_ln103_fu_410            |    0    |    0    |    2    |
|          |            or_ln103_1_fu_421           |    0    |    0    |    2    |
|    or    |       first_iter_8_mid2203_fu_463      |    0    |    0    |    2    |
|          | not_exitcond_flatten188_mid2237_fu_473 |    0    |    0    |    2    |
|          |             empty_26_fu_497            |    0    |    0    |    2    |
|          |             empty_27_fu_502            |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|
|          |           and_ln103_1_fu_321           |    0    |    0    |    2    |
|    and   |            and_ln103_fu_432            |    0    |    0    |    2    |
|          |        icmp_ln110_mid2205_fu_478       |    0    |    0    |    2    |
|          |            and_ln110_fu_543            |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|
|    xor   |            xor_ln103_fu_309            |    0    |    0    |    2    |
|          |     exitcond_flatten188_not_fu_468     |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|
|  muladd  |               grp_fu_830               |    1    |    0    |    0    |
|          |               grp_fu_839               |    1    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   read   |       sext_ln103_read_read_fu_158      |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   write  |        write_ln122_write_fu_203        |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|  sitofp  |               grp_fu_211               |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |         sext_ln103_cast_fu_214         |    0    |    0    |    0    |
|   sext   |            sext_ln116_fu_782           |    0    |    0    |    0    |
|          |           sext_ln116_1_fu_786          |    0    |    0    |    0    |
|          |            sext_ln104_fu_797           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |            zext_ln108_fu_341           |    0    |    0    |    0    |
|          |            zext_ln112_fu_644           |    0    |    0    |    0    |
|          |           zext_ln112_1_fu_654          |    0    |    0    |    0    |
|          |            zext_ln110_fu_667           |    0    |    0    |    0    |
|   zext   |           zext_ln112_2_fu_754          |    0    |    0    |    0    |
|          |           zext_ln112_3_fu_764          |    0    |    0    |    0    |
|          |           zext_ln112_4_fu_773          |    0    |    0    |    0    |
|          |            zext_ln114_fu_778           |    0    |    0    |    0    |
|          |            zext_ln103_fu_790           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |              p_shl_fu_630              |    0    |    0    |    0    |
|bitconcatenate|               tmp_fu_637               |    0    |    0    |    0    |
|          |              tmp_62_fu_740             |    0    |    0    |    0    |
|          |              tmp_63_fu_747             |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   trunc  |           trunc_ln112_fu_663           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |    2    |    0    |   610   |
|----------|----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   add_ln108_119_reg_862   |   14   |
|    add_ln11021_reg_875    |   14   |
|     add_ln112_reg_1029    |   10   |
|    and_ln103_1_reg_969    |    1   |
|     and_ln110_reg_1025    |    1   |
|   bitcast_ln122_reg_1091  |   32   |
|         c_reg_895         |    5   |
|       empty_reg_985       |    1   |
|     fc_b_addr_reg_1076    |    4   |
|     fc_w_addr_reg_1061    |   17   |
| first_iter_9_mid2_reg_995 |    1   |
|     flat_idx_1_reg_855    |   14   |
|      flat_idx_reg_868     |   14   |
|         i_reg_916         |    4   |
|     icmp_ln103_reg_943    |    1   |
|   icmp_ln108_1_reg_1052   |    1   |
|     icmp_ln108_reg_947    |    1   |
|   icmp_ln109_1_reg_1048   |    1   |
|     icmp_ln109_reg_964    |    1   |
|   icmp_ln110_2_reg_1044   |    1   |
|icmp_ln110_mid2205_reg_1000|    1   |
| indvar_flatten186_reg_888 |   10   |
| indvar_flatten206_reg_909 |   15   |
| indvar_flatten238_reg_923 |   17   |
|   indvars_iv136_reg_902   |   14   |
|  layer2_out_addr_reg_1056 |   14   |
|   select_ln103_4_reg_980  |    4   |
|  select_ln108_1_reg_1006  |    5   |
|  select_ln109_1_reg_1019  |    5   |
|  sext_ln103_cast_reg_938  |   64   |
|   sext_ln116_1_reg_1071   |   16   |
|    sext_ln116_reg_1066    |   16   |
|   sum_5_load_1_reg_1081   |   32   |
|       sum_5_reg_930       |   32   |
|       sum_7_reg_1086      |   32   |
|    trunc_ln112_reg_1034   |    9   |
|     x_2_mid2_reg_1013     |    5   |
|         x_reg_848         |    5   |
|     xor_ln103_reg_959     |    1   |
|         y_reg_881         |    5   |
|     zext_ln108_reg_990    |   17   |
|    zext_ln110_reg_1039    |   17   |
+---------------------------+--------+
|           Total           |   474  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_171 |  p0  |   2  |  14  |   28   ||    0    ||    9    |
| grp_access_fu_184 |  p0  |   2  |  17  |   34   ||    0    ||    9    |
| grp_access_fu_197 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|     grp_fu_830    |  p0  |   3  |  14  |   42   ||    0    ||    14   |
|     grp_fu_839    |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|     grp_fu_839    |  p1  |   3  |   8  |   24   ||    0    ||    14   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   152  ||  9.7666 ||    0    ||    64   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   610  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    0   |   64   |
|  Register |    -   |    -   |   474  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    9   |   474  |   674  |
+-----------+--------+--------+--------+--------+
