TYPE,OPCODE,ENCODING,INSTRUCTIONS,OPERAND0,OPERAND1,OPERAND2,OPERAND3,OPERAND4,MODIFIER0,MODIFIER1,MODIFIER2,MODIFIER3,MODIFIER4
VOP2:DPP16,40,N/A,V_ADD_CO_CI_U32_DPP,VDST,VCC,VSRC0,VSRC1,VCC,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,50,N/A,V_ADD_F16_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,3,N/A,V_ADD_F32_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,37,N/A,V_ADD_NC_U32_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,27,N/A,V_AND_B32_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,24,N/A,V_ASHRREV_I32_DPP,VDST,,VSRC0:U32,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,56,N/A,V_BFREV_B32_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,92,N/A,V_CEIL_F16_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,34,N/A,V_CEIL_F32_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,1,N/A,V_CNDMASK_B32_DPP,VDST,,VSRC0:M,VSRC1:M,VCC,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,97,N/A,V_COS_F16_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,54,N/A,V_COS_F32_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,10,N/A,V_CVT_F16_F32_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,81,N/A,V_CVT_F16_I16_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,80,N/A,V_CVT_F16_U16_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,11,N/A,V_CVT_F32_F16_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,5,N/A,V_CVT_F32_I32_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,6,N/A,V_CVT_F32_U32_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,17,N/A,V_CVT_F32_UBYTE0_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,18,N/A,V_CVT_F32_UBYTE1_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,19,N/A,V_CVT_F32_UBYTE2_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,20,N/A,V_CVT_F32_UBYTE3_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,13,N/A,V_CVT_FLR_I32_F32_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,83,N/A,V_CVT_I16_F16_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,8,N/A,V_CVT_I32_F32_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,99,N/A,V_CVT_NORM_I16_F16_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,100,N/A,V_CVT_NORM_U16_F16_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,14,N/A,V_CVT_OFF_F32_I4_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,47,N/A,V_CVT_PKRTZ_F16_F32_DPP,VDST,,VSRC0:M:F32,VSRC1:M:F32,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,12,N/A,V_CVT_RPI_I32_F32_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,82,N/A,V_CVT_U16_F16_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,7,N/A,V_CVT_U32_F32_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,88,N/A,V_EXP_F16_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,37,N/A,V_EXP_F32_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,59,N/A,V_FFBH_I32_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,57,N/A,V_FFBH_U32_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,58,N/A,V_FFBL_B32_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,91,N/A,V_FLOOR_F16_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,36,N/A,V_FLOOR_F32_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,54,N/A,V_FMAC_F16_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,43,N/A,V_FMAC_F32_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,95,N/A,V_FRACT_F16_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,32,N/A,V_FRACT_F32_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,90,N/A,V_FREXP_EXP_I16_F16_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,63,N/A,V_FREXP_EXP_I32_F32_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,89,N/A,V_FREXP_MANT_F16_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,64,N/A,V_FREXP_MANT_F32_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,59,N/A,V_LDEXP_F16_DPP,VDST,,VSRC0:M,VSRC1:I16,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,87,N/A,V_LOG_F16_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,39,N/A,V_LOG_F32_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,26,N/A,V_LSHLREV_B32_DPP,VDST,,VSRC0:U32,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,22,N/A,V_LSHRREV_B32_DPP,VDST,,VSRC0:U32,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,31,N/A,V_MAC_F32_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,57,N/A,V_MAX_F16_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,16,N/A,V_MAX_F32_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,18,N/A,V_MAX_I32_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,20,N/A,V_MAX_U32_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,58,N/A,V_MIN_F16_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,15,N/A,V_MIN_F32_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,17,N/A,V_MIN_I32_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,19,N/A,V_MIN_U32_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,1,N/A,V_MOV_B32_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,66,N/A,V_MOVRELD_B32_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,67,N/A,V_MOVRELS_B32_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,72,N/A,V_MOVRELSD_2_B32_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,68,N/A,V_MOVRELSD_B32_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,53,N/A,V_MUL_F16_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,8,N/A,V_MUL_F32_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,10,N/A,V_MUL_HI_I32_I24_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,12,N/A,V_MUL_HI_U32_U24_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,9,N/A,V_MUL_I32_I24_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,7,N/A,V_MUL_LEGACY_F32_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,11,N/A,V_MUL_U32_U24_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,55,N/A,V_NOT_B32_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,28,N/A,V_OR_B32_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,84,N/A,V_RCP_F16_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,42,N/A,V_RCP_F32_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,43,N/A,V_RCP_IFLAG_F32_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,94,N/A,V_RNDNE_F16_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,35,N/A,V_RNDNE_F32_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,86,N/A,V_RSQ_F16_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,46,N/A,V_RSQ_F32_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,98,N/A,V_SAT_PK_U8_I16_DPP,VDST:U8X4,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,96,N/A,V_SIN_F16_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,53,N/A,V_SIN_F32_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,85,N/A,V_SQRT_F16_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,51,N/A,V_SQRT_F32_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,41,N/A,V_SUB_CO_CI_U32_DPP,VDST,VCC,VSRC0,VSRC1,VCC,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,51,N/A,V_SUB_F16_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,4,N/A,V_SUB_F32_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,38,N/A,V_SUB_NC_U32_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,42,N/A,V_SUBREV_CO_CI_U32_DPP,VDST,VCC,VSRC0,VSRC1,VCC,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,52,N/A,V_SUBREV_F16_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,5,N/A,V_SUBREV_F32_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,39,N/A,V_SUBREV_NC_U32_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,93,N/A,V_TRUNC_F16_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP1:DPP16,33,N/A,V_TRUNC_F32_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,30,N/A,V_XNOR_B32_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP16,29,N/A,V_XOR_B32_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,FI
VOP2:DPP8,40,N/A,V_ADD_CO_CI_U32_DPP,VDST,VCC,VSRC0,VSRC1,VCC,DPP8_SEL,FI
VOP2:DPP8,50,N/A,V_ADD_F16_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
VOP2:DPP8,3,N/A,V_ADD_F32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
VOP2:DPP8,37,N/A,V_ADD_NC_U32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
VOP2:DPP8,27,N/A,V_AND_B32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
VOP2:DPP8,24,N/A,V_ASHRREV_I32_DPP,VDST,,VSRC0:U32,VSRC1,,DPP8_SEL,FI
VOP1:DPP8,56,N/A,V_BFREV_B32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,92,N/A,V_CEIL_F16_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,34,N/A,V_CEIL_F32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP2:DPP8,1,N/A,V_CNDMASK_B32_DPP,VDST,,VSRC0,VSRC1,VCC,DPP8_SEL,FI
VOP1:DPP8,97,N/A,V_COS_F16_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,54,N/A,V_COS_F32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,10,N/A,V_CVT_F16_F32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,81,N/A,V_CVT_F16_I16_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,80,N/A,V_CVT_F16_U16_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,11,N/A,V_CVT_F32_F16_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,5,N/A,V_CVT_F32_I32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,6,N/A,V_CVT_F32_U32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,17,N/A,V_CVT_F32_UBYTE0_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,18,N/A,V_CVT_F32_UBYTE1_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,19,N/A,V_CVT_F32_UBYTE2_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,20,N/A,V_CVT_F32_UBYTE3_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,13,N/A,V_CVT_FLR_I32_F32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,83,N/A,V_CVT_I16_F16_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,8,N/A,V_CVT_I32_F32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,99,N/A,V_CVT_NORM_I16_F16_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,100,N/A,V_CVT_NORM_U16_F16_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,14,N/A,V_CVT_OFF_F32_I4_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP2:DPP8,47,N/A,V_CVT_PKRTZ_F16_F32_DPP,VDST,,VSRC0:F32,VSRC1:F32,,DPP8_SEL,FI
VOP1:DPP8,12,N/A,V_CVT_RPI_I32_F32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,82,N/A,V_CVT_U16_F16_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,7,N/A,V_CVT_U32_F32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,88,N/A,V_EXP_F16_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,37,N/A,V_EXP_F32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,59,N/A,V_FFBH_I32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,57,N/A,V_FFBH_U32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,58,N/A,V_FFBL_B32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,91,N/A,V_FLOOR_F16_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,36,N/A,V_FLOOR_F32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP2:DPP8,54,N/A,V_FMAC_F16_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
VOP2:DPP8,43,N/A,V_FMAC_F32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
VOP1:DPP8,95,N/A,V_FRACT_F16_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,32,N/A,V_FRACT_F32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,90,N/A,V_FREXP_EXP_I16_F16_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,63,N/A,V_FREXP_EXP_I32_F32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,89,N/A,V_FREXP_MANT_F16_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,64,N/A,V_FREXP_MANT_F32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP2:DPP8,59,N/A,V_LDEXP_F16_DPP,VDST,,VSRC0,VSRC1:I16,,DPP8_SEL,FI
VOP1:DPP8,87,N/A,V_LOG_F16_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,39,N/A,V_LOG_F32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP2:DPP8,26,N/A,V_LSHLREV_B32_DPP,VDST,,VSRC0:U32,VSRC1,,DPP8_SEL,FI
VOP2:DPP8,22,N/A,V_LSHRREV_B32_DPP,VDST,,VSRC0:U32,VSRC1,,DPP8_SEL,FI
VOP2:DPP8,31,N/A,V_MAC_F32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
VOP2:DPP8,57,N/A,V_MAX_F16_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
VOP2:DPP8,16,N/A,V_MAX_F32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
VOP2:DPP8,18,N/A,V_MAX_I32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
VOP2:DPP8,20,N/A,V_MAX_U32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
VOP2:DPP8,58,N/A,V_MIN_F16_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
VOP2:DPP8,15,N/A,V_MIN_F32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
VOP2:DPP8,17,N/A,V_MIN_I32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
VOP2:DPP8,19,N/A,V_MIN_U32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
VOP1:DPP8,1,N/A,V_MOV_B32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,66,N/A,V_MOVRELD_B32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,67,N/A,V_MOVRELS_B32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,72,N/A,V_MOVRELSD_2_B32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,68,N/A,V_MOVRELSD_B32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP2:DPP8,53,N/A,V_MUL_F16_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
VOP2:DPP8,8,N/A,V_MUL_F32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
VOP2:DPP8,10,N/A,V_MUL_HI_I32_I24_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
VOP2:DPP8,12,N/A,V_MUL_HI_U32_U24_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
VOP2:DPP8,9,N/A,V_MUL_I32_I24_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
VOP2:DPP8,7,N/A,V_MUL_LEGACY_F32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
VOP2:DPP8,11,N/A,V_MUL_U32_U24_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
VOP1:DPP8,55,N/A,V_NOT_B32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP2:DPP8,28,N/A,V_OR_B32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
VOP1:DPP8,84,N/A,V_RCP_F16_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,42,N/A,V_RCP_F32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,43,N/A,V_RCP_IFLAG_F32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,94,N/A,V_RNDNE_F16_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,35,N/A,V_RNDNE_F32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,86,N/A,V_RSQ_F16_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,46,N/A,V_RSQ_F32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,98,N/A,V_SAT_PK_U8_I16_DPP,VDST:U8X4,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,96,N/A,V_SIN_F16_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,53,N/A,V_SIN_F32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,85,N/A,V_SQRT_F16_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,51,N/A,V_SQRT_F32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP2:DPP8,41,N/A,V_SUB_CO_CI_U32_DPP,VDST,VCC,VSRC0,VSRC1,VCC,DPP8_SEL,FI
VOP2:DPP8,51,N/A,V_SUB_F16_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
VOP2:DPP8,4,N/A,V_SUB_F32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
VOP2:DPP8,38,N/A,V_SUB_NC_U32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
VOP2:DPP8,42,N/A,V_SUBREV_CO_CI_U32_DPP,VDST,VCC,VSRC0,VSRC1,VCC,DPP8_SEL,FI
VOP2:DPP8,52,N/A,V_SUBREV_F16_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
VOP2:DPP8,5,N/A,V_SUBREV_F32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
VOP2:DPP8,39,N/A,V_SUBREV_NC_U32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
VOP1:DPP8,93,N/A,V_TRUNC_F16_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP1:DPP8,33,N/A,V_TRUNC_F32_DPP,VDST,,VSRC,,,DPP8_SEL,FI
VOP2:DPP8,30,N/A,V_XNOR_B32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
VOP2:DPP8,29,N/A,V_XOR_B32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI
DS,21,N/A,DS_ADD_F32,,VADDR,VDATA,,,OFFSET,GDS
DS,85,N/A,DS_ADD_RTN_F32,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,32,N/A,DS_ADD_RTN_U32,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,96,N/A,DS_ADD_RTN_U64,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,N/A,N/A,DS_ADD_SRC2_F32,,VADDR,,,,OFFSET,GDS
DS,N/A,N/A,DS_ADD_SRC2_U32,,VADDR,,,,OFFSET,GDS
DS,N/A,N/A,DS_ADD_SRC2_U64,,VADDR,,,,OFFSET,GDS
DS,0,N/A,DS_ADD_U32,,VADDR,VDATA,,,OFFSET,GDS
DS,64,N/A,DS_ADD_U64,,VADDR,VDATA,,,OFFSET,GDS
DS,9,N/A,DS_AND_B32,,VADDR,VDATA,,,OFFSET,GDS
DS,73,N/A,DS_AND_B64,,VADDR,VDATA,,,OFFSET,GDS
DS,41,N/A,DS_AND_RTN_B32,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,105,N/A,DS_AND_RTN_B64,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,N/A,N/A,DS_AND_SRC2_B32,,VADDR,,,,OFFSET,GDS
DS,N/A,N/A,DS_AND_SRC2_B64,,VADDR,,,,OFFSET,GDS
DS,62,N/A,DS_APPEND,VDST,,,,,OFFSET,GDS
DS,179,N/A,DS_BPERMUTE_B32,VDST,VADDR,VDATA,,,OFFSET
DS,16,N/A,DS_CMPST_B32,,VADDR,VDATA0,VDATA1,,OFFSET,GDS
DS,80,N/A,DS_CMPST_B64,,VADDR,VDATA0,VDATA1,,OFFSET,GDS
DS,17,N/A,DS_CMPST_F32,,VADDR,VDATA0,VDATA1,,OFFSET,GDS
DS,81,N/A,DS_CMPST_F64,,VADDR,VDATA0,VDATA1,,OFFSET,GDS
DS,48,N/A,DS_CMPST_RTN_B32,VDST,VADDR,VDATA0,VDATA1,,OFFSET,GDS
DS,112,N/A,DS_CMPST_RTN_B64,VDST,VADDR,VDATA0,VDATA1,,OFFSET,GDS
DS,49,N/A,DS_CMPST_RTN_F32,VDST,VADDR,VDATA0,VDATA1,,OFFSET,GDS
DS,113,N/A,DS_CMPST_RTN_F64,VDST,VADDR,VDATA0,VDATA1,,OFFSET,GDS
DS,126,N/A,DS_CONDXCHG32_RTN_B64,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,61,N/A,DS_CONSUME,VDST,,,,,OFFSET,GDS
DS,36,N/A,DS_DEC_RTN_U32,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,100,N/A,DS_DEC_RTN_U64,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,N/A,N/A,DS_DEC_SRC2_U32,,VADDR,,,,OFFSET,GDS
DS,N/A,N/A,DS_DEC_SRC2_U64,,VADDR,,,,OFFSET,GDS
DS,4,N/A,DS_DEC_U32,,VADDR,VDATA,,,OFFSET,GDS
DS,68,N/A,DS_DEC_U64,,VADDR,VDATA,,,OFFSET,GDS
DS,29,N/A,DS_GWS_BARRIER,,VDATA,,,,OFFSET,GDS
DS,25,N/A,DS_GWS_INIT,,VDATA,,,,OFFSET,GDS
DS,27,N/A,DS_GWS_SEMA_BR,,VDATA,,,,OFFSET,GDS
DS,28,N/A,DS_GWS_SEMA_P,,,,,,OFFSET,GDS
DS,24,N/A,DS_GWS_SEMA_RELEASE_ALL,,,,,,OFFSET,GDS
DS,26,N/A,DS_GWS_SEMA_V,,,,,,OFFSET,GDS
DS,35,N/A,DS_INC_RTN_U32,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,99,N/A,DS_INC_RTN_U64,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,N/A,N/A,DS_INC_SRC2_U32,,VADDR,,,,OFFSET,GDS
DS,N/A,N/A,DS_INC_SRC2_U64,,VADDR,,,,OFFSET,GDS
DS,3,N/A,DS_INC_U32,,VADDR,VDATA,,,OFFSET,GDS
DS,67,N/A,DS_INC_U64,,VADDR,VDATA,,,OFFSET,GDS
DS,19,N/A,DS_MAX_F32,,VADDR,VDATA,,,OFFSET,GDS
DS,83,N/A,DS_MAX_F64,,VADDR,VDATA,,,OFFSET,GDS
DS,6,N/A,DS_MAX_I32,,VADDR,VDATA,,,OFFSET,GDS
DS,70,N/A,DS_MAX_I64,,VADDR,VDATA,,,OFFSET,GDS
DS,51,N/A,DS_MAX_RTN_F32,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,115,N/A,DS_MAX_RTN_F64,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,38,N/A,DS_MAX_RTN_I32,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,102,N/A,DS_MAX_RTN_I64,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,40,N/A,DS_MAX_RTN_U32,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,104,N/A,DS_MAX_RTN_U64,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,N/A,N/A,DS_MAX_SRC2_F32,,VADDR,,,,OFFSET,GDS
DS,N/A,N/A,DS_MAX_SRC2_F64,,VADDR,,,,OFFSET,GDS
DS,N/A,N/A,DS_MAX_SRC2_I32,,VADDR,,,,OFFSET,GDS
DS,N/A,N/A,DS_MAX_SRC2_I64,,VADDR,,,,OFFSET,GDS
DS,N/A,N/A,DS_MAX_SRC2_U32,,VADDR,,,,OFFSET,GDS
DS,N/A,N/A,DS_MAX_SRC2_U64,,VADDR,,,,OFFSET,GDS
DS,8,N/A,DS_MAX_U32,,VADDR,VDATA,,,OFFSET,GDS
DS,72,N/A,DS_MAX_U64,,VADDR,VDATA,,,OFFSET,GDS
DS,18,N/A,DS_MIN_F32,,VADDR,VDATA,,,OFFSET,GDS
DS,82,N/A,DS_MIN_F64,,VADDR,VDATA,,,OFFSET,GDS
DS,5,N/A,DS_MIN_I32,,VADDR,VDATA,,,OFFSET,GDS
DS,69,N/A,DS_MIN_I64,,VADDR,VDATA,,,OFFSET,GDS
DS,50,N/A,DS_MIN_RTN_F32,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,114,N/A,DS_MIN_RTN_F64,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,37,N/A,DS_MIN_RTN_I32,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,101,N/A,DS_MIN_RTN_I64,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,39,N/A,DS_MIN_RTN_U32,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,103,N/A,DS_MIN_RTN_U64,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,N/A,N/A,DS_MIN_SRC2_F32,,VADDR,,,,OFFSET,GDS
DS,N/A,N/A,DS_MIN_SRC2_F64,,VADDR,,,,OFFSET,GDS
DS,N/A,N/A,DS_MIN_SRC2_I32,,VADDR,,,,OFFSET,GDS
DS,N/A,N/A,DS_MIN_SRC2_I64,,VADDR,,,,OFFSET,GDS
DS,N/A,N/A,DS_MIN_SRC2_U32,,VADDR,,,,OFFSET,GDS
DS,N/A,N/A,DS_MIN_SRC2_U64,,VADDR,,,,OFFSET,GDS
DS,7,N/A,DS_MIN_U32,,VADDR,VDATA,,,OFFSET,GDS
DS,71,N/A,DS_MIN_U64,,VADDR,VDATA,,,OFFSET,GDS
DS,12,N/A,DS_MSKOR_B32,,VADDR,VDATA0,VDATA1,,OFFSET,GDS
DS,76,N/A,DS_MSKOR_B64,,VADDR,VDATA0,VDATA1,,OFFSET,GDS
DS,44,N/A,DS_MSKOR_RTN_B32,VDST,VADDR,VDATA0,VDATA1,,OFFSET,GDS
DS,108,N/A,DS_MSKOR_RTN_B64,VDST,VADDR,VDATA0,VDATA1,,OFFSET,GDS
DS,20,N/A,DS_NOP,,,,,
DS,10,N/A,DS_OR_B32,,VADDR,VDATA,,,OFFSET,GDS
DS,74,N/A,DS_OR_B64,,VADDR,VDATA,,,OFFSET,GDS
DS,42,N/A,DS_OR_RTN_B32,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,106,N/A,DS_OR_RTN_B64,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,N/A,N/A,DS_OR_SRC2_B32,,VADDR,,,,OFFSET,GDS
DS,N/A,N/A,DS_OR_SRC2_B64,,VADDR,,,,OFFSET,GDS
DS,63,N/A,DS_ORDERED_COUNT,VDST,VADDR,,,,OFFSET,GDS
DS,178,N/A,DS_PERMUTE_B32,VDST,VADDR,VDATA,,,OFFSET
DS,55,N/A,DS_READ2_B32,VDST:B32X2,VADDR,,,,OFFSET0,OFFSET1,GDS
DS,119,N/A,DS_READ2_B64,VDST:B64X2,VADDR,,,,OFFSET0,OFFSET1,GDS
DS,56,N/A,DS_READ2ST64_B32,VDST:B32X2,VADDR,,,,OFFSET0,OFFSET1,GDS
DS,120,N/A,DS_READ2ST64_B64,VDST:B64X2,VADDR,,,,OFFSET0,OFFSET1,GDS
DS,177,N/A,DS_READ_ADDTID_B32,VDST,,,,,OFFSET,GDS
DS,255,N/A,DS_READ_B128,VDST,VADDR,,,,OFFSET,GDS
DS,54,N/A,DS_READ_B32,VDST,VADDR,,,,OFFSET,GDS
DS,118,N/A,DS_READ_B64,VDST,VADDR,,,,OFFSET,GDS
DS,254,N/A,DS_READ_B96,VDST,VADDR,,,,OFFSET,GDS
DS,59,N/A,DS_READ_I16,VDST,VADDR,,,,OFFSET,GDS
DS,57,N/A,DS_READ_I8,VDST,VADDR,,,,OFFSET,GDS
DS,164,N/A,DS_READ_I8_D16,VDST,VADDR,,,,OFFSET,GDS
DS,165,N/A,DS_READ_I8_D16_HI,VDST,VADDR,,,,OFFSET,GDS
DS,60,N/A,DS_READ_U16,VDST,VADDR,,,,OFFSET,GDS
DS,166,N/A,DS_READ_U16_D16,VDST,VADDR,,,,OFFSET,GDS
DS,167,N/A,DS_READ_U16_D16_HI,VDST,VADDR,,,,OFFSET,GDS
DS,58,N/A,DS_READ_U8,VDST,VADDR,,,,OFFSET,GDS
DS,162,N/A,DS_READ_U8_D16,VDST,VADDR,,,,OFFSET,GDS
DS,163,N/A,DS_READ_U8_D16_HI,VDST,VADDR,,,,OFFSET,GDS
DS,34,N/A,DS_RSUB_RTN_U32,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,98,N/A,DS_RSUB_RTN_U64,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,N/A,N/A,DS_RSUB_SRC2_U32,,VADDR,,,,OFFSET,GDS
DS,N/A,N/A,DS_RSUB_SRC2_U64,,VADDR,,,,OFFSET,GDS
DS,2,N/A,DS_RSUB_U32,,VADDR,VDATA,,,OFFSET,GDS
DS,66,N/A,DS_RSUB_U64,,VADDR,VDATA,,,OFFSET,GDS
DS,33,N/A,DS_SUB_RTN_U32,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,97,N/A,DS_SUB_RTN_U64,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,N/A,N/A,DS_SUB_SRC2_U32,,VADDR,,,,OFFSET,GDS
DS,N/A,N/A,DS_SUB_SRC2_U64,,VADDR,,,,OFFSET,GDS
DS,1,N/A,DS_SUB_U32,,VADDR,VDATA,,,OFFSET,GDS
DS,65,N/A,DS_SUB_U64,,VADDR,VDATA,,,OFFSET,GDS
DS,53,N/A,DS_SWIZZLE_B32,VDST,VADDR,,,,PATTERN,GDS
DS,52,N/A,DS_WRAP_RTN_B32,VDST,VADDR,VDATA0,VDATA1,,OFFSET,GDS
DS,14,N/A,DS_WRITE2_B32,,VADDR,VDATA0,VDATA1,,OFFSET0,OFFSET1,GDS
DS,78,N/A,DS_WRITE2_B64,,VADDR,VDATA0,VDATA1,,OFFSET0,OFFSET1,GDS
DS,15,N/A,DS_WRITE2ST64_B32,,VADDR,VDATA0,VDATA1,,OFFSET0,OFFSET1,GDS
DS,79,N/A,DS_WRITE2ST64_B64,,VADDR,VDATA0,VDATA1,,OFFSET0,OFFSET1,GDS
DS,176,N/A,DS_WRITE_ADDTID_B32,,VDATA,,,,OFFSET,GDS
DS,223,N/A,DS_WRITE_B128,,VADDR,VDATA,,,OFFSET,GDS
DS,31,N/A,DS_WRITE_B16,,VADDR,VDATA,,,OFFSET,GDS
DS,161,N/A,DS_WRITE_B16_D16_HI,,VADDR,VDATA,,,OFFSET,GDS
DS,13,N/A,DS_WRITE_B32,,VADDR,VDATA,,,OFFSET,GDS
DS,77,N/A,DS_WRITE_B64,,VADDR,VDATA,,,OFFSET,GDS
DS,30,N/A,DS_WRITE_B8,,VADDR,VDATA,,,OFFSET,GDS
DS,160,N/A,DS_WRITE_B8_D16_HI,,VADDR,VDATA,,,OFFSET,GDS
DS,222,N/A,DS_WRITE_B96,,VADDR,VDATA,,,OFFSET,GDS
DS,N/A,N/A,DS_WRITE_SRC2_B32,,VADDR,,,,OFFSET,GDS
DS,N/A,N/A,DS_WRITE_SRC2_B64,,VADDR,,,,OFFSET,GDS
DS,46,N/A,DS_WRXCHG2_RTN_B32,VDST:B32X2,VADDR,VDATA0,VDATA1,,OFFSET0,OFFSET1,GDS
DS,110,N/A,DS_WRXCHG2_RTN_B64,VDST:B64X2,VADDR,VDATA0,VDATA1,,OFFSET0,OFFSET1,GDS
DS,47,N/A,DS_WRXCHG2ST64_RTN_B32,VDST:B32X2,VADDR,VDATA0,VDATA1,,OFFSET0,OFFSET1,GDS
DS,111,N/A,DS_WRXCHG2ST64_RTN_B64,VDST:B64X2,VADDR,VDATA0,VDATA1,,OFFSET0,OFFSET1,GDS
DS,45,N/A,DS_WRXCHG_RTN_B32,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,109,N/A,DS_WRXCHG_RTN_B64,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,11,N/A,DS_XOR_B32,,VADDR,VDATA,,,OFFSET,GDS
DS,75,N/A,DS_XOR_B64,,VADDR,VDATA,,,OFFSET,GDS
DS,43,N/A,DS_XOR_RTN_B32,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,107,N/A,DS_XOR_RTN_B64,VDST,VADDR,VDATA,,,OFFSET,GDS
DS,N/A,N/A,DS_XOR_SRC2_B32,,VADDR,,,,OFFSET,GDS
DS,N/A,N/A,DS_XOR_SRC2_B64,,VADDR,,,,OFFSET,GDS
EXP,N/A,N/A,EXP,TGT,VSRC0,VSRC1,VSRC2,VSRC3,DONE,COMPR,VM
FLAT,50,N/A,FLAT_ATOMIC_ADD,VDST:OPT,VADDR,VDATA,,,OFFSET11,GLC,SLC,DLC
FLAT,82,N/A,FLAT_ATOMIC_ADD_X2,VDST:OPT,VADDR,VDATA,,,OFFSET11,GLC,SLC,DLC
FLAT,57,N/A,FLAT_ATOMIC_AND,VDST:OPT,VADDR,VDATA,,,OFFSET11,GLC,SLC,DLC
FLAT,89,N/A,FLAT_ATOMIC_AND_X2,VDST:OPT,VADDR,VDATA,,,OFFSET11,GLC,SLC,DLC
FLAT,49,N/A,FLAT_ATOMIC_CMPSWAP,VDST:OPT,VADDR,VDATA:B32X2,,,OFFSET11,GLC,SLC,DLC
FLAT,81,N/A,FLAT_ATOMIC_CMPSWAP_X2,VDST:OPT,VADDR,VDATA:B64X2,,,OFFSET11,GLC,SLC,DLC
FLAT,61,N/A,FLAT_ATOMIC_DEC,VDST:OPT:U32,VADDR,VDATA:U32,,,OFFSET11,GLC,SLC,DLC
FLAT,93,N/A,FLAT_ATOMIC_DEC_X2,VDST:OPT:U64,VADDR,VDATA:U64,,,OFFSET11,GLC,SLC,DLC
FLAT,62,N/A,FLAT_ATOMIC_FCMPSWAP,VDST:OPT:F32,VADDR,VDATA:F32X2,,,OFFSET11,GLC,SLC,DLC
FLAT,94,N/A,FLAT_ATOMIC_FCMPSWAP_X2,VDST:OPT:F64,VADDR,VDATA:F64X2,,,OFFSET11,GLC,SLC,DLC
FLAT,64,N/A,FLAT_ATOMIC_FMAX,VDST:OPT:F32,VADDR,VDATA:F32,,,OFFSET11,GLC,SLC,DLC
FLAT,96,N/A,FLAT_ATOMIC_FMAX_X2,VDST:OPT:F64,VADDR,VDATA:F64,,,OFFSET11,GLC,SLC,DLC
FLAT,63,N/A,FLAT_ATOMIC_FMIN,VDST:OPT:F32,VADDR,VDATA:F32,,,OFFSET11,GLC,SLC,DLC
FLAT,95,N/A,FLAT_ATOMIC_FMIN_X2,VDST:OPT:F64,VADDR,VDATA:F64,,,OFFSET11,GLC,SLC,DLC
FLAT,60,N/A,FLAT_ATOMIC_INC,VDST:OPT:U32,VADDR,VDATA:U32,,,OFFSET11,GLC,SLC,DLC
FLAT,92,N/A,FLAT_ATOMIC_INC_X2,VDST:OPT:U64,VADDR,VDATA:U64,,,OFFSET11,GLC,SLC,DLC
FLAT,58,N/A,FLAT_ATOMIC_OR,VDST:OPT,VADDR,VDATA,,,OFFSET11,GLC,SLC,DLC
FLAT,90,N/A,FLAT_ATOMIC_OR_X2,VDST:OPT,VADDR,VDATA,,,OFFSET11,GLC,SLC,DLC
FLAT,55,N/A,FLAT_ATOMIC_SMAX,VDST:OPT:I32,VADDR,VDATA:I32,,,OFFSET11,GLC,SLC,DLC
FLAT,87,N/A,FLAT_ATOMIC_SMAX_X2,VDST:OPT:I64,VADDR,VDATA:I64,,,OFFSET11,GLC,SLC,DLC
FLAT,53,N/A,FLAT_ATOMIC_SMIN,VDST:OPT:I32,VADDR,VDATA:I32,,,OFFSET11,GLC,SLC,DLC
FLAT,85,N/A,FLAT_ATOMIC_SMIN_X2,VDST:OPT:I64,VADDR,VDATA:I64,,,OFFSET11,GLC,SLC,DLC
FLAT,51,N/A,FLAT_ATOMIC_SUB,VDST:OPT,VADDR,VDATA,,,OFFSET11,GLC,SLC,DLC
FLAT,83,N/A,FLAT_ATOMIC_SUB_X2,VDST:OPT,VADDR,VDATA,,,OFFSET11,GLC,SLC,DLC
FLAT,48,N/A,FLAT_ATOMIC_SWAP,VDST:OPT,VADDR,VDATA,,,OFFSET11,GLC,SLC,DLC
FLAT,80,N/A,FLAT_ATOMIC_SWAP_X2,VDST:OPT,VADDR,VDATA,,,OFFSET11,GLC,SLC,DLC
FLAT,56,N/A,FLAT_ATOMIC_UMAX,VDST:OPT:U32,VADDR,VDATA:U32,,,OFFSET11,GLC,SLC,DLC
FLAT,88,N/A,FLAT_ATOMIC_UMAX_X2,VDST:OPT:U64,VADDR,VDATA:U64,,,OFFSET11,GLC,SLC,DLC
FLAT,54,N/A,FLAT_ATOMIC_UMIN,VDST:OPT:U32,VADDR,VDATA:U32,,,OFFSET11,GLC,SLC,DLC
FLAT,86,N/A,FLAT_ATOMIC_UMIN_X2,VDST:OPT:U64,VADDR,VDATA:U64,,,OFFSET11,GLC,SLC,DLC
FLAT,59,N/A,FLAT_ATOMIC_XOR,VDST:OPT,VADDR,VDATA,,,OFFSET11,GLC,SLC,DLC
FLAT,91,N/A,FLAT_ATOMIC_XOR_X2,VDST:OPT,VADDR,VDATA,,,OFFSET11,GLC,SLC,DLC
FLAT,12,N/A,FLAT_LOAD_DWORD,VDST,VADDR,,,,OFFSET11,GLC,SLC,DLC
FLAT,13,N/A,FLAT_LOAD_DWORDX2,VDST,VADDR,,,,OFFSET11,GLC,SLC,DLC
FLAT,15,N/A,FLAT_LOAD_DWORDX3,VDST,VADDR,,,,OFFSET11,GLC,SLC,DLC
FLAT,14,N/A,FLAT_LOAD_DWORDX4,VDST,VADDR,,,,OFFSET11,GLC,SLC,DLC
FLAT,9,N/A,FLAT_LOAD_SBYTE,VDST,VADDR,,,,OFFSET11,GLC,SLC,DLC
FLAT,34,N/A,FLAT_LOAD_SBYTE_D16,VDST,VADDR,,,,OFFSET11,GLC,SLC,DLC
FLAT,35,N/A,FLAT_LOAD_SBYTE_D16_HI,VDST,VADDR,,,,OFFSET11,GLC,SLC,DLC
FLAT,36,N/A,FLAT_LOAD_SHORT_D16,VDST,VADDR,,,,OFFSET11,GLC,SLC,DLC
FLAT,37,N/A,FLAT_LOAD_SHORT_D16_HI,VDST,VADDR,,,,OFFSET11,GLC,SLC,DLC
FLAT,11,N/A,FLAT_LOAD_SSHORT,VDST,VADDR,,,,OFFSET11,GLC,SLC,DLC
FLAT,8,N/A,FLAT_LOAD_UBYTE,VDST,VADDR,,,,OFFSET11,GLC,SLC,DLC
FLAT,32,N/A,FLAT_LOAD_UBYTE_D16,VDST,VADDR,,,,OFFSET11,GLC,SLC,DLC
FLAT,33,N/A,FLAT_LOAD_UBYTE_D16_HI,VDST,VADDR,,,,OFFSET11,GLC,SLC,DLC
FLAT,10,N/A,FLAT_LOAD_USHORT,VDST,VADDR,,,,OFFSET11,GLC,SLC,DLC
FLAT,24,N/A,FLAT_STORE_BYTE,,VADDR,VDATA,,,OFFSET11,GLC,SLC,DLC
FLAT,25,N/A,FLAT_STORE_BYTE_D16_HI,,VADDR,VDATA,,,OFFSET11,GLC,SLC,DLC
FLAT,28,N/A,FLAT_STORE_DWORD,,VADDR,VDATA,,,OFFSET11,GLC,SLC,DLC
FLAT,29,N/A,FLAT_STORE_DWORDX2,,VADDR,VDATA,,,OFFSET11,GLC,SLC,DLC
FLAT,31,N/A,FLAT_STORE_DWORDX3,,VADDR,VDATA,,,OFFSET11,GLC,SLC,DLC
FLAT,30,N/A,FLAT_STORE_DWORDX4,,VADDR,VDATA,,,OFFSET11,GLC,SLC,DLC
FLAT,26,N/A,FLAT_STORE_SHORT,,VADDR,VDATA,,,OFFSET11,GLC,SLC,DLC
FLAT,27,N/A,FLAT_STORE_SHORT_D16_HI,,VADDR,VDATA,,,OFFSET11,GLC,SLC,DLC
FLAT,50,N/A,GLOBAL_ATOMIC_ADD,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,82,N/A,GLOBAL_ATOMIC_ADD_X2,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,57,N/A,GLOBAL_ATOMIC_AND,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,89,N/A,GLOBAL_ATOMIC_AND_X2,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,49,N/A,GLOBAL_ATOMIC_CMPSWAP,VDST:OPT,VADDR,VDATA:B32X2,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,81,N/A,GLOBAL_ATOMIC_CMPSWAP_X2,VDST:OPT,VADDR,VDATA:B64X2,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,61,N/A,GLOBAL_ATOMIC_DEC,VDST:OPT:U32,VADDR,VDATA:U32,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,93,N/A,GLOBAL_ATOMIC_DEC_X2,VDST:OPT:U64,VADDR,VDATA:U64,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,62,N/A,GLOBAL_ATOMIC_FCMPSWAP,VDST:OPT:F32,VADDR,VDATA:F32X2,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,94,N/A,GLOBAL_ATOMIC_FCMPSWAP_X2,VDST:OPT:F64,VADDR,VDATA:F64X2,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,64,N/A,GLOBAL_ATOMIC_FMAX,VDST:OPT:F32,VADDR,VDATA:F32,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,96,N/A,GLOBAL_ATOMIC_FMAX_X2,VDST:OPT:F64,VADDR,VDATA:F64,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,63,N/A,GLOBAL_ATOMIC_FMIN,VDST:OPT:F32,VADDR,VDATA:F32,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,95,N/A,GLOBAL_ATOMIC_FMIN_X2,VDST:OPT:F64,VADDR,VDATA:F64,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,60,N/A,GLOBAL_ATOMIC_INC,VDST:OPT:U32,VADDR,VDATA:U32,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,92,N/A,GLOBAL_ATOMIC_INC_X2,VDST:OPT:U64,VADDR,VDATA:U64,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,58,N/A,GLOBAL_ATOMIC_OR,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,90,N/A,GLOBAL_ATOMIC_OR_X2,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,55,N/A,GLOBAL_ATOMIC_SMAX,VDST:OPT:I32,VADDR,VDATA:I32,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,87,N/A,GLOBAL_ATOMIC_SMAX_X2,VDST:OPT:I64,VADDR,VDATA:I64,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,53,N/A,GLOBAL_ATOMIC_SMIN,VDST:OPT:I32,VADDR,VDATA:I32,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,85,N/A,GLOBAL_ATOMIC_SMIN_X2,VDST:OPT:I64,VADDR,VDATA:I64,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,51,N/A,GLOBAL_ATOMIC_SUB,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,83,N/A,GLOBAL_ATOMIC_SUB_X2,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,48,N/A,GLOBAL_ATOMIC_SWAP,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,80,N/A,GLOBAL_ATOMIC_SWAP_X2,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,56,N/A,GLOBAL_ATOMIC_UMAX,VDST:OPT:U32,VADDR,VDATA:U32,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,88,N/A,GLOBAL_ATOMIC_UMAX_X2,VDST:OPT:U64,VADDR,VDATA:U64,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,54,N/A,GLOBAL_ATOMIC_UMIN,VDST:OPT:U32,VADDR,VDATA:U32,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,86,N/A,GLOBAL_ATOMIC_UMIN_X2,VDST:OPT:U64,VADDR,VDATA:U64,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,59,N/A,GLOBAL_ATOMIC_XOR,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,91,N/A,GLOBAL_ATOMIC_XOR_X2,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,12,N/A,GLOBAL_LOAD_DWORD,VDST:OPT,VADDR,SADDR,,,OFFSET12S,GLC,SLC,DLC,LDS
FLAT,13,N/A,GLOBAL_LOAD_DWORDX2,VDST,VADDR,SADDR,,,OFFSET12S,GLC,SLC,DLC
FLAT,15,N/A,GLOBAL_LOAD_DWORDX3,VDST,VADDR,SADDR,,,OFFSET12S,GLC,SLC,DLC
FLAT,14,N/A,GLOBAL_LOAD_DWORDX4,VDST,VADDR,SADDR,,,OFFSET12S,GLC,SLC,DLC
FLAT,9,N/A,GLOBAL_LOAD_SBYTE,VDST:OPT,VADDR,SADDR,,,OFFSET12S,GLC,SLC,DLC,LDS
FLAT,34,N/A,GLOBAL_LOAD_SBYTE_D16,VDST,VADDR,SADDR,,,OFFSET12S,GLC,SLC,DLC
FLAT,35,N/A,GLOBAL_LOAD_SBYTE_D16_HI,VDST,VADDR,SADDR,,,OFFSET12S,GLC,SLC,DLC
FLAT,36,N/A,GLOBAL_LOAD_SHORT_D16,VDST,VADDR,SADDR,,,OFFSET12S,GLC,SLC,DLC
FLAT,37,N/A,GLOBAL_LOAD_SHORT_D16_HI,VDST,VADDR,SADDR,,,OFFSET12S,GLC,SLC,DLC
FLAT,11,N/A,GLOBAL_LOAD_SSHORT,VDST:OPT,VADDR,SADDR,,,OFFSET12S,GLC,SLC,DLC,LDS
FLAT,8,N/A,GLOBAL_LOAD_UBYTE,VDST:OPT,VADDR,SADDR,,,OFFSET12S,GLC,SLC,DLC,LDS
FLAT,32,N/A,GLOBAL_LOAD_UBYTE_D16,VDST,VADDR,SADDR,,,OFFSET12S,GLC,SLC,DLC
FLAT,33,N/A,GLOBAL_LOAD_UBYTE_D16_HI,VDST,VADDR,SADDR,,,OFFSET12S,GLC,SLC,DLC
FLAT,10,N/A,GLOBAL_LOAD_USHORT,VDST:OPT,VADDR,SADDR,,,OFFSET12S,GLC,SLC,DLC,LDS
FLAT,24,N/A,GLOBAL_STORE_BYTE,,VADDR,VDATA,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,25,N/A,GLOBAL_STORE_BYTE_D16_HI,,VADDR,VDATA,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,28,N/A,GLOBAL_STORE_DWORD,,VADDR,VDATA,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,29,N/A,GLOBAL_STORE_DWORDX2,,VADDR,VDATA,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,31,N/A,GLOBAL_STORE_DWORDX3,,VADDR,VDATA,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,30,N/A,GLOBAL_STORE_DWORDX4,,VADDR,VDATA,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,26,N/A,GLOBAL_STORE_SHORT,,VADDR,VDATA,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,27,N/A,GLOBAL_STORE_SHORT_D16_HI,,VADDR,VDATA,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,12,N/A,SCRATCH_LOAD_DWORD,VDST:OPT,VADDR,SADDR,,,OFFSET12S,GLC,SLC,DLC,LDS
FLAT,13,N/A,SCRATCH_LOAD_DWORDX2,VDST,VADDR,SADDR,,,OFFSET12S,GLC,SLC,DLC
FLAT,15,N/A,SCRATCH_LOAD_DWORDX3,VDST,VADDR,SADDR,,,OFFSET12S,GLC,SLC,DLC
FLAT,14,N/A,SCRATCH_LOAD_DWORDX4,VDST,VADDR,SADDR,,,OFFSET12S,GLC,SLC,DLC
FLAT,9,N/A,SCRATCH_LOAD_SBYTE,VDST:OPT,VADDR,SADDR,,,OFFSET12S,GLC,SLC,DLC,LDS
FLAT,34,N/A,SCRATCH_LOAD_SBYTE_D16,VDST,VADDR,SADDR,,,OFFSET12S,GLC,SLC,DLC
FLAT,35,N/A,SCRATCH_LOAD_SBYTE_D16_HI,VDST,VADDR,SADDR,,,OFFSET12S,GLC,SLC,DLC
FLAT,36,N/A,SCRATCH_LOAD_SHORT_D16,VDST,VADDR,SADDR,,,OFFSET12S,GLC,SLC,DLC
FLAT,37,N/A,SCRATCH_LOAD_SHORT_D16_HI,VDST,VADDR,SADDR,,,OFFSET12S,GLC,SLC,DLC
FLAT,11,N/A,SCRATCH_LOAD_SSHORT,VDST:OPT,VADDR,SADDR,,,OFFSET12S,GLC,SLC,DLC,LDS
FLAT,8,N/A,SCRATCH_LOAD_UBYTE,VDST:OPT,VADDR,SADDR,,,OFFSET12S,GLC,SLC,DLC,LDS
FLAT,32,N/A,SCRATCH_LOAD_UBYTE_D16,VDST,VADDR,SADDR,,,OFFSET12S,GLC,SLC,DLC
FLAT,33,N/A,SCRATCH_LOAD_UBYTE_D16_HI,VDST,VADDR,SADDR,,,OFFSET12S,GLC,SLC,DLC
FLAT,10,N/A,SCRATCH_LOAD_USHORT,VDST:OPT,VADDR,SADDR,,,OFFSET12S,GLC,SLC,DLC,LDS
FLAT,24,N/A,SCRATCH_STORE_BYTE,,VADDR,VDATA,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,25,N/A,SCRATCH_STORE_BYTE_D16_HI,,VADDR,VDATA,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,28,N/A,SCRATCH_STORE_DWORD,,VADDR,VDATA,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,29,N/A,SCRATCH_STORE_DWORDX2,,VADDR,VDATA,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,31,N/A,SCRATCH_STORE_DWORDX3,,VADDR,VDATA,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,30,N/A,SCRATCH_STORE_DWORDX4,,VADDR,VDATA,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,26,N/A,SCRATCH_STORE_SHORT,,VADDR,VDATA,SADDR,,OFFSET12S,GLC,SLC,DLC
FLAT,27,N/A,SCRATCH_STORE_SHORT_D16_HI,,VADDR,VDATA,SADDR,,OFFSET12S,GLC,SLC,DLC
MIMG,17,N/A,IMAGE_ATOMIC_ADD,,VDATA:DST,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE
MIMG,24,N/A,IMAGE_ATOMIC_AND,,VDATA:DST,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE
MIMG,16,N/A,IMAGE_ATOMIC_CMPSWAP,,VDATA:DST,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE
MIMG,28,N/A,IMAGE_ATOMIC_DEC,,VDATA:DST,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE
MIMG,29,N/A,IMAGE_ATOMIC_FCMPSWAP,,VDATA:DST,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE
MIMG,31,N/A,IMAGE_ATOMIC_FMAX,,VDATA:DST,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE
MIMG,30,N/A,IMAGE_ATOMIC_FMIN,,VDATA:DST,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE
MIMG,27,N/A,IMAGE_ATOMIC_INC,,VDATA:DST,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE
MIMG,25,N/A,IMAGE_ATOMIC_OR,,VDATA:DST,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE
MIMG,22,N/A,IMAGE_ATOMIC_SMAX,,VDATA:DST,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE
MIMG,20,N/A,IMAGE_ATOMIC_SMIN,,VDATA:DST,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE
MIMG,18,N/A,IMAGE_ATOMIC_SUB,,VDATA:DST,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE
MIMG,15,N/A,IMAGE_ATOMIC_SWAP,,VDATA:DST,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE
MIMG,23,N/A,IMAGE_ATOMIC_UMAX,,VDATA:DST,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE
MIMG,21,N/A,IMAGE_ATOMIC_UMIN,,VDATA:DST,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE
MIMG,26,N/A,IMAGE_ATOMIC_XOR,,VDATA:DST,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE
MIMG,64,N/A,IMAGE_GATHER4,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE,D16
MIMG,69,N/A,IMAGE_GATHER4_B,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,LWE,D16
MIMG,70,N/A,IMAGE_GATHER4_B_CL,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,LWE,D16
MIMG,86,N/A,IMAGE_GATHER4_B_CL_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,LWE,D16
MIMG,85,N/A,IMAGE_GATHER4_B_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,LWE,D16
MIMG,72,N/A,IMAGE_GATHER4_C,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE,D16
MIMG,77,N/A,IMAGE_GATHER4_C_B,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE,D16
MIMG,78,N/A,IMAGE_GATHER4_C_B_CL,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE,D16
MIMG,94,N/A,IMAGE_GATHER4_C_B_CL_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE,D16
MIMG,93,N/A,IMAGE_GATHER4_C_B_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE,D16
MIMG,73,N/A,IMAGE_GATHER4_C_CL,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE,D16
MIMG,89,N/A,IMAGE_GATHER4_C_CL_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE,D16
MIMG,76,N/A,IMAGE_GATHER4_C_L,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE,D16
MIMG,92,N/A,IMAGE_GATHER4_C_L_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE,D16
MIMG,79,N/A,IMAGE_GATHER4_C_LZ,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE,D16
MIMG,95,N/A,IMAGE_GATHER4_C_LZ_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE,D16
MIMG,88,N/A,IMAGE_GATHER4_C_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE,D16
MIMG,65,N/A,IMAGE_GATHER4_CL,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE,D16
MIMG,81,N/A,IMAGE_GATHER4_CL_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE,D16
MIMG,68,N/A,IMAGE_GATHER4_L,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE,D16
MIMG,84,N/A,IMAGE_GATHER4_L_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE,D16
MIMG,71,N/A,IMAGE_GATHER4_LZ,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE,D16
MIMG,87,N/A,IMAGE_GATHER4_LZ_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE,D16
MIMG,80,N/A,IMAGE_GATHER4_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE,D16
MIMG,97,N/A,IMAGE_GATHER4H,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE
MIMG,96,N/A,IMAGE_GET_LOD,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE
MIMG,14,N/A,IMAGE_GET_RESINFO,VDST,VADDR,SRSRC,,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE
MIMG,0,N/A,IMAGE_LOAD,VDST,VADDR,SRSRC,,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,1,N/A,IMAGE_LOAD_MIP,VDST,VADDR,SRSRC,,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,4,N/A,IMAGE_LOAD_MIP_PCK,VDST,VADDR,SRSRC,,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE
MIMG,5,N/A,IMAGE_LOAD_MIP_PCK_SGN,VDST,VADDR,SRSRC,,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE
MIMG,2,N/A,IMAGE_LOAD_PCK,VDST,VADDR,SRSRC,,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE
MIMG,3,N/A,IMAGE_LOAD_PCK_SGN,VDST,VADDR,SRSRC,,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE
MIMG,32,N/A,IMAGE_SAMPLE,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,37,N/A,IMAGE_SAMPLE_B,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,TFE,LWE,D16
MIMG,38,N/A,IMAGE_SAMPLE_B_CL,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,TFE,LWE,D16
MIMG,54,N/A,IMAGE_SAMPLE_B_CL_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,TFE,LWE,D16
MIMG,53,N/A,IMAGE_SAMPLE_B_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,TFE,LWE,D16
MIMG,40,N/A,IMAGE_SAMPLE_C,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,45,N/A,IMAGE_SAMPLE_C_B,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,46,N/A,IMAGE_SAMPLE_C_B_CL,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,62,N/A,IMAGE_SAMPLE_C_B_CL_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,61,N/A,IMAGE_SAMPLE_C_B_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,N/A,N/A,IMAGE_SAMPLE_C_CD,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,N/A,N/A,IMAGE_SAMPLE_C_CD_CL,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,N/A,N/A,IMAGE_SAMPLE_C_CD_CL_G16,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,N/A,N/A,IMAGE_SAMPLE_C_CD_CL_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,N/A,N/A,IMAGE_SAMPLE_C_CD_CL_O_G16,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,N/A,N/A,IMAGE_SAMPLE_C_CD_G16,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,N/A,N/A,IMAGE_SAMPLE_C_CD_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,N/A,N/A,IMAGE_SAMPLE_C_CD_O_G16,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,41,N/A,IMAGE_SAMPLE_C_CL,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,57,N/A,IMAGE_SAMPLE_C_CL_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,42,N/A,IMAGE_SAMPLE_C_D,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,43,N/A,IMAGE_SAMPLE_C_D_CL,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,171,N/A,IMAGE_SAMPLE_C_D_CL_G16,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,59,N/A,IMAGE_SAMPLE_C_D_CL_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,187,N/A,IMAGE_SAMPLE_C_D_CL_O_G16,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,170,N/A,IMAGE_SAMPLE_C_D_G16,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,58,N/A,IMAGE_SAMPLE_C_D_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,186,N/A,IMAGE_SAMPLE_C_D_O_G16,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,44,N/A,IMAGE_SAMPLE_C_L,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,60,N/A,IMAGE_SAMPLE_C_L_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,47,N/A,IMAGE_SAMPLE_C_LZ,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,63,N/A,IMAGE_SAMPLE_C_LZ_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,56,N/A,IMAGE_SAMPLE_C_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,N/A,N/A,IMAGE_SAMPLE_CD,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,N/A,N/A,IMAGE_SAMPLE_CD_CL,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,N/A,N/A,IMAGE_SAMPLE_CD_CL_G16,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,N/A,N/A,IMAGE_SAMPLE_CD_CL_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,N/A,N/A,IMAGE_SAMPLE_CD_CL_O_G16,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,N/A,N/A,IMAGE_SAMPLE_CD_G16,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,N/A,N/A,IMAGE_SAMPLE_CD_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,N/A,N/A,IMAGE_SAMPLE_CD_O_G16,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,33,N/A,IMAGE_SAMPLE_CL,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,49,N/A,IMAGE_SAMPLE_CL_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,34,N/A,IMAGE_SAMPLE_D,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,35,N/A,IMAGE_SAMPLE_D_CL,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,163,N/A,IMAGE_SAMPLE_D_CL_G16,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,51,N/A,IMAGE_SAMPLE_D_CL_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,179,N/A,IMAGE_SAMPLE_D_CL_O_G16,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,162,N/A,IMAGE_SAMPLE_D_G16,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,50,N/A,IMAGE_SAMPLE_D_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,178,N/A,IMAGE_SAMPLE_D_O_G16,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,36,N/A,IMAGE_SAMPLE_L,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,52,N/A,IMAGE_SAMPLE_L_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,39,N/A,IMAGE_SAMPLE_LZ,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,55,N/A,IMAGE_SAMPLE_LZ_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,48,N/A,IMAGE_SAMPLE_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,TFE,LWE,D16
MIMG,8,N/A,IMAGE_STORE,,VDATA,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE,D16
MIMG,9,N/A,IMAGE_STORE_MIP,,VDATA,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE,D16
MIMG,11,N/A,IMAGE_STORE_MIP_PCK,,VDATA,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE
MIMG,10,N/A,IMAGE_STORE_PCK,,VDATA,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,SLC,DLC,A16,LWE
MTBUF,8,N/A,TBUFFER_LOAD_FORMAT_D16_X,VDST,VADDR,SRSRC,SOFFSET,,UFMT,IDXEN,OFFEN,OFFSET12,GLC,SLC,DLC
MTBUF,9,N/A,TBUFFER_LOAD_FORMAT_D16_XY,VDST,VADDR,SRSRC,SOFFSET,,UFMT,IDXEN,OFFEN,OFFSET12,GLC,SLC,DLC
MTBUF,10,N/A,TBUFFER_LOAD_FORMAT_D16_XYZ,VDST,VADDR,SRSRC,SOFFSET,,UFMT,IDXEN,OFFEN,OFFSET12,GLC,SLC,DLC
MTBUF,11,N/A,TBUFFER_LOAD_FORMAT_D16_XYZW,VDST,VADDR,SRSRC,SOFFSET,,UFMT,IDXEN,OFFEN,OFFSET12,GLC,SLC,DLC
MTBUF,0,N/A,TBUFFER_LOAD_FORMAT_X,VDST,VADDR,SRSRC,SOFFSET,,UFMT,IDXEN,OFFEN,OFFSET12,GLC,SLC,DLC
MTBUF,1,N/A,TBUFFER_LOAD_FORMAT_XY,VDST,VADDR,SRSRC,SOFFSET,,UFMT,IDXEN,OFFEN,OFFSET12,GLC,SLC,DLC
MTBUF,2,N/A,TBUFFER_LOAD_FORMAT_XYZ,VDST,VADDR,SRSRC,SOFFSET,,UFMT,IDXEN,OFFEN,OFFSET12,GLC,SLC,DLC
MTBUF,3,N/A,TBUFFER_LOAD_FORMAT_XYZW,VDST,VADDR,SRSRC,SOFFSET,,UFMT,IDXEN,OFFEN,OFFSET12,GLC,SLC,DLC
MTBUF,12,N/A,TBUFFER_STORE_FORMAT_D16_X,,VDATA,VADDR,SRSRC,SOFFSET,UFMT,IDXEN,OFFEN,OFFSET12,GLC,SLC
MTBUF,13,N/A,TBUFFER_STORE_FORMAT_D16_XY,,VDATA,VADDR,SRSRC,SOFFSET,UFMT,IDXEN,OFFEN,OFFSET12,GLC,SLC
MTBUF,14,N/A,TBUFFER_STORE_FORMAT_D16_XYZ,,VDATA,VADDR,SRSRC,SOFFSET,UFMT,IDXEN,OFFEN,OFFSET12,GLC,SLC
MTBUF,15,N/A,TBUFFER_STORE_FORMAT_D16_XYZW,,VDATA,VADDR,SRSRC,SOFFSET,UFMT,IDXEN,OFFEN,OFFSET12,GLC,SLC
MTBUF,4,N/A,TBUFFER_STORE_FORMAT_X,,VDATA,VADDR,SRSRC,SOFFSET,UFMT,IDXEN,OFFEN,OFFSET12,GLC,SLC
MTBUF,5,N/A,TBUFFER_STORE_FORMAT_XY,,VDATA,VADDR,SRSRC,SOFFSET,UFMT,IDXEN,OFFEN,OFFSET12,GLC,SLC
MTBUF,6,N/A,TBUFFER_STORE_FORMAT_XYZ,,VDATA,VADDR,SRSRC,SOFFSET,UFMT,IDXEN,OFFEN,OFFSET12,GLC,SLC
MTBUF,7,N/A,TBUFFER_STORE_FORMAT_XYZW,,VDATA,VADDR,SRSRC,SOFFSET,UFMT,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,50,N/A,BUFFER_ATOMIC_ADD,,VDATA:DST,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,82,N/A,BUFFER_ATOMIC_ADD_X2,,VDATA:DST,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,57,N/A,BUFFER_ATOMIC_AND,,VDATA:DST,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,89,N/A,BUFFER_ATOMIC_AND_X2,,VDATA:DST,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,49,N/A,BUFFER_ATOMIC_CMPSWAP,,VDATA:DST:B32X2,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,81,N/A,BUFFER_ATOMIC_CMPSWAP_X2,,VDATA:DST:B64X2,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,61,N/A,BUFFER_ATOMIC_DEC,,VDATA:DST:U32,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,93,N/A,BUFFER_ATOMIC_DEC_X2,,VDATA:DST:U64,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,62,N/A,BUFFER_ATOMIC_FCMPSWAP,,VDATA:DST:F32X2,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,94,N/A,BUFFER_ATOMIC_FCMPSWAP_X2,,VDATA:DST:F64X2,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,64,N/A,BUFFER_ATOMIC_FMAX,,VDATA:DST:F32,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,96,N/A,BUFFER_ATOMIC_FMAX_X2,,VDATA:DST:F64,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,63,N/A,BUFFER_ATOMIC_FMIN,,VDATA:DST:F32,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,95,N/A,BUFFER_ATOMIC_FMIN_X2,,VDATA:DST:F64,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,60,N/A,BUFFER_ATOMIC_INC,,VDATA:DST:U32,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,92,N/A,BUFFER_ATOMIC_INC_X2,,VDATA:DST:U64,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,58,N/A,BUFFER_ATOMIC_OR,,VDATA:DST,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,90,N/A,BUFFER_ATOMIC_OR_X2,,VDATA:DST,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,55,N/A,BUFFER_ATOMIC_SMAX,,VDATA:DST:I32,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,87,N/A,BUFFER_ATOMIC_SMAX_X2,,VDATA:DST:I64,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,53,N/A,BUFFER_ATOMIC_SMIN,,VDATA:DST:I32,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,85,N/A,BUFFER_ATOMIC_SMIN_X2,,VDATA:DST:I64,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,51,N/A,BUFFER_ATOMIC_SUB,,VDATA:DST,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,83,N/A,BUFFER_ATOMIC_SUB_X2,,VDATA:DST,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,48,N/A,BUFFER_ATOMIC_SWAP,,VDATA:DST,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,80,N/A,BUFFER_ATOMIC_SWAP_X2,,VDATA:DST,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,56,N/A,BUFFER_ATOMIC_UMAX,,VDATA:DST:U32,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,88,N/A,BUFFER_ATOMIC_UMAX_X2,,VDATA:DST:U64,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,54,N/A,BUFFER_ATOMIC_UMIN,,VDATA:DST:U32,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,86,N/A,BUFFER_ATOMIC_UMIN_X2,,VDATA:DST:U64,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,59,N/A,BUFFER_ATOMIC_XOR,,VDATA:DST,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,91,N/A,BUFFER_ATOMIC_XOR_X2,,VDATA:DST,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,113,N/A,BUFFER_GL0_INV,,,,,,
MUBUF,114,N/A,BUFFER_GL1_INV,,,,,,
MUBUF,12,N/A,BUFFER_LOAD_DWORD,VDST:OPT,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,SLC,DLC,LDS,TFE
MUBUF,13,N/A,BUFFER_LOAD_DWORDX2,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,SLC,DLC,TFE
MUBUF,15,N/A,BUFFER_LOAD_DWORDX3,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,SLC,DLC,TFE
MUBUF,14,N/A,BUFFER_LOAD_DWORDX4,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,SLC,DLC,TFE
MUBUF,128,N/A,BUFFER_LOAD_FORMAT_D16_X,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,SLC,DLC,TFE
MUBUF,129,N/A,BUFFER_LOAD_FORMAT_D16_XY,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,SLC,DLC,TFE
MUBUF,130,N/A,BUFFER_LOAD_FORMAT_D16_XYZ,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,SLC,DLC,TFE
MUBUF,131,N/A,BUFFER_LOAD_FORMAT_D16_XYZW,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,SLC,DLC,TFE
MUBUF,0,N/A,BUFFER_LOAD_FORMAT_X,VDST:OPT,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,SLC,DLC,LDS,TFE
MUBUF,1,N/A,BUFFER_LOAD_FORMAT_XY,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,SLC,DLC,TFE
MUBUF,2,N/A,BUFFER_LOAD_FORMAT_XYZ,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,SLC,DLC,TFE
MUBUF,3,N/A,BUFFER_LOAD_FORMAT_XYZW,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,SLC,DLC,TFE
MUBUF,9,N/A,BUFFER_LOAD_SBYTE,VDST:OPT,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,SLC,DLC,LDS,TFE
MUBUF,34,N/A,BUFFER_LOAD_SBYTE_D16,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,SLC,DLC,TFE
MUBUF,35,N/A,BUFFER_LOAD_SBYTE_D16_HI,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,SLC,DLC,TFE
MUBUF,36,N/A,BUFFER_LOAD_SHORT_D16,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,SLC,DLC,TFE
MUBUF,37,N/A,BUFFER_LOAD_SHORT_D16_HI,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,SLC,DLC,TFE
MUBUF,11,N/A,BUFFER_LOAD_SSHORT,VDST:OPT,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,SLC,DLC,LDS,TFE
MUBUF,8,N/A,BUFFER_LOAD_UBYTE,VDST:OPT,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,SLC,DLC,LDS,TFE
MUBUF,32,N/A,BUFFER_LOAD_UBYTE_D16,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,SLC,DLC,TFE
MUBUF,33,N/A,BUFFER_LOAD_UBYTE_D16_HI,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,SLC,DLC,TFE
MUBUF,10,N/A,BUFFER_LOAD_USHORT,VDST:OPT,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,SLC,DLC,LDS,TFE
MUBUF,24,N/A,BUFFER_STORE_BYTE,,VDATA,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,25,N/A,BUFFER_STORE_BYTE_D16_HI,,VDATA,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,28,N/A,BUFFER_STORE_DWORD,,VDATA,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,29,N/A,BUFFER_STORE_DWORDX2,,VDATA,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,31,N/A,BUFFER_STORE_DWORDX3,,VDATA,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,30,N/A,BUFFER_STORE_DWORDX4,,VDATA,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,132,N/A,BUFFER_STORE_FORMAT_D16_X,,VDATA,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,133,N/A,BUFFER_STORE_FORMAT_D16_XY,,VDATA,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,134,N/A,BUFFER_STORE_FORMAT_D16_XYZ,,VDATA,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,135,N/A,BUFFER_STORE_FORMAT_D16_XYZW,,VDATA,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,4,N/A,BUFFER_STORE_FORMAT_X,,VDATA,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,5,N/A,BUFFER_STORE_FORMAT_XY,,VDATA,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,6,N/A,BUFFER_STORE_FORMAT_XYZ,,VDATA,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,7,N/A,BUFFER_STORE_FORMAT_XYZW,,VDATA,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,26,N/A,BUFFER_STORE_SHORT,,VDATA,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
MUBUF,27,N/A,BUFFER_STORE_SHORT_D16_HI,,VDATA,VADDR,SRSRC,SOFFSET,IDXEN,OFFEN,OFFSET12,GLC,SLC
VOP2:SDWA,40,N/A,V_ADD_CO_CI_U32_SDWA,VDST,VCC,SRC0:M,SRC1:M,VCC,CLAMP,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP2:SDWA,50,N/A,V_ADD_F16_SDWA,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP2:SDWA,3,N/A,V_ADD_F32_SDWA,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP2:SDWA,37,N/A,V_ADD_NC_U32_SDWA,VDST,,SRC0:M,SRC1:M,,CLAMP,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP2:SDWA,27,N/A,V_AND_B32_SDWA,VDST,,SRC0:M,SRC1:M,,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP2:SDWA,24,N/A,V_ASHRREV_I32_SDWA,VDST,,SRC0:M:U32,SRC1:M,,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP1:SDWA,56,N/A,V_BFREV_B32_SDWA,VDST,,SRC:M,,,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,92,N/A,V_CEIL_F16_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,34,N/A,V_CEIL_F32_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOPC:SDWAB,143,N/A,V_CMP_CLASS_F16_SDWA,SDST,,SRC0:M,SRC1:M:B32,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,136,N/A,V_CMP_CLASS_F32_SDWA,SDST,,SRC0:M,SRC1:M:B32,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,202,N/A,V_CMP_EQ_F16_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,2,N/A,V_CMP_EQ_F32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,138,N/A,V_CMP_EQ_I16_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,130,N/A,V_CMP_EQ_I32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,170,N/A,V_CMP_EQ_U16_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,194,N/A,V_CMP_EQ_U32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,200,N/A,V_CMP_F_F16_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,0,N/A,V_CMP_F_F32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,128,N/A,V_CMP_F_I32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,192,N/A,V_CMP_F_U32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,206,N/A,V_CMP_GE_F16_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,6,N/A,V_CMP_GE_F32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,142,N/A,V_CMP_GE_I16_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,134,N/A,V_CMP_GE_I32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,174,N/A,V_CMP_GE_U16_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,198,N/A,V_CMP_GE_U32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,204,N/A,V_CMP_GT_F16_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,4,N/A,V_CMP_GT_F32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,140,N/A,V_CMP_GT_I16_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,132,N/A,V_CMP_GT_I32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,172,N/A,V_CMP_GT_U16_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,196,N/A,V_CMP_GT_U32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,203,N/A,V_CMP_LE_F16_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,3,N/A,V_CMP_LE_F32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,139,N/A,V_CMP_LE_I16_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,131,N/A,V_CMP_LE_I32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,171,N/A,V_CMP_LE_U16_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,195,N/A,V_CMP_LE_U32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,205,N/A,V_CMP_LG_F16_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,5,N/A,V_CMP_LG_F32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,201,N/A,V_CMP_LT_F16_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,1,N/A,V_CMP_LT_F32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,137,N/A,V_CMP_LT_I16_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,129,N/A,V_CMP_LT_I32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,169,N/A,V_CMP_LT_U16_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,193,N/A,V_CMP_LT_U32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,141,N/A,V_CMP_NE_I16_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,133,N/A,V_CMP_NE_I32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,173,N/A,V_CMP_NE_U16_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,197,N/A,V_CMP_NE_U32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,237,N/A,V_CMP_NEQ_F16_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,13,N/A,V_CMP_NEQ_F32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,233,N/A,V_CMP_NGE_F16_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,9,N/A,V_CMP_NGE_F32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,235,N/A,V_CMP_NGT_F16_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,11,N/A,V_CMP_NGT_F32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,236,N/A,V_CMP_NLE_F16_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,12,N/A,V_CMP_NLE_F32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,234,N/A,V_CMP_NLG_F16_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,10,N/A,V_CMP_NLG_F32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,238,N/A,V_CMP_NLT_F16_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,14,N/A,V_CMP_NLT_F32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,207,N/A,V_CMP_O_F16_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,7,N/A,V_CMP_O_F32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,135,N/A,V_CMP_T_I32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,199,N/A,V_CMP_T_U32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,239,N/A,V_CMP_TRU_F16_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,15,N/A,V_CMP_TRU_F32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,232,N/A,V_CMP_U_F16_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,8,N/A,V_CMP_U_F32_SDWA,SDST,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,159,N/A,V_CMPX_CLASS_F16_SDWA,,,SRC0:M,SRC1:M:B32,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,152,N/A,V_CMPX_CLASS_F32_SDWA,,,SRC0:M,SRC1:M:B32,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,218,N/A,V_CMPX_EQ_F16_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,18,N/A,V_CMPX_EQ_F32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,154,N/A,V_CMPX_EQ_I16_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,146,N/A,V_CMPX_EQ_I32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,186,N/A,V_CMPX_EQ_U16_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,210,N/A,V_CMPX_EQ_U32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,216,N/A,V_CMPX_F_F16_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,16,N/A,V_CMPX_F_F32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,144,N/A,V_CMPX_F_I32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,208,N/A,V_CMPX_F_U32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,222,N/A,V_CMPX_GE_F16_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,22,N/A,V_CMPX_GE_F32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,158,N/A,V_CMPX_GE_I16_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,150,N/A,V_CMPX_GE_I32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,190,N/A,V_CMPX_GE_U16_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,214,N/A,V_CMPX_GE_U32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,220,N/A,V_CMPX_GT_F16_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,20,N/A,V_CMPX_GT_F32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,156,N/A,V_CMPX_GT_I16_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,148,N/A,V_CMPX_GT_I32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,188,N/A,V_CMPX_GT_U16_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,212,N/A,V_CMPX_GT_U32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,219,N/A,V_CMPX_LE_F16_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,19,N/A,V_CMPX_LE_F32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,155,N/A,V_CMPX_LE_I16_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,147,N/A,V_CMPX_LE_I32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,187,N/A,V_CMPX_LE_U16_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,211,N/A,V_CMPX_LE_U32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,221,N/A,V_CMPX_LG_F16_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,21,N/A,V_CMPX_LG_F32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,217,N/A,V_CMPX_LT_F16_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,17,N/A,V_CMPX_LT_F32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,153,N/A,V_CMPX_LT_I16_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,145,N/A,V_CMPX_LT_I32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,185,N/A,V_CMPX_LT_U16_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,209,N/A,V_CMPX_LT_U32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,157,N/A,V_CMPX_NE_I16_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,149,N/A,V_CMPX_NE_I32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,189,N/A,V_CMPX_NE_U16_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,213,N/A,V_CMPX_NE_U32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,253,N/A,V_CMPX_NEQ_F16_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,29,N/A,V_CMPX_NEQ_F32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,249,N/A,V_CMPX_NGE_F16_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,25,N/A,V_CMPX_NGE_F32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,251,N/A,V_CMPX_NGT_F16_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,27,N/A,V_CMPX_NGT_F32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,252,N/A,V_CMPX_NLE_F16_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,28,N/A,V_CMPX_NLE_F32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,250,N/A,V_CMPX_NLG_F16_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,26,N/A,V_CMPX_NLG_F32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,254,N/A,V_CMPX_NLT_F16_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,30,N/A,V_CMPX_NLT_F32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,223,N/A,V_CMPX_O_F16_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,23,N/A,V_CMPX_O_F32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,151,N/A,V_CMPX_T_I32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,215,N/A,V_CMPX_T_U32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,255,N/A,V_CMPX_TRU_F16_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,31,N/A,V_CMPX_TRU_F32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,248,N/A,V_CMPX_U_F16_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOPC:SDWAB,24,N/A,V_CMPX_U_F32_SDWA,,,SRC0:M,SRC1:M,,SRC0_SEL,SRC1_SEL
VOP2:SDWA,1,N/A,V_CNDMASK_B32_SDWA,VDST,,SRC0:M,SRC1:M,VCC,CLAMP,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP1:SDWA,97,N/A,V_COS_F16_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,54,N/A,V_COS_F32_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,10,N/A,V_CVT_F16_F32_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,81,N/A,V_CVT_F16_I16_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,80,N/A,V_CVT_F16_U16_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,11,N/A,V_CVT_F32_F16_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,5,N/A,V_CVT_F32_I32_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,6,N/A,V_CVT_F32_U32_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,17,N/A,V_CVT_F32_UBYTE0_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,18,N/A,V_CVT_F32_UBYTE1_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,19,N/A,V_CVT_F32_UBYTE2_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,20,N/A,V_CVT_F32_UBYTE3_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,13,N/A,V_CVT_FLR_I32_F32_SDWA,VDST,,SRC:M,,,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,83,N/A,V_CVT_I16_F16_SDWA,VDST,,SRC:M,,,CLAMP,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,8,N/A,V_CVT_I32_F32_SDWA,VDST,,SRC:M,,,CLAMP,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,99,N/A,V_CVT_NORM_I16_F16_SDWA,VDST,,SRC:M,,,CLAMP,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,100,N/A,V_CVT_NORM_U16_F16_SDWA,VDST,,SRC:M,,,CLAMP,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,14,N/A,V_CVT_OFF_F32_I4_SDWA,VDST,,SRC,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP2:SDWA,47,N/A,V_CVT_PKRTZ_F16_F32_SDWA,VDST,,SRC0:M:F32,SRC1:M:F32,,CLAMP,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP1:SDWA,12,N/A,V_CVT_RPI_I32_F32_SDWA,VDST,,SRC:M,,,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,82,N/A,V_CVT_U16_F16_SDWA,VDST,,SRC:M,,,CLAMP,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,7,N/A,V_CVT_U32_F32_SDWA,VDST,,SRC:M,,,CLAMP,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,88,N/A,V_EXP_F16_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,37,N/A,V_EXP_F32_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,59,N/A,V_FFBH_I32_SDWA,VDST,,SRC:M,,,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,57,N/A,V_FFBH_U32_SDWA,VDST,,SRC:M,,,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,58,N/A,V_FFBL_B32_SDWA,VDST,,SRC:M,,,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,91,N/A,V_FLOOR_F16_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,36,N/A,V_FLOOR_F32_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,95,N/A,V_FRACT_F16_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,32,N/A,V_FRACT_F32_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,90,N/A,V_FREXP_EXP_I16_F16_SDWA,VDST,,SRC:M,,,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,63,N/A,V_FREXP_EXP_I32_F32_SDWA,VDST,,SRC:M,,,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,89,N/A,V_FREXP_MANT_F16_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,64,N/A,V_FREXP_MANT_F32_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP2:SDWA,59,N/A,V_LDEXP_F16_SDWA,VDST,,SRC0:M,SRC1:M:I16,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP1:SDWA,87,N/A,V_LOG_F16_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,39,N/A,V_LOG_F32_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP2:SDWA,26,N/A,V_LSHLREV_B32_SDWA,VDST,,SRC0:M:U32,SRC1:M,,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP2:SDWA,22,N/A,V_LSHRREV_B32_SDWA,VDST,,SRC0:M:U32,SRC1:M,,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP2:SDWA,57,N/A,V_MAX_F16_SDWA,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP2:SDWA,16,N/A,V_MAX_F32_SDWA,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP2:SDWA,18,N/A,V_MAX_I32_SDWA,VDST,,SRC0:M,SRC1:M,,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP2:SDWA,20,N/A,V_MAX_U32_SDWA,VDST,,SRC0:M,SRC1:M,,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP2:SDWA,58,N/A,V_MIN_F16_SDWA,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP2:SDWA,15,N/A,V_MIN_F32_SDWA,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP2:SDWA,17,N/A,V_MIN_I32_SDWA,VDST,,SRC0:M,SRC1:M,,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP2:SDWA,19,N/A,V_MIN_U32_SDWA,VDST,,SRC0:M,SRC1:M,,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP1:SDWA,1,N/A,V_MOV_B32_SDWA,VDST,,SRC,,,CLAMP,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,66,N/A,V_MOVRELD_B32_SDWA,VDST,,SRC,,,CLAMP,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,67,N/A,V_MOVRELS_B32_SDWA,VDST,,VSRC,,,CLAMP,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,72,N/A,V_MOVRELSD_2_B32_SDWA,VDST,,VSRC,,,CLAMP,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,68,N/A,V_MOVRELSD_B32_SDWA,VDST,,VSRC,,,CLAMP,DST_SEL,DST_UNUSED,SRC0_SEL
VOP2:SDWA,53,N/A,V_MUL_F16_SDWA,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP2:SDWA,8,N/A,V_MUL_F32_SDWA,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP2:SDWA,10,N/A,V_MUL_HI_I32_I24_SDWA,VDST,,SRC0:M,SRC1:M,,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP2:SDWA,12,N/A,V_MUL_HI_U32_U24_SDWA,VDST,,SRC0:M,SRC1:M,,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP2:SDWA,9,N/A,V_MUL_I32_I24_SDWA,VDST,,SRC0:M,SRC1:M,,CLAMP,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP2:SDWA,7,N/A,V_MUL_LEGACY_F32_SDWA,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP2:SDWA,11,N/A,V_MUL_U32_U24_SDWA,VDST,,SRC0:M,SRC1:M,,CLAMP,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP1:SDWA,55,N/A,V_NOT_B32_SDWA,VDST,,SRC:M,,,DST_SEL,DST_UNUSED,SRC0_SEL
VOP2:SDWA,28,N/A,V_OR_B32_SDWA,VDST,,SRC0:M,SRC1:M,,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP1:SDWA,84,N/A,V_RCP_F16_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,42,N/A,V_RCP_F32_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,43,N/A,V_RCP_IFLAG_F32_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,94,N/A,V_RNDNE_F16_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,35,N/A,V_RNDNE_F32_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,86,N/A,V_RSQ_F16_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,46,N/A,V_RSQ_F32_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,98,N/A,V_SAT_PK_U8_I16_SDWA,VDST:U8X4,,SRC:M,,,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,96,N/A,V_SIN_F16_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,53,N/A,V_SIN_F32_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,85,N/A,V_SQRT_F16_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,51,N/A,V_SQRT_F32_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP2:SDWA,41,N/A,V_SUB_CO_CI_U32_SDWA,VDST,VCC,SRC0:M,SRC1:M,VCC,CLAMP,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP2:SDWA,51,N/A,V_SUB_F16_SDWA,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP2:SDWA,4,N/A,V_SUB_F32_SDWA,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP2:SDWA,38,N/A,V_SUB_NC_U32_SDWA,VDST,,SRC0:M,SRC1:M,,CLAMP,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP2:SDWA,42,N/A,V_SUBREV_CO_CI_U32_SDWA,VDST,VCC,SRC0:M,SRC1:M,VCC,CLAMP,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP2:SDWA,52,N/A,V_SUBREV_F16_SDWA,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP2:SDWA,5,N/A,V_SUBREV_F32_SDWA,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP2:SDWA,39,N/A,V_SUBREV_NC_U32_SDWA,VDST,,SRC0:M,SRC1:M,,CLAMP,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP1:SDWA,93,N/A,V_TRUNC_F16_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP1:SDWA,33,N/A,V_TRUNC_F32_SDWA,VDST,,SRC:M,,,CLAMP,OMOD,DST_SEL,DST_UNUSED,SRC0_SEL
VOP2:SDWA,30,N/A,V_XNOR_B32_SDWA,VDST,,SRC0:M,SRC1:M,,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
VOP2:SDWA,29,N/A,V_XOR_B32_SDWA,VDST,,SRC0:M,SRC1:M,,DST_SEL,DST_UNUSED,SRC0_SEL,SRC1_SEL
SMEM,38,N/A,S_ATC_PROBE,,PROBE,SBASE,SOFFSET,,OFFSET21S
SMEM,39,N/A,S_ATC_PROBE_BUFFER,,PROBE,SBASE,SOFFSET,,OFFSET20U
SMEM,N/A,N/A,S_ATOMIC_ADD,,SDATA:DST,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_ATOMIC_ADD_X2,,SDATA:DST,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_ATOMIC_AND,,SDATA:DST,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_ATOMIC_AND_X2,,SDATA:DST,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_ATOMIC_CMPSWAP,,SDATA:DST:B32X2,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_ATOMIC_CMPSWAP_X2,,SDATA:DST:B64X2,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_ATOMIC_DEC,,SDATA:DST:U32,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_ATOMIC_DEC_X2,,SDATA:DST:U64,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_ATOMIC_INC,,SDATA:DST:U32,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_ATOMIC_INC_X2,,SDATA:DST:U64,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_ATOMIC_OR,,SDATA:DST,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_ATOMIC_OR_X2,,SDATA:DST,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_ATOMIC_SMAX,,SDATA:DST:I32,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_ATOMIC_SMAX_X2,,SDATA:DST:I64,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_ATOMIC_SMIN,,SDATA:DST:I32,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_ATOMIC_SMIN_X2,,SDATA:DST:I64,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_ATOMIC_SUB,,SDATA:DST,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_ATOMIC_SUB_X2,,SDATA:DST,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_ATOMIC_SWAP,,SDATA:DST,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_ATOMIC_SWAP_X2,,SDATA:DST,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_ATOMIC_UMAX,,SDATA:DST:U32,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_ATOMIC_UMAX_X2,,SDATA:DST:U64,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_ATOMIC_UMIN,,SDATA:DST:U32,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_ATOMIC_UMIN_X2,,SDATA:DST:U64,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_ATOMIC_XOR,,SDATA:DST,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_ATOMIC_XOR_X2,,SDATA:DST,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_BUFFER_ATOMIC_ADD,,SDATA:DST,SBASE,SOFFSET,,OFFSET20U,GLC
SMEM,N/A,N/A,S_BUFFER_ATOMIC_ADD_X2,,SDATA:DST,SBASE,SOFFSET,,OFFSET20U,GLC
SMEM,N/A,N/A,S_BUFFER_ATOMIC_AND,,SDATA:DST,SBASE,SOFFSET,,OFFSET20U,GLC
SMEM,N/A,N/A,S_BUFFER_ATOMIC_AND_X2,,SDATA:DST,SBASE,SOFFSET,,OFFSET20U,GLC
SMEM,N/A,N/A,S_BUFFER_ATOMIC_CMPSWAP,,SDATA:DST:B32X2,SBASE,SOFFSET,,OFFSET20U,GLC
SMEM,N/A,N/A,S_BUFFER_ATOMIC_CMPSWAP_X2,,SDATA:DST:B64X2,SBASE,SOFFSET,,OFFSET20U,GLC
SMEM,N/A,N/A,S_BUFFER_ATOMIC_DEC,,SDATA:DST:U32,SBASE,SOFFSET,,OFFSET20U,GLC
SMEM,N/A,N/A,S_BUFFER_ATOMIC_DEC_X2,,SDATA:DST:U64,SBASE,SOFFSET,,OFFSET20U,GLC
SMEM,N/A,N/A,S_BUFFER_ATOMIC_INC,,SDATA:DST:U32,SBASE,SOFFSET,,OFFSET20U,GLC
SMEM,N/A,N/A,S_BUFFER_ATOMIC_INC_X2,,SDATA:DST:U64,SBASE,SOFFSET,,OFFSET20U,GLC
SMEM,N/A,N/A,S_BUFFER_ATOMIC_OR,,SDATA:DST,SBASE,SOFFSET,,OFFSET20U,GLC
SMEM,N/A,N/A,S_BUFFER_ATOMIC_OR_X2,,SDATA:DST,SBASE,SOFFSET,,OFFSET20U,GLC
SMEM,N/A,N/A,S_BUFFER_ATOMIC_SMAX,,SDATA:DST:I32,SBASE,SOFFSET,,OFFSET20U,GLC
SMEM,N/A,N/A,S_BUFFER_ATOMIC_SMAX_X2,,SDATA:DST:I64,SBASE,SOFFSET,,OFFSET20U,GLC
SMEM,N/A,N/A,S_BUFFER_ATOMIC_SMIN,,SDATA:DST:I32,SBASE,SOFFSET,,OFFSET20U,GLC
SMEM,N/A,N/A,S_BUFFER_ATOMIC_SMIN_X2,,SDATA:DST:I64,SBASE,SOFFSET,,OFFSET20U,GLC
SMEM,N/A,N/A,S_BUFFER_ATOMIC_SUB,,SDATA:DST,SBASE,SOFFSET,,OFFSET20U,GLC
SMEM,N/A,N/A,S_BUFFER_ATOMIC_SUB_X2,,SDATA:DST,SBASE,SOFFSET,,OFFSET20U,GLC
SMEM,N/A,N/A,S_BUFFER_ATOMIC_SWAP,,SDATA:DST,SBASE,SOFFSET,,OFFSET20U,GLC
SMEM,N/A,N/A,S_BUFFER_ATOMIC_SWAP_X2,,SDATA:DST,SBASE,SOFFSET,,OFFSET20U,GLC
SMEM,N/A,N/A,S_BUFFER_ATOMIC_UMAX,,SDATA:DST:U32,SBASE,SOFFSET,,OFFSET20U,GLC
SMEM,N/A,N/A,S_BUFFER_ATOMIC_UMAX_X2,,SDATA:DST:U64,SBASE,SOFFSET,,OFFSET20U,GLC
SMEM,N/A,N/A,S_BUFFER_ATOMIC_UMIN,,SDATA:DST:U32,SBASE,SOFFSET,,OFFSET20U,GLC
SMEM,N/A,N/A,S_BUFFER_ATOMIC_UMIN_X2,,SDATA:DST:U64,SBASE,SOFFSET,,OFFSET20U,GLC
SMEM,N/A,N/A,S_BUFFER_ATOMIC_XOR,,SDATA:DST,SBASE,SOFFSET,,OFFSET20U,GLC
SMEM,N/A,N/A,S_BUFFER_ATOMIC_XOR_X2,,SDATA:DST,SBASE,SOFFSET,,OFFSET20U,GLC
SMEM,8,N/A,S_BUFFER_LOAD_DWORD,SDST,SBASE,SOFFSET,,,OFFSET20U,GLC,DLC
SMEM,12,N/A,S_BUFFER_LOAD_DWORDX16,SDST,SBASE,SOFFSET,,,OFFSET20U,GLC,DLC
SMEM,9,N/A,S_BUFFER_LOAD_DWORDX2,SDST,SBASE,SOFFSET,,,OFFSET20U,GLC,DLC
SMEM,10,N/A,S_BUFFER_LOAD_DWORDX4,SDST,SBASE,SOFFSET,,,OFFSET20U,GLC,DLC
SMEM,11,N/A,S_BUFFER_LOAD_DWORDX8,SDST,SBASE,SOFFSET,,,OFFSET20U,GLC,DLC
SMEM,N/A,N/A,S_BUFFER_STORE_DWORD,,SDATA,SBASE,SOFFSET,,OFFSET20U,GLC
SMEM,N/A,N/A,S_BUFFER_STORE_DWORDX2,,SDATA,SBASE,SOFFSET,,OFFSET20U,GLC
SMEM,N/A,N/A,S_BUFFER_STORE_DWORDX4,,SDATA,SBASE,SOFFSET,,OFFSET20U,GLC
SMEM,N/A,N/A,S_DCACHE_DISCARD,,SBASE,SOFFSET,,,OFFSET21S
SMEM,N/A,N/A,S_DCACHE_DISCARD_X2,,SBASE,SOFFSET,,,OFFSET21S
SMEM,32,N/A,S_DCACHE_INV,,,,,
SMEM,N/A,N/A,S_DCACHE_WB,,,,,
SMEM,N/A,N/A,S_GET_WAVEID_IN_WORKGROUP,SDST,,,,
SMEM,N/A,N/A,S_GL1_INV,,,,,
SMEM,0,N/A,S_LOAD_DWORD,SDST,SBASE,SOFFSET,,,OFFSET21S,GLC,DLC
SMEM,4,N/A,S_LOAD_DWORDX16,SDST,SBASE,SOFFSET,,,OFFSET21S,GLC,DLC
SMEM,1,N/A,S_LOAD_DWORDX2,SDST,SBASE,SOFFSET,,,OFFSET21S,GLC,DLC
SMEM,2,N/A,S_LOAD_DWORDX4,SDST,SBASE,SOFFSET,,,OFFSET21S,GLC,DLC
SMEM,3,N/A,S_LOAD_DWORDX8,SDST,SBASE,SOFFSET,,,OFFSET21S,GLC,DLC
SMEM,37,N/A,S_MEMREALTIME,SDST:B64,,,,
SMEM,36,N/A,S_MEMTIME,SDST:B64,,,,
SMEM,N/A,N/A,S_SCRATCH_LOAD_DWORD,SDST,SBASE,SOFFSET,,,OFFSET21S,GLC,DLC
SMEM,N/A,N/A,S_SCRATCH_LOAD_DWORDX2,SDST,SBASE,SOFFSET,,,OFFSET21S,GLC,DLC
SMEM,N/A,N/A,S_SCRATCH_LOAD_DWORDX4,SDST,SBASE,SOFFSET,,,OFFSET21S,GLC,DLC
SMEM,N/A,N/A,S_SCRATCH_STORE_DWORD,,SDATA,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_SCRATCH_STORE_DWORDX2,,SDATA,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_SCRATCH_STORE_DWORDX4,,SDATA,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_STORE_DWORD,,SDATA,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_STORE_DWORDX2,,SDATA,SBASE,SOFFSET,,OFFSET21S,GLC
SMEM,N/A,N/A,S_STORE_DWORDX4,,SDATA,SBASE,SOFFSET,,OFFSET21S,GLC
SOP1,52,N/A,S_ABS_I32,SDST,SSRC
SOP1,60,N/A,S_AND_SAVEEXEC_B32,SDST,SSRC
SOP1,36,N/A,S_AND_SAVEEXEC_B64,SDST,SSRC
SOP1,68,N/A,S_ANDN1_SAVEEXEC_B32,SDST,SSRC
SOP1,55,N/A,S_ANDN1_SAVEEXEC_B64,SDST,SSRC
SOP1,70,N/A,S_ANDN1_WREXEC_B32,SDST,SSRC
SOP1,57,N/A,S_ANDN1_WREXEC_B64,SDST,SSRC
SOP1,63,N/A,S_ANDN2_SAVEEXEC_B32,SDST,SSRC
SOP1,39,N/A,S_ANDN2_SAVEEXEC_B64,SDST,SSRC
SOP1,71,N/A,S_ANDN2_WREXEC_B32,SDST,SSRC
SOP1,58,N/A,S_ANDN2_WREXEC_B64,SDST,SSRC
SOP1,13,N/A,S_BCNT0_I32_B32,SDST,SSRC
SOP1,14,N/A,S_BCNT0_I32_B64,SDST,SSRC
SOP1,15,N/A,S_BCNT1_I32_B32,SDST,SSRC
SOP1,16,N/A,S_BCNT1_I32_B64,SDST,SSRC
SOP1,59,N/A,S_BITREPLICATE_B64_B32,SDST,SSRC
SOP1,27,N/A,S_BITSET0_B32,SDST,SSRC
SOP1,28,N/A,S_BITSET0_B64,SDST,SSRC:B32
SOP1,29,N/A,S_BITSET1_B32,SDST,SSRC
SOP1,30,N/A,S_BITSET1_B64,SDST,SSRC:B32
SOP1,11,N/A,S_BREV_B32,SDST,SSRC
SOP1,12,N/A,S_BREV_B64,SDST,SSRC
SOP1,5,N/A,S_CMOV_B32,SDST,SSRC
SOP1,6,N/A,S_CMOV_B64,SDST,SSRC
SOP1,17,N/A,S_FF0_I32_B32,SDST,SSRC
SOP1,18,N/A,S_FF0_I32_B64,SDST,SSRC
SOP1,19,N/A,S_FF1_I32_B32,SDST,SSRC
SOP1,20,N/A,S_FF1_I32_B64,SDST,SSRC
SOP1,23,N/A,S_FLBIT_I32,SDST,SSRC
SOP1,21,N/A,S_FLBIT_I32_B32,SDST,SSRC
SOP1,22,N/A,S_FLBIT_I32_B64,SDST,SSRC
SOP1,24,N/A,S_FLBIT_I32_I64,SDST,SSRC
SOP1,31,N/A,S_GETPC_B64,SDST,
SOP1,3,N/A,S_MOV_B32,SDST,SSRC
SOP1,4,N/A,S_MOV_B64,SDST,SSRC
SOP1,48,N/A,S_MOVRELD_B32,SDST,SSRC
SOP1,49,N/A,S_MOVRELD_B64,SDST,SSRC
SOP1,46,N/A,S_MOVRELS_B32,SDST,SSRC
SOP1,47,N/A,S_MOVRELS_B64,SDST,SSRC
SOP1,73,N/A,S_MOVRELSD_2_B32,SDST,SSRC
SOP1,65,N/A,S_NAND_SAVEEXEC_B32,SDST,SSRC
SOP1,41,N/A,S_NAND_SAVEEXEC_B64,SDST,SSRC
SOP1,66,N/A,S_NOR_SAVEEXEC_B32,SDST,SSRC
SOP1,42,N/A,S_NOR_SAVEEXEC_B64,SDST,SSRC
SOP1,7,N/A,S_NOT_B32,SDST,SSRC
SOP1,8,N/A,S_NOT_B64,SDST,SSRC
SOP1,61,N/A,S_OR_SAVEEXEC_B32,SDST,SSRC
SOP1,37,N/A,S_OR_SAVEEXEC_B64,SDST,SSRC
SOP1,69,N/A,S_ORN1_SAVEEXEC_B32,SDST,SSRC
SOP1,56,N/A,S_ORN1_SAVEEXEC_B64,SDST,SSRC
SOP1,64,N/A,S_ORN2_SAVEEXEC_B32,SDST,SSRC
SOP1,40,N/A,S_ORN2_SAVEEXEC_B64,SDST,SSRC
SOP1,44,N/A,S_QUADMASK_B32,SDST,SSRC
SOP1,45,N/A,S_QUADMASK_B64,SDST,SSRC
SOP1,34,N/A,S_RFE_B64,,SSRC
SOP1,32,N/A,S_SETPC_B64,,SSRC
SOP1,26,N/A,S_SEXT_I32_I16,SDST,SSRC
SOP1,25,N/A,S_SEXT_I32_I8,SDST,SSRC
SOP1,33,N/A,S_SWAPPC_B64,SDST,SSRC
SOP1,9,N/A,S_WQM_B32,SDST,SSRC
SOP1,10,N/A,S_WQM_B64,SDST,SSRC
SOP1,67,N/A,S_XNOR_SAVEEXEC_B32,SDST,SSRC
SOP1,43,N/A,S_XNOR_SAVEEXEC_B64,SDST,SSRC
SOP1,62,N/A,S_XOR_SAVEEXEC_B32,SDST,SSRC
SOP1,38,N/A,S_XOR_SAVEEXEC_B64,SDST,SSRC
SOP2,44,N/A,S_ABSDIFF_I32,SDST,SSRC0,SSRC1
SOP2,2,N/A,S_ADD_I32,SDST,SSRC0,SSRC1
SOP2,0,N/A,S_ADD_U32,SDST,SSRC0,SSRC1
SOP2,4,N/A,S_ADDC_U32,SDST,SSRC0,SSRC1
SOP2,14,N/A,S_AND_B32,SDST,SSRC0,SSRC1
SOP2,15,N/A,S_AND_B64,SDST,SSRC0,SSRC1
SOP2,20,N/A,S_ANDN2_B32,SDST,SSRC0,SSRC1
SOP2,21,N/A,S_ANDN2_B64,SDST,SSRC0,SSRC1
SOP2,34,N/A,S_ASHR_I32,SDST,SSRC0,SSRC1:U32
SOP2,35,N/A,S_ASHR_I64,SDST,SSRC0,SSRC1:U32
SOP2,40,N/A,S_BFE_I32,SDST,SSRC0,SSRC1:U32
SOP2,42,N/A,S_BFE_I64,SDST,SSRC0,SSRC1:U32
SOP2,39,N/A,S_BFE_U32,SDST,SSRC0,SSRC1
SOP2,41,N/A,S_BFE_U64,SDST,SSRC0,SSRC1:U32
SOP2,36,N/A,S_BFM_B32,SDST,SSRC0,SSRC1
SOP2,37,N/A,S_BFM_B64,SDST,SSRC0:B32,SSRC1:B32
SOP2,10,N/A,S_CSELECT_B32,SDST,SSRC0,SSRC1
SOP2,11,N/A,S_CSELECT_B64,SDST,SSRC0,SSRC1
SOP2,46,N/A,S_LSHL1_ADD_U32,SDST,SSRC0,SSRC1
SOP2,47,N/A,S_LSHL2_ADD_U32,SDST,SSRC0,SSRC1
SOP2,48,N/A,S_LSHL3_ADD_U32,SDST,SSRC0,SSRC1
SOP2,49,N/A,S_LSHL4_ADD_U32,SDST,SSRC0,SSRC1
SOP2,30,N/A,S_LSHL_B32,SDST,SSRC0,SSRC1:U32
SOP2,31,N/A,S_LSHL_B64,SDST,SSRC0,SSRC1:U32
SOP2,32,N/A,S_LSHR_B32,SDST,SSRC0,SSRC1:U32
SOP2,33,N/A,S_LSHR_B64,SDST,SSRC0,SSRC1:U32
SOP2,8,N/A,S_MAX_I32,SDST,SSRC0,SSRC1
SOP2,9,N/A,S_MAX_U32,SDST,SSRC0,SSRC1
SOP2,6,N/A,S_MIN_I32,SDST,SSRC0,SSRC1
SOP2,7,N/A,S_MIN_U32,SDST,SSRC0,SSRC1
SOP2,54,N/A,S_MUL_HI_I32,SDST,SSRC0,SSRC1
SOP2,53,N/A,S_MUL_HI_U32,SDST,SSRC0,SSRC1
SOP2,38,N/A,S_MUL_I32,SDST,SSRC0,SSRC1
SOP2,24,N/A,S_NAND_B32,SDST,SSRC0,SSRC1
SOP2,25,N/A,S_NAND_B64,SDST,SSRC0,SSRC1
SOP2,26,N/A,S_NOR_B32,SDST,SSRC0,SSRC1
SOP2,27,N/A,S_NOR_B64,SDST,SSRC0,SSRC1
SOP2,16,N/A,S_OR_B32,SDST,SSRC0,SSRC1
SOP2,17,N/A,S_OR_B64,SDST,SSRC0,SSRC1
SOP2,22,N/A,S_ORN2_B32,SDST,SSRC0,SSRC1
SOP2,23,N/A,S_ORN2_B64,SDST,SSRC0,SSRC1
SOP2,52,N/A,S_PACK_HH_B32_B16,SDST,SSRC0:B32,SSRC1:B32
SOP2,51,N/A,S_PACK_LH_B32_B16,SDST,SSRC0,SSRC1:B32
SOP2,50,N/A,S_PACK_LL_B32_B16,SDST,SSRC0,SSRC1
SOP2,3,N/A,S_SUB_I32,SDST,SSRC0,SSRC1
SOP2,1,N/A,S_SUB_U32,SDST,SSRC0,SSRC1
SOP2,5,N/A,S_SUBB_U32,SDST,SSRC0,SSRC1
SOP2,28,N/A,S_XNOR_B32,SDST,SSRC0,SSRC1
SOP2,29,N/A,S_XNOR_B64,SDST,SSRC0,SSRC1
SOP2,18,N/A,S_XOR_B32,SDST,SSRC0,SSRC1
SOP2,19,N/A,S_XOR_B64,SDST,SSRC0,SSRC1
SOPC,12,N/A,S_BITCMP0_B32,SSRC0,SSRC1
SOPC,14,N/A,S_BITCMP0_B64,SSRC0,SSRC1:U32
SOPC,13,N/A,S_BITCMP1_B32,SSRC0,SSRC1
SOPC,15,N/A,S_BITCMP1_B64,SSRC0,SSRC1:U32
SOPC,0,N/A,S_CMP_EQ_I32,SSRC0,SSRC1
SOPC,6,N/A,S_CMP_EQ_U32,SSRC0,SSRC1
SOPC,18,N/A,S_CMP_EQ_U64,SSRC0,SSRC1
SOPC,3,N/A,S_CMP_GE_I32,SSRC0,SSRC1
SOPC,9,N/A,S_CMP_GE_U32,SSRC0,SSRC1
SOPC,2,N/A,S_CMP_GT_I32,SSRC0,SSRC1
SOPC,8,N/A,S_CMP_GT_U32,SSRC0,SSRC1
SOPC,5,N/A,S_CMP_LE_I32,SSRC0,SSRC1
SOPC,11,N/A,S_CMP_LE_U32,SSRC0,SSRC1
SOPC,1,N/A,S_CMP_LG_I32,SSRC0,SSRC1
SOPC,7,N/A,S_CMP_LG_U32,SSRC0,SSRC1
SOPC,19,N/A,S_CMP_LG_U64,SSRC0,SSRC1
SOPC,4,N/A,S_CMP_LT_I32,SSRC0,SSRC1
SOPC,10,N/A,S_CMP_LT_U32,SSRC0,SSRC1
SOPK,15,N/A,S_ADDK_I32,SDST,IMM16,
SOPK,22,N/A,S_CALL_B64,SDST,LABEL,
SOPK,2,N/A,S_CMOVK_I32,SDST,IMM16,
SOPK,3,N/A,S_CMPK_EQ_I32,,SSRC,IMM16
SOPK,9,N/A,S_CMPK_EQ_U32,,SSRC,IMM16
SOPK,6,N/A,S_CMPK_GE_I32,,SSRC,IMM16
SOPK,12,N/A,S_CMPK_GE_U32,,SSRC,IMM16
SOPK,5,N/A,S_CMPK_GT_I32,,SSRC,IMM16
SOPK,11,N/A,S_CMPK_GT_U32,,SSRC,IMM16
SOPK,8,N/A,S_CMPK_LE_I32,,SSRC,IMM16
SOPK,14,N/A,S_CMPK_LE_U32,,SSRC,IMM16
SOPK,4,N/A,S_CMPK_LG_I32,,SSRC,IMM16
SOPK,10,N/A,S_CMPK_LG_U32,,SSRC,IMM16
SOPK,7,N/A,S_CMPK_LT_I32,,SSRC,IMM16
SOPK,13,N/A,S_CMPK_LT_U32,,SSRC,IMM16
SOPK,18,N/A,S_GETREG_B32,SDST,HWREG,
SOPK,0,N/A,S_MOVK_I32,SDST,IMM16,
SOPK,16,N/A,S_MULK_I32,SDST,IMM16,
SOPK,19,N/A,S_SETREG_B32,HWREG,SSRC,
SOPK,21,N/A,S_SETREG_IMM32_B32,HWREG,SIMM32,
SOPK,27,N/A,S_SUBVECTOR_LOOP_BEGIN,SDST,LABEL,
SOPK,28,N/A,S_SUBVECTOR_LOOP_END,SDST,LABEL,
SOPK,1,N/A,S_VERSION,,IMM16,
SOPK,25,N/A,S_WAITCNT_EXPCNT,,SSRC,IMM16
SOPK,26,N/A,S_WAITCNT_LGKMCNT,,SSRC,IMM16
SOPK,24,N/A,S_WAITCNT_VMCNT,,SSRC,IMM16
SOPK,23,N/A,S_WAITCNT_VSCNT,,SSRC,IMM16
SOPP,10,N/A,S_BARRIER,
SOPP,2,N/A,S_BRANCH,LABEL
SOPP,23,N/A,S_CBRANCH_CDBGSYS,LABEL
SOPP,26,N/A,S_CBRANCH_CDBGSYS_AND_USER,LABEL
SOPP,25,N/A,S_CBRANCH_CDBGSYS_OR_USER,LABEL
SOPP,24,N/A,S_CBRANCH_CDBGUSER,LABEL
SOPP,9,N/A,S_CBRANCH_EXECNZ,LABEL
SOPP,8,N/A,S_CBRANCH_EXECZ,LABEL
SOPP,4,N/A,S_CBRANCH_SCC0,LABEL
SOPP,5,N/A,S_CBRANCH_SCC1,LABEL
SOPP,7,N/A,S_CBRANCH_VCCNZ,LABEL
SOPP,6,N/A,S_CBRANCH_VCCZ,LABEL
SOPP,33,N/A,S_CLAUSE,IMM16
SOPP,31,N/A,S_CODE_END,
SOPP,21,N/A,S_DECPERFLEVEL,IMM16
SOPP,37,N/A,S_DENORM_MODE,IMM16
SOPP,1,N/A,S_ENDPGM,
SOPP,30,N/A,S_ENDPGM_ORDERED_PS_DONE,
SOPP,27,N/A,S_ENDPGM_SAVED,
SOPP,19,N/A,S_ICACHE_INV,
SOPP,20,N/A,S_INCPERFLEVEL,IMM16
SOPP,32,N/A,S_INST_PREFETCH,IMM16
SOPP,0,N/A,S_NOP,IMM16
SOPP,36,N/A,S_ROUND_MODE,IMM16
SOPP,16,N/A,S_SENDMSG,MSG
SOPP,17,N/A,S_SENDMSGHALT,MSG
SOPP,13,N/A,S_SETHALT,IMM16
SOPP,11,N/A,S_SETKILL,IMM16
SOPP,15,N/A,S_SETPRIO,IMM16
SOPP,14,N/A,S_SLEEP,IMM16
SOPP,18,N/A,S_TRAP,IMM16
SOPP,22,N/A,S_TTRACEDATA,
SOPP,40,N/A,S_TTRACEDATA_IMM,IMM16
SOPP,N/A,N/A,S_WAIT_IDLE,
SOPP,12,N/A,S_WAITCNT,WAITCNT
SOPP,N/A,N/A,S_WAITCNT_DEPCTR,WAITCNT_DEPCTR
SOPP,3,N/A,S_WAKEUP,
VINTRP,2,N/A,V_INTERP_MOV_F32,VDST,PARAM:B32,ATTR:B32
VINTRP,0,N/A,V_INTERP_P1_F32,VDST,VSRC,ATTR:B32
VINTRP,1,N/A,V_INTERP_P2_F32,VDST,VSRC,ATTR:B32
VOP1,56,N/A,V_BFREV_B32,VDST,SRC
VOP1,92,N/A,V_CEIL_F16,VDST,SRC
VOP1,34,N/A,V_CEIL_F32,VDST,SRC
VOP1,24,N/A,V_CEIL_F64,VDST,SRC
VOP1,65,N/A,V_CLREXCP,,
VOP1,97,N/A,V_COS_F16,VDST,SRC
VOP1,54,N/A,V_COS_F32,VDST,SRC
VOP1,10,N/A,V_CVT_F16_F32,VDST,SRC
VOP1,81,N/A,V_CVT_F16_I16,VDST,SRC
VOP1,80,N/A,V_CVT_F16_U16,VDST,SRC
VOP1,11,N/A,V_CVT_F32_F16,VDST,SRC
VOP1,15,N/A,V_CVT_F32_F64,VDST,SRC
VOP1,5,N/A,V_CVT_F32_I32,VDST,SRC
VOP1,6,N/A,V_CVT_F32_U32,VDST,SRC
VOP1,17,N/A,V_CVT_F32_UBYTE0,VDST,SRC
VOP1,18,N/A,V_CVT_F32_UBYTE1,VDST,SRC
VOP1,19,N/A,V_CVT_F32_UBYTE2,VDST,SRC
VOP1,20,N/A,V_CVT_F32_UBYTE3,VDST,SRC
VOP1,16,N/A,V_CVT_F64_F32,VDST,SRC
VOP1,4,N/A,V_CVT_F64_I32,VDST,SRC
VOP1,22,N/A,V_CVT_F64_U32,VDST,SRC
VOP1,13,N/A,V_CVT_FLR_I32_F32,VDST,SRC
VOP1,83,N/A,V_CVT_I16_F16,VDST,SRC
VOP1,8,N/A,V_CVT_I32_F32,VDST,SRC
VOP1,3,N/A,V_CVT_I32_F64,VDST,SRC
VOP1,99,N/A,V_CVT_NORM_I16_F16,VDST,SRC
VOP1,100,N/A,V_CVT_NORM_U16_F16,VDST,SRC
VOP1,14,N/A,V_CVT_OFF_F32_I4,VDST,SRC
VOP1,12,N/A,V_CVT_RPI_I32_F32,VDST,SRC
VOP1,82,N/A,V_CVT_U16_F16,VDST,SRC
VOP1,7,N/A,V_CVT_U32_F32,VDST,SRC
VOP1,21,N/A,V_CVT_U32_F64,VDST,SRC
VOP1,88,N/A,V_EXP_F16,VDST,SRC
VOP1,37,N/A,V_EXP_F32,VDST,SRC
VOP1,59,N/A,V_FFBH_I32,VDST,SRC
VOP1,57,N/A,V_FFBH_U32,VDST,SRC
VOP1,58,N/A,V_FFBL_B32,VDST,SRC
VOP1,91,N/A,V_FLOOR_F16,VDST,SRC
VOP1,36,N/A,V_FLOOR_F32,VDST,SRC
VOP1,26,N/A,V_FLOOR_F64,VDST,SRC
VOP1,95,N/A,V_FRACT_F16,VDST,SRC
VOP1,32,N/A,V_FRACT_F32,VDST,SRC
VOP1,62,N/A,V_FRACT_F64,VDST,SRC
VOP1,90,N/A,V_FREXP_EXP_I16_F16,VDST,SRC
VOP1,63,N/A,V_FREXP_EXP_I32_F32,VDST,SRC
VOP1,60,N/A,V_FREXP_EXP_I32_F64,VDST,SRC
VOP1,89,N/A,V_FREXP_MANT_F16,VDST,SRC
VOP1,64,N/A,V_FREXP_MANT_F32,VDST,SRC
VOP1,61,N/A,V_FREXP_MANT_F64,VDST,SRC
VOP1,87,N/A,V_LOG_F16,VDST,SRC
VOP1,39,N/A,V_LOG_F32,VDST,SRC
VOP1,1,N/A,V_MOV_B32,VDST,SRC
VOP1,66,N/A,V_MOVRELD_B32,VDST,SRC
VOP1,67,N/A,V_MOVRELS_B32,VDST,VSRC
VOP1,72,N/A,V_MOVRELSD_2_B32,VDST,VSRC
VOP1,68,N/A,V_MOVRELSD_B32,VDST,VSRC
VOP1,0,N/A,V_NOP,,
VOP1,55,N/A,V_NOT_B32,VDST,SRC
VOP1,27,N/A,V_PIPEFLUSH,,
VOP1,84,N/A,V_RCP_F16,VDST,SRC
VOP1,42,N/A,V_RCP_F32,VDST,SRC
VOP1,47,N/A,V_RCP_F64,VDST,SRC
VOP1,43,N/A,V_RCP_IFLAG_F32,VDST,SRC
VOP1,2,N/A,V_READFIRSTLANE_B32,SDST,SRC
VOP1,94,N/A,V_RNDNE_F16,VDST,SRC
VOP1,35,N/A,V_RNDNE_F32,VDST,SRC
VOP1,25,N/A,V_RNDNE_F64,VDST,SRC
VOP1,86,N/A,V_RSQ_F16,VDST,SRC
VOP1,46,N/A,V_RSQ_F32,VDST,SRC
VOP1,49,N/A,V_RSQ_F64,VDST,SRC
VOP1,98,N/A,V_SAT_PK_U8_I16,VDST:U8X4,SRC
VOP1,96,N/A,V_SIN_F16,VDST,SRC
VOP1,53,N/A,V_SIN_F32,VDST,SRC
VOP1,85,N/A,V_SQRT_F16,VDST,SRC
VOP1,51,N/A,V_SQRT_F32,VDST,SRC
VOP1,52,N/A,V_SQRT_F64,VDST,SRC
VOP1,101,N/A,V_SWAP_B32,VDST,VSRC
VOP1,104,N/A,V_SWAPREL_B32,VDST,VSRC
VOP1,93,N/A,V_TRUNC_F16,VDST,SRC
VOP1,33,N/A,V_TRUNC_F32,VDST,SRC
VOP1,23,N/A,V_TRUNC_F64,VDST,SRC
VOP2,40,N/A,V_ADD_CO_CI_U32,VDST,VCC,SRC0,VSRC1,VCC
VOP2,50,N/A,V_ADD_F16,VDST,,SRC0,VSRC1,
VOP2,3,N/A,V_ADD_F32,VDST,,SRC0,VSRC1,
VOP2,37,N/A,V_ADD_NC_U32,VDST,,SRC0,VSRC1,
VOP2,27,N/A,V_AND_B32,VDST,,SRC0,VSRC1,
VOP2,24,N/A,V_ASHRREV_I32,VDST,,SRC0:U32,VSRC1,
VOP2,1,N/A,V_CNDMASK_B32,VDST,,SRC0,VSRC1,VCC
VOP2,47,N/A,V_CVT_PKRTZ_F16_F32,VDST,,SRC0:F32,VSRC1:F32,
VOP2,56,N/A,V_FMAAK_F16,VDST,,SRC0,VSRC1,SIMM32
VOP2,45,N/A,V_FMAAK_F32,VDST,,SRC0,VSRC1,SIMM32
VOP2,54,N/A,V_FMAC_F16,VDST,,SRC0,VSRC1,
VOP2,43,N/A,V_FMAC_F32,VDST,,SRC0,VSRC1,
VOP2,55,N/A,V_FMAMK_F16,VDST,,SRC0,SIMM32,VSRC2
VOP2,44,N/A,V_FMAMK_F32,VDST,,SRC0,SIMM32,VSRC2
VOP2,59,N/A,V_LDEXP_F16,VDST,,SRC0,VSRC1:I16,
VOP2,26,N/A,V_LSHLREV_B32,VDST,,SRC0:U32,VSRC1,
VOP2,22,N/A,V_LSHRREV_B32,VDST,,SRC0:U32,VSRC1,
VOP2,31,N/A,V_MAC_F32,VDST,,SRC0,VSRC1,
VOP2,6,N/A,V_MAC_LEGACY_F32,VDST,,SRC0,VSRC1,
VOP2,33,N/A,V_MADAK_F32,VDST,,SRC0,VSRC1,SIMM32
VOP2,32,N/A,V_MADMK_F32,VDST,,SRC0,SIMM32,VSRC2
VOP2,57,N/A,V_MAX_F16,VDST,,SRC0,VSRC1,
VOP2,16,N/A,V_MAX_F32,VDST,,SRC0,VSRC1,
VOP2,18,N/A,V_MAX_I32,VDST,,SRC0,VSRC1,
VOP2,20,N/A,V_MAX_U32,VDST,,SRC0,VSRC1,
VOP2,58,N/A,V_MIN_F16,VDST,,SRC0,VSRC1,
VOP2,15,N/A,V_MIN_F32,VDST,,SRC0,VSRC1,
VOP2,17,N/A,V_MIN_I32,VDST,,SRC0,VSRC1,
VOP2,19,N/A,V_MIN_U32,VDST,,SRC0,VSRC1,
VOP2,53,N/A,V_MUL_F16,VDST,,SRC0,VSRC1,
VOP2,8,N/A,V_MUL_F32,VDST,,SRC0,VSRC1,
VOP2,10,N/A,V_MUL_HI_I32_I24,VDST,,SRC0,VSRC1,
VOP2,12,N/A,V_MUL_HI_U32_U24,VDST,,SRC0,VSRC1,
VOP2,9,N/A,V_MUL_I32_I24,VDST,,SRC0,VSRC1,
VOP2,7,N/A,V_MUL_LEGACY_F32,VDST,,SRC0,VSRC1,
VOP2,11,N/A,V_MUL_U32_U24,VDST,,SRC0,VSRC1,
VOP2,28,N/A,V_OR_B32,VDST,,SRC0,VSRC1,
VOP2,60,N/A,V_PK_FMAC_F16,VDST,,SRC0,VSRC1,
VOP2,41,N/A,V_SUB_CO_CI_U32,VDST,VCC,SRC0,VSRC1,VCC
VOP2,51,N/A,V_SUB_F16,VDST,,SRC0,VSRC1,
VOP2,4,N/A,V_SUB_F32,VDST,,SRC0,VSRC1,
VOP2,38,N/A,V_SUB_NC_U32,VDST,,SRC0,VSRC1,
VOP2,42,N/A,V_SUBREV_CO_CI_U32,VDST,VCC,SRC0,VSRC1,VCC
VOP2,52,N/A,V_SUBREV_F16,VDST,,SRC0,VSRC1,
VOP2,5,N/A,V_SUBREV_F32,VDST,,SRC0,VSRC1,
VOP2,39,N/A,V_SUBREV_NC_U32,VDST,,SRC0,VSRC1,
VOP2,30,N/A,V_XNOR_B32,VDST,,SRC0,VSRC1,
VOP2,29,N/A,V_XOR_B32,VDST,,SRC0,VSRC1,
VOP3A,877,N/A,V_ADD3_U32,VDST,,SRC0,SRC1,SRC2,
VOP3A,40,N/A,V_ADD_CO_CI_U32_E64,VDST,SDST,SRC0,SRC1,SSRC2,CLAMP
VOP3B,783,N/A,V_ADD_CO_U32,VDST,SDST,SRC0,SRC1,,CLAMP
VOP3A,50,N/A,V_ADD_F16_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD
VOP3A,3,N/A,V_ADD_F32_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD
VOP3A,356,N/A,V_ADD_F64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD
VOP3A,839,N/A,V_ADD_LSHL_U32,VDST,,SRC0,SRC1,SRC2,
VOP3A,781,N/A,V_ADD_NC_I16,VDST,,SRC0,SRC1,,OP_SEL,CLAMP
VOP3A,895,N/A,V_ADD_NC_I32,VDST,,SRC0,SRC1,,CLAMP
VOP3A,771,N/A,V_ADD_NC_U16,VDST,,SRC0,SRC1,,OP_SEL,CLAMP
VOP3A,37,N/A,V_ADD_NC_U32_E64,VDST,,SRC0,SRC1,,CLAMP
VOP3A,334,N/A,V_ALIGNBIT_B32,VDST,,SRC0,SRC1,SRC2:B16,
VOP3A,335,N/A,V_ALIGNBYTE_B32,VDST,,SRC0,SRC1,SRC2:B16,
VOP3A,27,N/A,V_AND_B32_E64,VDST,,SRC0,SRC1,,
VOP3A,881,N/A,V_AND_OR_B32,VDST,,SRC0,SRC1,SRC2,
VOP3A,776,N/A,V_ASHRREV_I16,VDST,,SRC0:U16,SRC1,,
VOP3A,24,N/A,V_ASHRREV_I32_E64,VDST,,SRC0:U32,SRC1,,
VOP3A,769,N/A,V_ASHRREV_I64,VDST,,SRC0:U32,SRC1,,
VOP3A,868,N/A,V_BCNT_U32_B32,VDST,,SRC0,SRC1,,
VOP3A,329,N/A,V_BFE_I32,VDST,,SRC0,SRC1:U32,SRC2:U32,
VOP3A,328,N/A,V_BFE_U32,VDST,,SRC0,SRC1,SRC2,
VOP3A,330,N/A,V_BFI_B32,VDST,,SRC0,SRC1,SRC2,
VOP3A,867,N/A,V_BFM_B32,VDST,,SRC0,SRC1,,
VOP3A,56,N/A,V_BFREV_B32_E64,VDST,,SRC,,,
VOP3A,92,N/A,V_CEIL_F16_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,34,N/A,V_CEIL_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,24,N/A,V_CEIL_F64_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,65,N/A,V_CLREXCP_E64,,,,,,
VOP3A,143,N/A,V_CMP_CLASS_F16_E64,SDST,,SRC0:M,SRC1:B32,,
VOP3A,136,N/A,V_CMP_CLASS_F32_E64,SDST,,SRC0:M,SRC1:B32,,
VOP3A,168,N/A,V_CMP_CLASS_F64_E64,SDST,,SRC0:M,SRC1:B32,,
VOP3A,202,N/A,V_CMP_EQ_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,2,N/A,V_CMP_EQ_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,34,N/A,V_CMP_EQ_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,138,N/A,V_CMP_EQ_I16_E64,SDST,,SRC0,SRC1,,
VOP3A,130,N/A,V_CMP_EQ_I32_E64,SDST,,SRC0,SRC1,,
VOP3A,162,N/A,V_CMP_EQ_I64_E64,SDST,,SRC0,SRC1,,
VOP3A,170,N/A,V_CMP_EQ_U16_E64,SDST,,SRC0,SRC1,,
VOP3A,194,N/A,V_CMP_EQ_U32_E64,SDST,,SRC0,SRC1,,
VOP3A,226,N/A,V_CMP_EQ_U64_E64,SDST,,SRC0,SRC1,,
VOP3A,200,N/A,V_CMP_F_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,0,N/A,V_CMP_F_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,32,N/A,V_CMP_F_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,128,N/A,V_CMP_F_I32_E64,SDST,,SRC0,SRC1,,
VOP3A,160,N/A,V_CMP_F_I64_E64,SDST,,SRC0,SRC1,,
VOP3A,192,N/A,V_CMP_F_U32_E64,SDST,,SRC0,SRC1,,
VOP3A,224,N/A,V_CMP_F_U64_E64,SDST,,SRC0,SRC1,,
VOP3A,206,N/A,V_CMP_GE_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,6,N/A,V_CMP_GE_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,38,N/A,V_CMP_GE_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,142,N/A,V_CMP_GE_I16_E64,SDST,,SRC0,SRC1,,
VOP3A,134,N/A,V_CMP_GE_I32_E64,SDST,,SRC0,SRC1,,
VOP3A,166,N/A,V_CMP_GE_I64_E64,SDST,,SRC0,SRC1,,
VOP3A,174,N/A,V_CMP_GE_U16_E64,SDST,,SRC0,SRC1,,
VOP3A,198,N/A,V_CMP_GE_U32_E64,SDST,,SRC0,SRC1,,
VOP3A,230,N/A,V_CMP_GE_U64_E64,SDST,,SRC0,SRC1,,
VOP3A,204,N/A,V_CMP_GT_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,4,N/A,V_CMP_GT_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,36,N/A,V_CMP_GT_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,140,N/A,V_CMP_GT_I16_E64,SDST,,SRC0,SRC1,,
VOP3A,132,N/A,V_CMP_GT_I32_E64,SDST,,SRC0,SRC1,,
VOP3A,164,N/A,V_CMP_GT_I64_E64,SDST,,SRC0,SRC1,,
VOP3A,172,N/A,V_CMP_GT_U16_E64,SDST,,SRC0,SRC1,,
VOP3A,196,N/A,V_CMP_GT_U32_E64,SDST,,SRC0,SRC1,,
VOP3A,228,N/A,V_CMP_GT_U64_E64,SDST,,SRC0,SRC1,,
VOP3A,203,N/A,V_CMP_LE_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,3,N/A,V_CMP_LE_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,35,N/A,V_CMP_LE_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,139,N/A,V_CMP_LE_I16_E64,SDST,,SRC0,SRC1,,
VOP3A,131,N/A,V_CMP_LE_I32_E64,SDST,,SRC0,SRC1,,
VOP3A,163,N/A,V_CMP_LE_I64_E64,SDST,,SRC0,SRC1,,
VOP3A,171,N/A,V_CMP_LE_U16_E64,SDST,,SRC0,SRC1,,
VOP3A,195,N/A,V_CMP_LE_U32_E64,SDST,,SRC0,SRC1,,
VOP3A,227,N/A,V_CMP_LE_U64_E64,SDST,,SRC0,SRC1,,
VOP3A,205,N/A,V_CMP_LG_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,5,N/A,V_CMP_LG_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,37,N/A,V_CMP_LG_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,201,N/A,V_CMP_LT_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,1,N/A,V_CMP_LT_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,33,N/A,V_CMP_LT_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,137,N/A,V_CMP_LT_I16_E64,SDST,,SRC0,SRC1,,
VOP3A,129,N/A,V_CMP_LT_I32_E64,SDST,,SRC0,SRC1,,
VOP3A,161,N/A,V_CMP_LT_I64_E64,SDST,,SRC0,SRC1,,
VOP3A,169,N/A,V_CMP_LT_U16_E64,SDST,,SRC0,SRC1,,
VOP3A,193,N/A,V_CMP_LT_U32_E64,SDST,,SRC0,SRC1,,
VOP3A,225,N/A,V_CMP_LT_U64_E64,SDST,,SRC0,SRC1,,
VOP3A,141,N/A,V_CMP_NE_I16_E64,SDST,,SRC0,SRC1,,
VOP3A,133,N/A,V_CMP_NE_I32_E64,SDST,,SRC0,SRC1,,
VOP3A,165,N/A,V_CMP_NE_I64_E64,SDST,,SRC0,SRC1,,
VOP3A,173,N/A,V_CMP_NE_U16_E64,SDST,,SRC0,SRC1,,
VOP3A,197,N/A,V_CMP_NE_U32_E64,SDST,,SRC0,SRC1,,
VOP3A,229,N/A,V_CMP_NE_U64_E64,SDST,,SRC0,SRC1,,
VOP3A,237,N/A,V_CMP_NEQ_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,13,N/A,V_CMP_NEQ_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,45,N/A,V_CMP_NEQ_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,233,N/A,V_CMP_NGE_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,9,N/A,V_CMP_NGE_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,41,N/A,V_CMP_NGE_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,235,N/A,V_CMP_NGT_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,11,N/A,V_CMP_NGT_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,43,N/A,V_CMP_NGT_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,236,N/A,V_CMP_NLE_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,12,N/A,V_CMP_NLE_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,44,N/A,V_CMP_NLE_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,234,N/A,V_CMP_NLG_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,10,N/A,V_CMP_NLG_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,42,N/A,V_CMP_NLG_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,238,N/A,V_CMP_NLT_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,14,N/A,V_CMP_NLT_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,46,N/A,V_CMP_NLT_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,207,N/A,V_CMP_O_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,7,N/A,V_CMP_O_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,39,N/A,V_CMP_O_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,135,N/A,V_CMP_T_I32_E64,SDST,,SRC0,SRC1,,
VOP3A,167,N/A,V_CMP_T_I64_E64,SDST,,SRC0,SRC1,,
VOP3A,199,N/A,V_CMP_T_U32_E64,SDST,,SRC0,SRC1,,
VOP3A,231,N/A,V_CMP_T_U64_E64,SDST,,SRC0,SRC1,,
VOP3A,239,N/A,V_CMP_TRU_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,15,N/A,V_CMP_TRU_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,47,N/A,V_CMP_TRU_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,232,N/A,V_CMP_U_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,8,N/A,V_CMP_U_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,40,N/A,V_CMP_U_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP
VOP3A,159,N/A,V_CMPX_CLASS_F16_E64,,,SRC0:M,SRC1:B32,,
VOP3A,152,N/A,V_CMPX_CLASS_F32_E64,,,SRC0:M,SRC1:B32,,
VOP3A,184,N/A,V_CMPX_CLASS_F64_E64,,,SRC0:M,SRC1:B32,,
VOP3A,218,N/A,V_CMPX_EQ_F16_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,18,N/A,V_CMPX_EQ_F32_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,50,N/A,V_CMPX_EQ_F64_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,154,N/A,V_CMPX_EQ_I16_E64,,,SRC0,SRC1,,
VOP3A,146,N/A,V_CMPX_EQ_I32_E64,,,SRC0,SRC1,,
VOP3A,178,N/A,V_CMPX_EQ_I64_E64,,,SRC0,SRC1,,
VOP3A,186,N/A,V_CMPX_EQ_U16_E64,,,SRC0,SRC1,,
VOP3A,210,N/A,V_CMPX_EQ_U32_E64,,,SRC0,SRC1,,
VOP3A,242,N/A,V_CMPX_EQ_U64_E64,,,SRC0,SRC1,,
VOP3A,216,N/A,V_CMPX_F_F16_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,16,N/A,V_CMPX_F_F32_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,48,N/A,V_CMPX_F_F64_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,144,N/A,V_CMPX_F_I32_E64,,,SRC0,SRC1,,
VOP3A,176,N/A,V_CMPX_F_I64_E64,,,SRC0,SRC1,,
VOP3A,208,N/A,V_CMPX_F_U32_E64,,,SRC0,SRC1,,
VOP3A,240,N/A,V_CMPX_F_U64_E64,,,SRC0,SRC1,,
VOP3A,222,N/A,V_CMPX_GE_F16_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,22,N/A,V_CMPX_GE_F32_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,54,N/A,V_CMPX_GE_F64_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,158,N/A,V_CMPX_GE_I16_E64,,,SRC0,SRC1,,
VOP3A,150,N/A,V_CMPX_GE_I32_E64,,,SRC0,SRC1,,
VOP3A,182,N/A,V_CMPX_GE_I64_E64,,,SRC0,SRC1,,
VOP3A,190,N/A,V_CMPX_GE_U16_E64,,,SRC0,SRC1,,
VOP3A,214,N/A,V_CMPX_GE_U32_E64,,,SRC0,SRC1,,
VOP3A,246,N/A,V_CMPX_GE_U64_E64,,,SRC0,SRC1,,
VOP3A,220,N/A,V_CMPX_GT_F16_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,20,N/A,V_CMPX_GT_F32_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,52,N/A,V_CMPX_GT_F64_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,156,N/A,V_CMPX_GT_I16_E64,,,SRC0,SRC1,,
VOP3A,148,N/A,V_CMPX_GT_I32_E64,,,SRC0,SRC1,,
VOP3A,180,N/A,V_CMPX_GT_I64_E64,,,SRC0,SRC1,,
VOP3A,188,N/A,V_CMPX_GT_U16_E64,,,SRC0,SRC1,,
VOP3A,212,N/A,V_CMPX_GT_U32_E64,,,SRC0,SRC1,,
VOP3A,244,N/A,V_CMPX_GT_U64_E64,,,SRC0,SRC1,,
VOP3A,219,N/A,V_CMPX_LE_F16_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,19,N/A,V_CMPX_LE_F32_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,51,N/A,V_CMPX_LE_F64_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,155,N/A,V_CMPX_LE_I16_E64,,,SRC0,SRC1,,
VOP3A,147,N/A,V_CMPX_LE_I32_E64,,,SRC0,SRC1,,
VOP3A,179,N/A,V_CMPX_LE_I64_E64,,,SRC0,SRC1,,
VOP3A,187,N/A,V_CMPX_LE_U16_E64,,,SRC0,SRC1,,
VOP3A,211,N/A,V_CMPX_LE_U32_E64,,,SRC0,SRC1,,
VOP3A,243,N/A,V_CMPX_LE_U64_E64,,,SRC0,SRC1,,
VOP3A,221,N/A,V_CMPX_LG_F16_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,21,N/A,V_CMPX_LG_F32_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,53,N/A,V_CMPX_LG_F64_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,217,N/A,V_CMPX_LT_F16_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,17,N/A,V_CMPX_LT_F32_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,49,N/A,V_CMPX_LT_F64_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,153,N/A,V_CMPX_LT_I16_E64,,,SRC0,SRC1,,
VOP3A,145,N/A,V_CMPX_LT_I32_E64,,,SRC0,SRC1,,
VOP3A,177,N/A,V_CMPX_LT_I64_E64,,,SRC0,SRC1,,
VOP3A,185,N/A,V_CMPX_LT_U16_E64,,,SRC0,SRC1,,
VOP3A,209,N/A,V_CMPX_LT_U32_E64,,,SRC0,SRC1,,
VOP3A,241,N/A,V_CMPX_LT_U64_E64,,,SRC0,SRC1,,
VOP3A,157,N/A,V_CMPX_NE_I16_E64,,,SRC0,SRC1,,
VOP3A,149,N/A,V_CMPX_NE_I32_E64,,,SRC0,SRC1,,
VOP3A,181,N/A,V_CMPX_NE_I64_E64,,,SRC0,SRC1,,
VOP3A,189,N/A,V_CMPX_NE_U16_E64,,,SRC0,SRC1,,
VOP3A,213,N/A,V_CMPX_NE_U32_E64,,,SRC0,SRC1,,
VOP3A,245,N/A,V_CMPX_NE_U64_E64,,,SRC0,SRC1,,
VOP3A,253,N/A,V_CMPX_NEQ_F16_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,29,N/A,V_CMPX_NEQ_F32_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,61,N/A,V_CMPX_NEQ_F64_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,249,N/A,V_CMPX_NGE_F16_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,25,N/A,V_CMPX_NGE_F32_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,57,N/A,V_CMPX_NGE_F64_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,251,N/A,V_CMPX_NGT_F16_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,27,N/A,V_CMPX_NGT_F32_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,59,N/A,V_CMPX_NGT_F64_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,252,N/A,V_CMPX_NLE_F16_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,28,N/A,V_CMPX_NLE_F32_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,60,N/A,V_CMPX_NLE_F64_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,250,N/A,V_CMPX_NLG_F16_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,26,N/A,V_CMPX_NLG_F32_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,58,N/A,V_CMPX_NLG_F64_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,254,N/A,V_CMPX_NLT_F16_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,30,N/A,V_CMPX_NLT_F32_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,62,N/A,V_CMPX_NLT_F64_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,223,N/A,V_CMPX_O_F16_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,23,N/A,V_CMPX_O_F32_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,55,N/A,V_CMPX_O_F64_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,151,N/A,V_CMPX_T_I32_E64,,,SRC0,SRC1,,
VOP3A,183,N/A,V_CMPX_T_I64_E64,,,SRC0,SRC1,,
VOP3A,215,N/A,V_CMPX_T_U32_E64,,,SRC0,SRC1,,
VOP3A,247,N/A,V_CMPX_T_U64_E64,,,SRC0,SRC1,,
VOP3A,255,N/A,V_CMPX_TRU_F16_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,31,N/A,V_CMPX_TRU_F32_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,63,N/A,V_CMPX_TRU_F64_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,248,N/A,V_CMPX_U_F16_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,24,N/A,V_CMPX_U_F32_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,56,N/A,V_CMPX_U_F64_E64,,,SRC0:M,SRC1:M,,CLAMP
VOP3A,1,N/A,V_CNDMASK_B32_E64,VDST,,SRC0:M,SRC1:M,SSRC2,
VOP3A,97,N/A,V_COS_F16_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,54,N/A,V_COS_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,324,N/A,V_CUBEID_F32,VDST,,SRC0:M,SRC1:M,SRC2:M,CLAMP,OMOD
VOP3A,327,N/A,V_CUBEMA_F32,VDST,,SRC0:M,SRC1:M,SRC2:M,CLAMP,OMOD
VOP3A,325,N/A,V_CUBESC_F32,VDST,,SRC0:M,SRC1:M,SRC2:M,CLAMP,OMOD
VOP3A,326,N/A,V_CUBETC_F32,VDST,,SRC0:M,SRC1:M,SRC2:M,CLAMP,OMOD
VOP3A,10,N/A,V_CVT_F16_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,81,N/A,V_CVT_F16_I16_E64,VDST,,SRC,,,CLAMP,OMOD
VOP3A,80,N/A,V_CVT_F16_U16_E64,VDST,,SRC,,,CLAMP,OMOD
VOP3A,11,N/A,V_CVT_F32_F16_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,15,N/A,V_CVT_F32_F64_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,5,N/A,V_CVT_F32_I32_E64,VDST,,SRC,,,CLAMP,OMOD
VOP3A,6,N/A,V_CVT_F32_U32_E64,VDST,,SRC,,,CLAMP,OMOD
VOP3A,17,N/A,V_CVT_F32_UBYTE0_E64,VDST,,SRC,,,CLAMP,OMOD
VOP3A,18,N/A,V_CVT_F32_UBYTE1_E64,VDST,,SRC,,,CLAMP,OMOD
VOP3A,19,N/A,V_CVT_F32_UBYTE2_E64,VDST,,SRC,,,CLAMP,OMOD
VOP3A,20,N/A,V_CVT_F32_UBYTE3_E64,VDST,,SRC,,,CLAMP,OMOD
VOP3A,16,N/A,V_CVT_F64_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,4,N/A,V_CVT_F64_I32_E64,VDST,,SRC,,,CLAMP,OMOD
VOP3A,22,N/A,V_CVT_F64_U32_E64,VDST,,SRC,,,CLAMP,OMOD
VOP3A,13,N/A,V_CVT_FLR_I32_F32_E64,VDST,,SRC:M,,,
VOP3A,83,N/A,V_CVT_I16_F16_E64,VDST,,SRC:M,,,CLAMP
VOP3A,8,N/A,V_CVT_I32_F32_E64,VDST,,SRC:M,,,CLAMP
VOP3A,3,N/A,V_CVT_I32_F64_E64,VDST,,SRC:M,,,CLAMP
VOP3A,99,N/A,V_CVT_NORM_I16_F16_E64,VDST,,SRC:M,,,CLAMP
VOP3A,100,N/A,V_CVT_NORM_U16_F16_E64,VDST,,SRC:M,,,CLAMP
VOP3A,14,N/A,V_CVT_OFF_F32_I4_E64,VDST,,SRC,,,CLAMP,OMOD
VOP3A,875,N/A,V_CVT_PK_I16_I32,VDST,,SRC0:I32,SRC1:I32,,
VOP3A,874,N/A,V_CVT_PK_U16_U32,VDST,,SRC0:U32,SRC1:U32,,
VOP3A,350,N/A,V_CVT_PK_U8_F32,VDST:B32,,SRC0:M:F32,SRC1:U32,SRC2:U32,
VOP3A,786,N/A,V_CVT_PKNORM_I16_F16,VDST,,SRC0:M:F16,SRC1:M:F16,,OP_SEL
VOP3A,872,N/A,V_CVT_PKNORM_I16_F32,VDST,,SRC0:M:F32,SRC1:M:F32,,
VOP3A,787,N/A,V_CVT_PKNORM_U16_F16,VDST,,SRC0:M:F16,SRC1:M:F16,,OP_SEL
VOP3A,873,N/A,V_CVT_PKNORM_U16_F32,VDST,,SRC0:M:F32,SRC1:M:F32,,
VOP3A,47,N/A,V_CVT_PKRTZ_F16_F32_E64,VDST,,SRC0:M:F32,SRC1:M:F32,,CLAMP
VOP3A,12,N/A,V_CVT_RPI_I32_F32_E64,VDST,,SRC:M,,,
VOP3A,82,N/A,V_CVT_U16_F16_E64,VDST,,SRC:M,,,CLAMP
VOP3A,7,N/A,V_CVT_U32_F32_E64,VDST,,SRC:M,,,CLAMP
VOP3A,21,N/A,V_CVT_U32_F64_E64,VDST,,SRC:M,,,CLAMP
VOP3A,863,N/A,V_DIV_FIXUP_F16,VDST,,SRC0:M,SRC1:M,SRC2:M,OP_SEL,CLAMP,OMOD
VOP3A,351,N/A,V_DIV_FIXUP_F32,VDST,,SRC0:M,SRC1:M,SRC2:M,CLAMP,OMOD
VOP3A,352,N/A,V_DIV_FIXUP_F64,VDST,,SRC0:M,SRC1:M,SRC2:M,CLAMP,OMOD
VOP3A,367,N/A,V_DIV_FMAS_F32,VDST,,SRC0:M,SRC1:M,SRC2:M,CLAMP,OMOD
VOP3A,368,N/A,V_DIV_FMAS_F64,VDST,,SRC0:M,SRC1:M,SRC2:M,CLAMP,OMOD
VOP3B,365,N/A,V_DIV_SCALE_F32,VDST,VCC,SRC0,SRC1,SRC2,
VOP3B,366,N/A,V_DIV_SCALE_F64,VDST,VCC,SRC0,SRC1,SRC2,
VOP3A,88,N/A,V_EXP_F16_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,37,N/A,V_EXP_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,59,N/A,V_FFBH_I32_E64,VDST,,SRC,,,
VOP3A,57,N/A,V_FFBH_U32_E64,VDST,,SRC,,,
VOP3A,58,N/A,V_FFBL_B32_E64,VDST,,SRC,,,
VOP3A,91,N/A,V_FLOOR_F16_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,36,N/A,V_FLOOR_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,26,N/A,V_FLOOR_F64_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,843,N/A,V_FMA_F16,VDST,,SRC0:M,SRC1:M,SRC2:M,OP_SEL,CLAMP,OMOD
VOP3A,331,N/A,V_FMA_F32,VDST,,SRC0:M,SRC1:M,SRC2:M,CLAMP,OMOD
VOP3A,332,N/A,V_FMA_F64,VDST,,SRC0:M,SRC1:M,SRC2:M,CLAMP,OMOD
VOP3A,54,N/A,V_FMAC_F16_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD
VOP3A,43,N/A,V_FMAC_F32_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD
VOP3A,95,N/A,V_FRACT_F16_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,32,N/A,V_FRACT_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,62,N/A,V_FRACT_F64_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,90,N/A,V_FREXP_EXP_I16_F16_E64,VDST,,SRC:M,,,
VOP3A,63,N/A,V_FREXP_EXP_I32_F32_E64,VDST,,SRC:M,,,
VOP3A,60,N/A,V_FREXP_EXP_I32_F64_E64,VDST,,SRC:M,,,
VOP3A,89,N/A,V_FREXP_MANT_F16_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,64,N/A,V_FREXP_MANT_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,61,N/A,V_FREXP_MANT_F64_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,2,N/A,V_INTERP_MOV_F32_E64,VDST,,PARAM:B32,ATTR:B32,,CLAMP,OMOD
VOP3A,0,N/A,V_INTERP_P1_F32_E64,VDST,,VSRC:M,ATTR:B32,,CLAMP,OMOD
VOP3A,834,N/A,V_INTERP_P1LL_F16,VDST:F32,,VSRC:M:F32,ATTR:B32,,HIGH,CLAMP,OMOD
VOP3A,835,N/A,V_INTERP_P1LV_F16,VDST:F32,,VSRC0:M:F32,ATTR:B32,VSRC2:M:F16X2,HIGH,CLAMP,OMOD
VOP3A,858,N/A,V_INTERP_P2_F16,VDST,,VSRC0:M:F32,ATTR:B32,VSRC2:M:F32,HIGH,CLAMP
VOP3A,1,N/A,V_INTERP_P2_F32_E64,VDST,,VSRC:M,ATTR:B32,,CLAMP,OMOD
VOP3A,59,N/A,V_LDEXP_F16_E64,VDST,,SRC0:M,SRC1:I16,,CLAMP,OMOD
VOP3A,866,N/A,V_LDEXP_F32,VDST,,SRC0:M,SRC1:I32,,CLAMP,OMOD
VOP3A,360,N/A,V_LDEXP_F64,VDST,,SRC0:M,SRC1:I32,,CLAMP,OMOD
VOP3A,333,N/A,V_LERP_U8,VDST:U32,,SRC0:B32,SRC1:B32,SRC2:B32,
VOP3A,87,N/A,V_LOG_F16_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,39,N/A,V_LOG_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,838,N/A,V_LSHL_ADD_U32,VDST,,SRC0,SRC1,SRC2,
VOP3A,879,N/A,V_LSHL_OR_B32,VDST,,SRC0,SRC1:U32,SRC2,
VOP3A,788,N/A,V_LSHLREV_B16,VDST,,SRC0:U16,SRC1,,
VOP3A,26,N/A,V_LSHLREV_B32_E64,VDST,,SRC0:U32,SRC1,,
VOP3A,767,N/A,V_LSHLREV_B64,VDST,,SRC0:U32,SRC1,,
VOP3A,775,N/A,V_LSHRREV_B16,VDST,,SRC0:U16,SRC1,,
VOP3A,22,N/A,V_LSHRREV_B32_E64,VDST,,SRC0:U32,SRC1,,
VOP3A,768,N/A,V_LSHRREV_B64,VDST,,SRC0:U32,SRC1,,
VOP3A,31,N/A,V_MAC_F32_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD
VOP3A,6,N/A,V_MAC_LEGACY_F32_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD
VOP3A,321,N/A,V_MAD_F32,VDST,,SRC0:M,SRC1:M,SRC2:M,CLAMP,OMOD
VOP3A,862,N/A,V_MAD_I16,VDST,,SRC0,SRC1,SRC2,OP_SEL,CLAMP
VOP3A,885,N/A,V_MAD_I32_I16,VDST,,SRC0,SRC1,SRC2:I32,OP_SEL,CLAMP
VOP3A,322,N/A,V_MAD_I32_I24,VDST,,SRC0,SRC1,SRC2:I32,CLAMP
VOP3B,375,N/A,V_MAD_I64_I32,VDST,SDST,SRC0,SRC1,SRC2:I64,CLAMP
VOP3A,320,N/A,V_MAD_LEGACY_F32,VDST,,SRC0:M,SRC1:M,SRC2:M,CLAMP,OMOD
VOP3A,832,N/A,V_MAD_U16,VDST,,SRC0,SRC1,SRC2,OP_SEL,CLAMP
VOP3A,883,N/A,V_MAD_U32_U16,VDST,,SRC0,SRC1,SRC2:U32,OP_SEL,CLAMP
VOP3A,323,N/A,V_MAD_U32_U24,VDST,,SRC0,SRC1,SRC2:U32,CLAMP
VOP3B,374,N/A,V_MAD_U64_U32,VDST,SDST,SRC0,SRC1,SRC2:U64,CLAMP
VOP3A,852,N/A,V_MAX3_F16,VDST,,SRC0:M,SRC1:M,SRC2:M,OP_SEL,CLAMP,OMOD
VOP3A,340,N/A,V_MAX3_F32,VDST,,SRC0:M,SRC1:M,SRC2:M,CLAMP,OMOD
VOP3A,853,N/A,V_MAX3_I16,VDST,,SRC0,SRC1,SRC2,OP_SEL
VOP3A,341,N/A,V_MAX3_I32,VDST,,SRC0,SRC1,SRC2,
VOP3A,854,N/A,V_MAX3_U16,VDST,,SRC0,SRC1,SRC2,OP_SEL
VOP3A,342,N/A,V_MAX3_U32,VDST,,SRC0,SRC1,SRC2,
VOP3A,57,N/A,V_MAX_F16_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD
VOP3A,16,N/A,V_MAX_F32_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD
VOP3A,359,N/A,V_MAX_F64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD
VOP3A,778,N/A,V_MAX_I16,VDST,,SRC0,SRC1,,
VOP3A,18,N/A,V_MAX_I32_E64,VDST,,SRC0,SRC1,,
VOP3A,777,N/A,V_MAX_U16,VDST,,SRC0,SRC1,,
VOP3A,20,N/A,V_MAX_U32_E64,VDST,,SRC0,SRC1,,
VOP3A,870,N/A,V_MBCNT_HI_U32_B32,VDST,,SRC0,SRC1,,
VOP3A,869,N/A,V_MBCNT_LO_U32_B32,VDST,,SRC0,SRC1,,
VOP3A,855,N/A,V_MED3_F16,VDST,,SRC0:M,SRC1:M,SRC2:M,OP_SEL,CLAMP,OMOD
VOP3A,343,N/A,V_MED3_F32,VDST,,SRC0:M,SRC1:M,SRC2:M,CLAMP,OMOD
VOP3A,856,N/A,V_MED3_I16,VDST,,SRC0,SRC1,SRC2,OP_SEL
VOP3A,344,N/A,V_MED3_I32,VDST,,SRC0,SRC1,SRC2,
VOP3A,857,N/A,V_MED3_U16,VDST,,SRC0,SRC1,SRC2,OP_SEL
VOP3A,345,N/A,V_MED3_U32,VDST,,SRC0,SRC1,SRC2,
VOP3A,849,N/A,V_MIN3_F16,VDST,,SRC0:M,SRC1:M,SRC2:M,OP_SEL,CLAMP,OMOD
VOP3A,337,N/A,V_MIN3_F32,VDST,,SRC0:M,SRC1:M,SRC2:M,CLAMP,OMOD
VOP3A,850,N/A,V_MIN3_I16,VDST,,SRC0,SRC1,SRC2,OP_SEL
VOP3A,338,N/A,V_MIN3_I32,VDST,,SRC0,SRC1,SRC2,
VOP3A,851,N/A,V_MIN3_U16,VDST,,SRC0,SRC1,SRC2,OP_SEL
VOP3A,339,N/A,V_MIN3_U32,VDST,,SRC0,SRC1,SRC2,
VOP3A,58,N/A,V_MIN_F16_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD
VOP3A,15,N/A,V_MIN_F32_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD
VOP3A,358,N/A,V_MIN_F64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD
VOP3A,780,N/A,V_MIN_I16,VDST,,SRC0,SRC1,,
VOP3A,17,N/A,V_MIN_I32_E64,VDST,,SRC0,SRC1,,
VOP3A,779,N/A,V_MIN_U16,VDST,,SRC0,SRC1,,
VOP3A,19,N/A,V_MIN_U32_E64,VDST,,SRC0,SRC1,,
VOP3A,1,N/A,V_MOV_B32_E64,VDST,,SRC,,,
VOP3A,66,N/A,V_MOVRELD_B32_E64,VDST,,SRC,,,
VOP3A,67,N/A,V_MOVRELS_B32_E64,VDST,,VSRC,,,
VOP3A,72,N/A,V_MOVRELSD_2_B32_E64,VDST,,VSRC,,,
VOP3A,68,N/A,V_MOVRELSD_B32_E64,VDST,,VSRC,,,
VOP3A,371,N/A,V_MQSAD_PK_U16_U8,VDST:U16X4,,SRC0:U8X8,SRC1:U8X4,SRC2:U16X4,CLAMP
VOP3A,373,N/A,V_MQSAD_U32_U8,VDST:U32X4,,SRC0:U8X8,SRC1:U8X4,VSRC2:U32X4,CLAMP
VOP3A,369,N/A,V_MSAD_U8,VDST:U32,,SRC0:B32,SRC1:B32,SRC2:B32,CLAMP
VOP3A,53,N/A,V_MUL_F16_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD
VOP3A,8,N/A,V_MUL_F32_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD
VOP3A,357,N/A,V_MUL_F64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD
VOP3A,364,N/A,V_MUL_HI_I32,VDST,,SRC0,SRC1,,
VOP3A,10,N/A,V_MUL_HI_I32_I24_E64,VDST,,SRC0,SRC1,,
VOP3A,362,N/A,V_MUL_HI_U32,VDST,,SRC0,SRC1,,
VOP3A,12,N/A,V_MUL_HI_U32_U24_E64,VDST,,SRC0,SRC1,,
VOP3A,9,N/A,V_MUL_I32_I24_E64,VDST,,SRC0,SRC1,,CLAMP
VOP3A,7,N/A,V_MUL_LEGACY_F32_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD
VOP3A,773,N/A,V_MUL_LO_U16,VDST,,SRC0,SRC1,,
VOP3A,361,N/A,V_MUL_LO_U32,VDST,,SRC0,SRC1,,
VOP3A,11,N/A,V_MUL_U32_U24_E64,VDST,,SRC0,SRC1,,CLAMP
VOP3A,336,N/A,V_MULLIT_F32,VDST,,SRC0:M,SRC1:M,SRC2:M,CLAMP,OMOD
VOP3A,0,N/A,V_NOP_E64,,,,,,
VOP3A,55,N/A,V_NOT_B32_E64,VDST,,SRC,,,
VOP3A,882,N/A,V_OR3_B32,VDST,,SRC0,SRC1,SRC2,
VOP3A,28,N/A,V_OR_B32_E64,VDST,,SRC0,SRC1,,
VOP3A,785,N/A,V_PACK_B32_F16,VDST,,SRC0:M,SRC1:M,,OP_SEL
VOP3A,836,N/A,V_PERM_B32,VDST,,SRC0,SRC1,SRC2,
VOP3A,887,N/A,V_PERMLANE16_B32,VDST,,VDATA,SSRC1,SSRC2,DPP_OP_SEL
VOP3A,888,N/A,V_PERMLANEX16_B32,VDST,,VDATA,SSRC1,SSRC2,DPP_OP_SEL
VOP3A,27,N/A,V_PIPEFLUSH_E64,,,,,,
VOP3A,370,N/A,V_QSAD_PK_U16_U8,VDST:U16X4,,SRC0:U8X8,SRC1:U8X4,SRC2:U16X4,CLAMP
VOP3A,84,N/A,V_RCP_F16_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,42,N/A,V_RCP_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,47,N/A,V_RCP_F64_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,43,N/A,V_RCP_IFLAG_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,864,N/A,V_READLANE_B32,SDST,,SRC0,SSRC1,,
VOP3A,94,N/A,V_RNDNE_F16_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,35,N/A,V_RNDNE_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,25,N/A,V_RNDNE_F64_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,86,N/A,V_RSQ_F16_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,46,N/A,V_RSQ_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,49,N/A,V_RSQ_F64_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,347,N/A,V_SAD_HI_U8,VDST:U32,,SRC0:U8X4,SRC1:U8X4,SRC2:U32,CLAMP
VOP3A,348,N/A,V_SAD_U16,VDST:U32,,SRC0:U16X2,SRC1:U16X2,SRC2:U32,CLAMP
VOP3A,349,N/A,V_SAD_U32,VDST,,SRC0,SRC1,SRC2,CLAMP
VOP3A,346,N/A,V_SAD_U8,VDST:U32,,SRC0:U8X4,SRC1:U8X4,SRC2:U32,CLAMP
VOP3A,98,N/A,V_SAT_PK_U8_I16_E64,VDST:U8X4,,SRC,,,
VOP3A,96,N/A,V_SIN_F16_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,53,N/A,V_SIN_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,85,N/A,V_SQRT_F16_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,51,N/A,V_SQRT_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,52,N/A,V_SQRT_F64_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,41,N/A,V_SUB_CO_CI_U32_E64,VDST,SDST,SRC0,SRC1,SSRC2,CLAMP
VOP3B,784,N/A,V_SUB_CO_U32,VDST,SDST,SRC0,SRC1,,CLAMP
VOP3A,51,N/A,V_SUB_F16_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD
VOP3A,4,N/A,V_SUB_F32_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD
VOP3A,782,N/A,V_SUB_NC_I16,VDST,,SRC0,SRC1,,OP_SEL,CLAMP
VOP3A,886,N/A,V_SUB_NC_I32,VDST,,SRC0,SRC1,,CLAMP
VOP3A,772,N/A,V_SUB_NC_U16,VDST,,SRC0,SRC1,,OP_SEL,CLAMP
VOP3A,38,N/A,V_SUB_NC_U32_E64,VDST,,SRC0,SRC1,,CLAMP
VOP3A,42,N/A,V_SUBREV_CO_CI_U32_E64,VDST,SDST,SRC0,SRC1,SSRC2,CLAMP
VOP3B,793,N/A,V_SUBREV_CO_U32,VDST,SDST,SRC0,SRC1,,CLAMP
VOP3A,52,N/A,V_SUBREV_F16_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD
VOP3A,5,N/A,V_SUBREV_F32_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD
VOP3A,39,N/A,V_SUBREV_NC_U32_E64,VDST,,SRC0,SRC1,,CLAMP
VOP3A,372,N/A,V_TRIG_PREOP_F64,VDST,,SRC0:M,SRC1:U32,,CLAMP,OMOD
VOP3A,93,N/A,V_TRUNC_F16_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,33,N/A,V_TRUNC_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,23,N/A,V_TRUNC_F64_E64,VDST,,SRC:M,,,CLAMP,OMOD
VOP3A,865,N/A,V_WRITELANE_B32,VDST,,SSRC0,SSRC1,,
VOP3A,837,N/A,V_XAD_U32,VDST,,SRC0,SRC1,SRC2,
VOP3A,30,N/A,V_XNOR_B32_E64,VDST,,SRC0,SRC1,,
VOP3A,376,N/A,V_XOR3_B32,VDST,,SRC0,SRC1,SRC2,
VOP3A,29,N/A,V_XOR_B32_E64,VDST,,SRC0,SRC1,,
VOP3P,32,N/A,V_FMA_MIX_F32,VDST,SRC0:M:FX,SRC1:M:FX,SRC2:M:FX,,M_OP_SEL,M_OP_SEL_HI,CLAMP
VOP3P,34,N/A,V_FMA_MIXHI_F16,VDST,SRC0:M:FX,SRC1:M:FX,SRC2:M:FX,,M_OP_SEL,M_OP_SEL_HI,CLAMP
VOP3P,33,N/A,V_FMA_MIXLO_F16,VDST,SRC0:M:FX,SRC1:M:FX,SRC2:M:FX,,M_OP_SEL,M_OP_SEL_HI,CLAMP
VOP3P,15,N/A,V_PK_ADD_F16,VDST,SRC0,SRC1,,,OP_SEL,OP_SEL_HI,NEG_LO,NEG_HI,CLAMP
VOP3P,2,N/A,V_PK_ADD_I16,VDST,SRC0,SRC1,,,OP_SEL,OP_SEL_HI,CLAMP
VOP3P,10,N/A,V_PK_ADD_U16,VDST,SRC0,SRC1,,,OP_SEL,OP_SEL_HI,CLAMP
VOP3P,6,N/A,V_PK_ASHRREV_I16,VDST,SRC0:U16X2,SRC1,,,OP_SEL,OP_SEL_HI
VOP3P,14,N/A,V_PK_FMA_F16,VDST,SRC0,SRC1,SRC2,,OP_SEL,OP_SEL_HI,NEG_LO,NEG_HI,CLAMP
VOP3P,4,N/A,V_PK_LSHLREV_B16,VDST,SRC0:U16X2,SRC1,,,OP_SEL,OP_SEL_HI
VOP3P,5,N/A,V_PK_LSHRREV_B16,VDST,SRC0:U16X2,SRC1,,,OP_SEL,OP_SEL_HI
VOP3P,0,N/A,V_PK_MAD_I16,VDST,SRC0,SRC1,SRC2,,OP_SEL,OP_SEL_HI,CLAMP
VOP3P,9,N/A,V_PK_MAD_U16,VDST,SRC0,SRC1,SRC2,,OP_SEL,OP_SEL_HI,CLAMP
VOP3P,18,N/A,V_PK_MAX_F16,VDST,SRC0,SRC1,,,OP_SEL,OP_SEL_HI,NEG_LO,NEG_HI,CLAMP
VOP3P,7,N/A,V_PK_MAX_I16,VDST,SRC0,SRC1,,,OP_SEL,OP_SEL_HI
VOP3P,12,N/A,V_PK_MAX_U16,VDST,SRC0,SRC1,,,OP_SEL,OP_SEL_HI
VOP3P,17,N/A,V_PK_MIN_F16,VDST,SRC0,SRC1,,,OP_SEL,OP_SEL_HI,NEG_LO,NEG_HI,CLAMP
VOP3P,8,N/A,V_PK_MIN_I16,VDST,SRC0,SRC1,,,OP_SEL,OP_SEL_HI
VOP3P,13,N/A,V_PK_MIN_U16,VDST,SRC0,SRC1,,,OP_SEL,OP_SEL_HI
VOP3P,16,N/A,V_PK_MUL_F16,VDST,SRC0,SRC1,,,OP_SEL,OP_SEL_HI,NEG_LO,NEG_HI,CLAMP
VOP3P,1,N/A,V_PK_MUL_LO_U16,VDST,SRC0,SRC1,,,OP_SEL,OP_SEL_HI
VOP3P,3,N/A,V_PK_SUB_I16,VDST,SRC0,SRC1,,,OP_SEL,OP_SEL_HI,CLAMP
VOP3P,11,N/A,V_PK_SUB_U16,VDST,SRC0,SRC1,,,OP_SEL,OP_SEL_HI,CLAMP
VOPC,143,N/A,V_CMP_CLASS_F16,VCC,SRC0,VSRC1:B32
VOPC,136,N/A,V_CMP_CLASS_F32,VCC,SRC0,VSRC1:B32
VOPC,168,N/A,V_CMP_CLASS_F64,VCC,SRC0,VSRC1:B32
VOPC,202,N/A,V_CMP_EQ_F16,VCC,SRC0,VSRC1
VOPC,2,N/A,V_CMP_EQ_F32,VCC,SRC0,VSRC1
VOPC,34,N/A,V_CMP_EQ_F64,VCC,SRC0,VSRC1
VOPC,138,N/A,V_CMP_EQ_I16,VCC,SRC0,VSRC1
VOPC,130,N/A,V_CMP_EQ_I32,VCC,SRC0,VSRC1
VOPC,162,N/A,V_CMP_EQ_I64,VCC,SRC0,VSRC1
VOPC,170,N/A,V_CMP_EQ_U16,VCC,SRC0,VSRC1
VOPC,194,N/A,V_CMP_EQ_U32,VCC,SRC0,VSRC1
VOPC,226,N/A,V_CMP_EQ_U64,VCC,SRC0,VSRC1
VOPC,200,N/A,V_CMP_F_F16,VCC,SRC0,VSRC1
VOPC,0,N/A,V_CMP_F_F32,VCC,SRC0,VSRC1
VOPC,32,N/A,V_CMP_F_F64,VCC,SRC0,VSRC1
VOPC,128,N/A,V_CMP_F_I32,VCC,SRC0,VSRC1
VOPC,160,N/A,V_CMP_F_I64,VCC,SRC0,VSRC1
VOPC,192,N/A,V_CMP_F_U32,VCC,SRC0,VSRC1
VOPC,224,N/A,V_CMP_F_U64,VCC,SRC0,VSRC1
VOPC,206,N/A,V_CMP_GE_F16,VCC,SRC0,VSRC1
VOPC,6,N/A,V_CMP_GE_F32,VCC,SRC0,VSRC1
VOPC,38,N/A,V_CMP_GE_F64,VCC,SRC0,VSRC1
VOPC,142,N/A,V_CMP_GE_I16,VCC,SRC0,VSRC1
VOPC,134,N/A,V_CMP_GE_I32,VCC,SRC0,VSRC1
VOPC,166,N/A,V_CMP_GE_I64,VCC,SRC0,VSRC1
VOPC,174,N/A,V_CMP_GE_U16,VCC,SRC0,VSRC1
VOPC,198,N/A,V_CMP_GE_U32,VCC,SRC0,VSRC1
VOPC,230,N/A,V_CMP_GE_U64,VCC,SRC0,VSRC1
VOPC,204,N/A,V_CMP_GT_F16,VCC,SRC0,VSRC1
VOPC,4,N/A,V_CMP_GT_F32,VCC,SRC0,VSRC1
VOPC,36,N/A,V_CMP_GT_F64,VCC,SRC0,VSRC1
VOPC,140,N/A,V_CMP_GT_I16,VCC,SRC0,VSRC1
VOPC,132,N/A,V_CMP_GT_I32,VCC,SRC0,VSRC1
VOPC,164,N/A,V_CMP_GT_I64,VCC,SRC0,VSRC1
VOPC,172,N/A,V_CMP_GT_U16,VCC,SRC0,VSRC1
VOPC,196,N/A,V_CMP_GT_U32,VCC,SRC0,VSRC1
VOPC,228,N/A,V_CMP_GT_U64,VCC,SRC0,VSRC1
VOPC,203,N/A,V_CMP_LE_F16,VCC,SRC0,VSRC1
VOPC,3,N/A,V_CMP_LE_F32,VCC,SRC0,VSRC1
VOPC,35,N/A,V_CMP_LE_F64,VCC,SRC0,VSRC1
VOPC,139,N/A,V_CMP_LE_I16,VCC,SRC0,VSRC1
VOPC,131,N/A,V_CMP_LE_I32,VCC,SRC0,VSRC1
VOPC,163,N/A,V_CMP_LE_I64,VCC,SRC0,VSRC1
VOPC,171,N/A,V_CMP_LE_U16,VCC,SRC0,VSRC1
VOPC,195,N/A,V_CMP_LE_U32,VCC,SRC0,VSRC1
VOPC,227,N/A,V_CMP_LE_U64,VCC,SRC0,VSRC1
VOPC,205,N/A,V_CMP_LG_F16,VCC,SRC0,VSRC1
VOPC,5,N/A,V_CMP_LG_F32,VCC,SRC0,VSRC1
VOPC,37,N/A,V_CMP_LG_F64,VCC,SRC0,VSRC1
VOPC,201,N/A,V_CMP_LT_F16,VCC,SRC0,VSRC1
VOPC,1,N/A,V_CMP_LT_F32,VCC,SRC0,VSRC1
VOPC,33,N/A,V_CMP_LT_F64,VCC,SRC0,VSRC1
VOPC,137,N/A,V_CMP_LT_I16,VCC,SRC0,VSRC1
VOPC,129,N/A,V_CMP_LT_I32,VCC,SRC0,VSRC1
VOPC,161,N/A,V_CMP_LT_I64,VCC,SRC0,VSRC1
VOPC,169,N/A,V_CMP_LT_U16,VCC,SRC0,VSRC1
VOPC,193,N/A,V_CMP_LT_U32,VCC,SRC0,VSRC1
VOPC,225,N/A,V_CMP_LT_U64,VCC,SRC0,VSRC1
VOPC,141,N/A,V_CMP_NE_I16,VCC,SRC0,VSRC1
VOPC,133,N/A,V_CMP_NE_I32,VCC,SRC0,VSRC1
VOPC,165,N/A,V_CMP_NE_I64,VCC,SRC0,VSRC1
VOPC,173,N/A,V_CMP_NE_U16,VCC,SRC0,VSRC1
VOPC,197,N/A,V_CMP_NE_U32,VCC,SRC0,VSRC1
VOPC,229,N/A,V_CMP_NE_U64,VCC,SRC0,VSRC1
VOPC,237,N/A,V_CMP_NEQ_F16,VCC,SRC0,VSRC1
VOPC,13,N/A,V_CMP_NEQ_F32,VCC,SRC0,VSRC1
VOPC,45,N/A,V_CMP_NEQ_F64,VCC,SRC0,VSRC1
VOPC,233,N/A,V_CMP_NGE_F16,VCC,SRC0,VSRC1
VOPC,9,N/A,V_CMP_NGE_F32,VCC,SRC0,VSRC1
VOPC,41,N/A,V_CMP_NGE_F64,VCC,SRC0,VSRC1
VOPC,235,N/A,V_CMP_NGT_F16,VCC,SRC0,VSRC1
VOPC,11,N/A,V_CMP_NGT_F32,VCC,SRC0,VSRC1
VOPC,43,N/A,V_CMP_NGT_F64,VCC,SRC0,VSRC1
VOPC,236,N/A,V_CMP_NLE_F16,VCC,SRC0,VSRC1
VOPC,12,N/A,V_CMP_NLE_F32,VCC,SRC0,VSRC1
VOPC,44,N/A,V_CMP_NLE_F64,VCC,SRC0,VSRC1
VOPC,234,N/A,V_CMP_NLG_F16,VCC,SRC0,VSRC1
VOPC,10,N/A,V_CMP_NLG_F32,VCC,SRC0,VSRC1
VOPC,42,N/A,V_CMP_NLG_F64,VCC,SRC0,VSRC1
VOPC,238,N/A,V_CMP_NLT_F16,VCC,SRC0,VSRC1
VOPC,14,N/A,V_CMP_NLT_F32,VCC,SRC0,VSRC1
VOPC,46,N/A,V_CMP_NLT_F64,VCC,SRC0,VSRC1
VOPC,207,N/A,V_CMP_O_F16,VCC,SRC0,VSRC1
VOPC,7,N/A,V_CMP_O_F32,VCC,SRC0,VSRC1
VOPC,39,N/A,V_CMP_O_F64,VCC,SRC0,VSRC1
VOPC,135,N/A,V_CMP_T_I32,VCC,SRC0,VSRC1
VOPC,167,N/A,V_CMP_T_I64,VCC,SRC0,VSRC1
VOPC,199,N/A,V_CMP_T_U32,VCC,SRC0,VSRC1
VOPC,231,N/A,V_CMP_T_U64,VCC,SRC0,VSRC1
VOPC,239,N/A,V_CMP_TRU_F16,VCC,SRC0,VSRC1
VOPC,15,N/A,V_CMP_TRU_F32,VCC,SRC0,VSRC1
VOPC,47,N/A,V_CMP_TRU_F64,VCC,SRC0,VSRC1
VOPC,232,N/A,V_CMP_U_F16,VCC,SRC0,VSRC1
VOPC,8,N/A,V_CMP_U_F32,VCC,SRC0,VSRC1
VOPC,40,N/A,V_CMP_U_F64,VCC,SRC0,VSRC1
VOPC,159,N/A,V_CMPX_CLASS_F16,,SRC0,VSRC1:B32
VOPC,152,N/A,V_CMPX_CLASS_F32,,SRC0,VSRC1:B32
VOPC,184,N/A,V_CMPX_CLASS_F64,,SRC0,VSRC1:B32
VOPC,218,N/A,V_CMPX_EQ_F16,,SRC0,VSRC1
VOPC,18,N/A,V_CMPX_EQ_F32,,SRC0,VSRC1
VOPC,50,N/A,V_CMPX_EQ_F64,,SRC0,VSRC1
VOPC,154,N/A,V_CMPX_EQ_I16,,SRC0,VSRC1
VOPC,146,N/A,V_CMPX_EQ_I32,,SRC0,VSRC1
VOPC,178,N/A,V_CMPX_EQ_I64,,SRC0,VSRC1
VOPC,186,N/A,V_CMPX_EQ_U16,,SRC0,VSRC1
VOPC,210,N/A,V_CMPX_EQ_U32,,SRC0,VSRC1
VOPC,242,N/A,V_CMPX_EQ_U64,,SRC0,VSRC1
VOPC,216,N/A,V_CMPX_F_F16,,SRC0,VSRC1
VOPC,16,N/A,V_CMPX_F_F32,,SRC0,VSRC1
VOPC,48,N/A,V_CMPX_F_F64,,SRC0,VSRC1
VOPC,144,N/A,V_CMPX_F_I32,,SRC0,VSRC1
VOPC,176,N/A,V_CMPX_F_I64,,SRC0,VSRC1
VOPC,208,N/A,V_CMPX_F_U32,,SRC0,VSRC1
VOPC,240,N/A,V_CMPX_F_U64,,SRC0,VSRC1
VOPC,222,N/A,V_CMPX_GE_F16,,SRC0,VSRC1
VOPC,22,N/A,V_CMPX_GE_F32,,SRC0,VSRC1
VOPC,54,N/A,V_CMPX_GE_F64,,SRC0,VSRC1
VOPC,158,N/A,V_CMPX_GE_I16,,SRC0,VSRC1
VOPC,150,N/A,V_CMPX_GE_I32,,SRC0,VSRC1
VOPC,182,N/A,V_CMPX_GE_I64,,SRC0,VSRC1
VOPC,190,N/A,V_CMPX_GE_U16,,SRC0,VSRC1
VOPC,214,N/A,V_CMPX_GE_U32,,SRC0,VSRC1
VOPC,246,N/A,V_CMPX_GE_U64,,SRC0,VSRC1
VOPC,220,N/A,V_CMPX_GT_F16,,SRC0,VSRC1
VOPC,20,N/A,V_CMPX_GT_F32,,SRC0,VSRC1
VOPC,52,N/A,V_CMPX_GT_F64,,SRC0,VSRC1
VOPC,156,N/A,V_CMPX_GT_I16,,SRC0,VSRC1
VOPC,148,N/A,V_CMPX_GT_I32,,SRC0,VSRC1
VOPC,180,N/A,V_CMPX_GT_I64,,SRC0,VSRC1
VOPC,188,N/A,V_CMPX_GT_U16,,SRC0,VSRC1
VOPC,212,N/A,V_CMPX_GT_U32,,SRC0,VSRC1
VOPC,244,N/A,V_CMPX_GT_U64,,SRC0,VSRC1
VOPC,219,N/A,V_CMPX_LE_F16,,SRC0,VSRC1
VOPC,19,N/A,V_CMPX_LE_F32,,SRC0,VSRC1
VOPC,51,N/A,V_CMPX_LE_F64,,SRC0,VSRC1
VOPC,155,N/A,V_CMPX_LE_I16,,SRC0,VSRC1
VOPC,147,N/A,V_CMPX_LE_I32,,SRC0,VSRC1
VOPC,179,N/A,V_CMPX_LE_I64,,SRC0,VSRC1
VOPC,187,N/A,V_CMPX_LE_U16,,SRC0,VSRC1
VOPC,211,N/A,V_CMPX_LE_U32,,SRC0,VSRC1
VOPC,243,N/A,V_CMPX_LE_U64,,SRC0,VSRC1
VOPC,221,N/A,V_CMPX_LG_F16,,SRC0,VSRC1
VOPC,21,N/A,V_CMPX_LG_F32,,SRC0,VSRC1
VOPC,53,N/A,V_CMPX_LG_F64,,SRC0,VSRC1
VOPC,217,N/A,V_CMPX_LT_F16,,SRC0,VSRC1
VOPC,17,N/A,V_CMPX_LT_F32,,SRC0,VSRC1
VOPC,49,N/A,V_CMPX_LT_F64,,SRC0,VSRC1
VOPC,153,N/A,V_CMPX_LT_I16,,SRC0,VSRC1
VOPC,145,N/A,V_CMPX_LT_I32,,SRC0,VSRC1
VOPC,177,N/A,V_CMPX_LT_I64,,SRC0,VSRC1
VOPC,185,N/A,V_CMPX_LT_U16,,SRC0,VSRC1
VOPC,209,N/A,V_CMPX_LT_U32,,SRC0,VSRC1
VOPC,241,N/A,V_CMPX_LT_U64,,SRC0,VSRC1
VOPC,157,N/A,V_CMPX_NE_I16,,SRC0,VSRC1
VOPC,149,N/A,V_CMPX_NE_I32,,SRC0,VSRC1
VOPC,181,N/A,V_CMPX_NE_I64,,SRC0,VSRC1
VOPC,189,N/A,V_CMPX_NE_U16,,SRC0,VSRC1
VOPC,213,N/A,V_CMPX_NE_U32,,SRC0,VSRC1
VOPC,245,N/A,V_CMPX_NE_U64,,SRC0,VSRC1
VOPC,253,N/A,V_CMPX_NEQ_F16,,SRC0,VSRC1
VOPC,29,N/A,V_CMPX_NEQ_F32,,SRC0,VSRC1
VOPC,61,N/A,V_CMPX_NEQ_F64,,SRC0,VSRC1
VOPC,249,N/A,V_CMPX_NGE_F16,,SRC0,VSRC1
VOPC,25,N/A,V_CMPX_NGE_F32,,SRC0,VSRC1
VOPC,57,N/A,V_CMPX_NGE_F64,,SRC0,VSRC1
VOPC,251,N/A,V_CMPX_NGT_F16,,SRC0,VSRC1
VOPC,27,N/A,V_CMPX_NGT_F32,,SRC0,VSRC1
VOPC,59,N/A,V_CMPX_NGT_F64,,SRC0,VSRC1
VOPC,252,N/A,V_CMPX_NLE_F16,,SRC0,VSRC1
VOPC,28,N/A,V_CMPX_NLE_F32,,SRC0,VSRC1
VOPC,60,N/A,V_CMPX_NLE_F64,,SRC0,VSRC1
VOPC,250,N/A,V_CMPX_NLG_F16,,SRC0,VSRC1
VOPC,26,N/A,V_CMPX_NLG_F32,,SRC0,VSRC1
VOPC,58,N/A,V_CMPX_NLG_F64,,SRC0,VSRC1
VOPC,254,N/A,V_CMPX_NLT_F16,,SRC0,VSRC1
VOPC,30,N/A,V_CMPX_NLT_F32,,SRC0,VSRC1
VOPC,62,N/A,V_CMPX_NLT_F64,,SRC0,VSRC1
VOPC,223,N/A,V_CMPX_O_F16,,SRC0,VSRC1
VOPC,23,N/A,V_CMPX_O_F32,,SRC0,VSRC1
VOPC,55,N/A,V_CMPX_O_F64,,SRC0,VSRC1
VOPC,151,N/A,V_CMPX_T_I32,,SRC0,VSRC1
VOPC,183,N/A,V_CMPX_T_I64,,SRC0,VSRC1
VOPC,215,N/A,V_CMPX_T_U32,,SRC0,VSRC1
VOPC,247,N/A,V_CMPX_T_U64,,SRC0,VSRC1
VOPC,255,N/A,V_CMPX_TRU_F16,,SRC0,VSRC1
VOPC,31,N/A,V_CMPX_TRU_F32,,SRC0,VSRC1
VOPC,63,N/A,V_CMPX_TRU_F64,,SRC0,VSRC1
VOPC,248,N/A,V_CMPX_U_F16,,SRC0,VSRC1
VOPC,24,N/A,V_CMPX_U_F32,,SRC0,VSRC1
VOPC,56,N/A,V_CMPX_U_F64,,SRC0,VSRC1
