
---------- Begin Simulation Statistics ----------
final_tick                               1556763989000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 667686                       # Simulator instruction rate (inst/s)
host_mem_usage                                4573340                       # Number of bytes of host memory used
host_op_rate                                  1078709                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1947.02                       # Real time elapsed on the host
host_tick_rate                              172306606                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000003                       # Number of instructions simulated
sim_ops                                    2100271702                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.335485                       # Number of seconds simulated
sim_ticks                                335485123500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6433204                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12866098                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       118624                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     49592357                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     49247318                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     49247865                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          547                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      49592583                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS           167                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted          227                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       280823212                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      197164134                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       118624                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         49267502                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     44627878                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      1571726                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    449330016                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    670700233                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.669942                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.091565                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    595136617     88.73%     88.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     10130522      1.51%     90.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      3551234      0.53%     90.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      5900301      0.88%     91.65% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      5290163      0.79%     92.44% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5       370066      0.06%     92.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5492047      0.82%     93.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7       201405      0.03%     93.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     44627878      6.65%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    670700233                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        160482820                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls           16                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       358326378                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            47766201                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        17190      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    296927542     66.08%     66.09% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult           56      0.00%     66.09% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          112      0.00%     66.09% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     38694499      8.61%     74.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     74.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     74.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     74.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     74.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     74.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     74.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     74.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     74.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     74.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            4      0.00%     74.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     74.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     74.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc        34848      0.01%     74.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     10619286      2.36%     77.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     77.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     77.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt     17124346      3.81%     80.88% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv      2321910      0.52%     81.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     81.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult     13765806      3.06%     84.46% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.46% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt       224755      0.05%     84.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead         3747      0.00%     84.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite          195      0.00%     84.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     47762454     10.63%     95.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     21833266      4.86%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    449330016                       # Class of committed instruction
system.switch_cpus_1.commit.refs             69599662                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           449330016                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     2.683881                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.683881                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    579087097                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    452163282                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       27141951                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        54589265                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       119296                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     10029163                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          47944742                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses               73967                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          21834122                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               29369                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          49592583                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        47752553                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           623049605                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        55370                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            252217473                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        238592                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.073912                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     47797883                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     49247485                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.375900                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    670966784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.675234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.005066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      593941747     88.52%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         953422      0.14%     88.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        3565536      0.53%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       14595547      2.18%     91.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        2942308      0.44%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        2123575      0.32%     92.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       16969319      2.53%     94.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       10017103      1.49%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       25858227      3.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    670966784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       152949174                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      121738524                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  3463                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       118794                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       49290326                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.671396                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs           70228218                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         21834122                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles        665664                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     47987103                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        37469                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     21969732                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    450901830                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     48394096                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       315504                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    450486612                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        15082                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      2948345                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       119296                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      3002639                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        67438                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      1382132                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses          298                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation          706                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       220890                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       136271                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          706                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect          477                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       118317                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       480827672                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           449880594                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.668395                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       321382713                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.670493                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            449887546                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      433867248                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     239817809                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.372595                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.372595                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        17352      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    297555037     66.01%     66.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult           70      0.00%     66.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          113      0.00%     66.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     38875877      8.62%     74.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     74.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     74.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     74.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     74.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     74.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     74.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     74.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            6      0.00%     74.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     74.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     74.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc        35114      0.01%     74.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     74.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     74.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     74.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     74.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     10624224      2.36%     77.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt     17124702      3.80%     80.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv      2321945      0.52%     81.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult     13766962      3.05%     84.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt       224776      0.05%     84.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     84.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     84.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     84.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead         7565      0.00%     84.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite          209      0.00%     84.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     48410759     10.74%     95.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     21837410      4.84%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    450802121                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     164840186                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    326167230                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    160655251                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    161772835                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          10595729                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.023504                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       7080772     66.83%     66.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     66.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     66.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     66.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     66.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     66.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     66.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     66.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     66.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     66.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     66.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     66.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     66.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     66.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     66.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     66.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     66.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     66.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     66.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     66.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     66.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     66.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     66.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd       388354      3.67%     70.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     70.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     70.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt      2034095     19.20%     89.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv         3917      0.04%     89.73% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     89.73% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult       114087      1.08%     90.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead           35      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            2      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead       534642      5.05%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       439825      4.15%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    296540312                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1257001445                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    289225343                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    290701349                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        450901830                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       450802121                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1571653                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         1925                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      2650155                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    670966784                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.671870                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.724068                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    550823695     82.09%     82.09% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     27651742      4.12%     86.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     16671969      2.48%     88.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     14327640      2.14%     90.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     16719170      2.49%     93.33% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     14636511      2.18%     95.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     13358261      1.99%     97.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      7607648      1.13%     98.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      9170148      1.37%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    670966784                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.671866                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          47752553                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                   5                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      1437798                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       181002                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     47987103                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     21969732                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     168839914                       # number of misc regfile reads
system.switch_cpus_1.numCycles              670970247                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     163755230                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    558010862                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents       790191                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       30100121                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     27783473                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      5562116                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1039316177                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    451712998                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    560820166                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        61634845                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    379491991                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       119296                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    415357280                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        2809064                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    153546952                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    434962696                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        51437230                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1076974097                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         902070231                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6532933                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           58                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     13065833                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             58                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      6498447                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       229392                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     12996899                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         229392                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            4564039                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1867722                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4565482                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1868854                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1868854                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4564040                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     19298991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     19298991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19298991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    531239360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    531239360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               531239360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6432894                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6432894    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6432894                       # Request fanout histogram
system.membus.reqLayer2.occupancy         22223845500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34018895000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1556763989000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1556763989000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1556763989000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1556763989000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1556763989000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1556763989000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1556763989000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4664031                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3737228                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           58                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4893920                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              34                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             34                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1868868                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1868868                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       4664032                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     19598592                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19598766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         7424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    537711936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              537719360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2098307                       # Total snoops (count)
system.tol2bus.snoopTraffic                 119572480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8631241                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000007                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002592                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8631183    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     58      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8631241                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8401882500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9799278500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             87000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1556763989000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data        34448                       # number of demand (read+write) hits
system.l2.demand_hits::total                    34448                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data        34448                       # number of overall hits
system.l2.overall_hits::total                   34448                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           58                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      6498394                       # number of demand (read+write) misses
system.l2.demand_misses::total                6498452                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           58                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      6498394                       # number of overall misses
system.l2.overall_misses::total               6498452                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      5415500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 625765363000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     625770778500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      5415500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 625765363000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    625770778500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           58                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      6532842                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6532900                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           58                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      6532842                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6532900                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.994727                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994727                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.994727                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994727                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 93370.689655                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 96295.386676                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96295.360572                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 93370.689655                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 96295.386676                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96295.360572                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1868320                       # number of writebacks
system.l2.writebacks::total                   1868320                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           58                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      6498394                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6498452                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           58                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      6498394                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6498452                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      4835500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 560781433000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 560786268500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      4835500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 560781433000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 560786268500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.994727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994727                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.994727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994727                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 83370.689655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 86295.388214                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86295.362111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 83370.689655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 86295.388214                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86295.362111                       # average overall mshr miss latency
system.l2.replacements                        1868915                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1868908                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1868908                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1868908                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1868908                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           58                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               58                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           58                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           58                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      4629521                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       4629521                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data           22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   22                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 12                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.352941                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.352941                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data       198000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       198000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.352941                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.352941                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        16500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        16500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    14                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      1868854                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1868854                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 189110962000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  189110962000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      1868868                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1868868                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.999993                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999993                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 101190.869913                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101190.869913                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      1868854                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1868854                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 170422422000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 170422422000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.999993                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999993                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 91190.869913                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91190.869913                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        34434                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              34434                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           58                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      4629540                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4629598                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      5415500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 436654401000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 436659816500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           58                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      4663974                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        4664032                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.992617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.992617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 93370.689655                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 94319.176635                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94319.164753                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           58                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      4629540                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4629598                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      4835500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 390359011000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 390363846500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.992617                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.992617                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 83370.689655                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 84319.178795                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84319.166913                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1556763989000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4095.012237                       # Cycle average of tags in use
system.l2.tags.total_refs                     1949191                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1873047                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.040652                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4095.012237                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.999759                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999759                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1922                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 106395630                       # Number of tag accesses
system.l2.tags.data_accesses                106395630                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1556763989000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data        65558                       # number of demand (read+write) hits
system.l3.demand_hits::total                    65558                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data        65558                       # number of overall hits
system.l3.overall_hits::total                   65558                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           58                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      6432836                       # number of demand (read+write) misses
system.l3.demand_misses::total                6432894                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           58                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      6432836                       # number of overall misses
system.l3.overall_misses::total               6432894                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      4487500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 520843370500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     520847858000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      4487500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 520843370500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    520847858000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           58                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      6498394                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              6498452                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           58                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      6498394                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             6498452                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.989912                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.989912                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.989912                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.989912                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 77370.689655                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 80966.368566                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 80966.336147                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 77370.689655                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 80966.368566                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 80966.336147                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks             1867722                       # number of writebacks
system.l3.writebacks::total                   1867722                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst           58                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      6432836                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           6432894                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           58                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      6432836                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          6432894                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      3907500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 456515020500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 456518928000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      3907500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 456515020500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 456518928000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.989912                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.989912                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.989912                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.989912                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 67370.689655                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 70966.370120                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 70966.337701                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 67370.689655                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 70966.370120                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 70966.337701                       # average overall mshr miss latency
system.l3.replacements                        6662001                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      1868320                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1868320                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      1868320                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1868320                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          595                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           595                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data           12                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               12                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_misses::.switch_cpus_1.data      1868854                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             1868854                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data 159209162000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total  159209162000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      1868854                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           1868854                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 85190.797141                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 85190.797141                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data      1868854                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total        1868854                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 140520622000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total 140520622000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 75190.797141                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 75190.797141                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data        65558                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total              65558                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst           58                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data      4563982                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total          4564040                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst      4487500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data 361634208500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total 361638696000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst           58                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      4629540                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        4629598                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.985839                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.985839                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 77370.689655                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 79236.554504                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 79236.530793                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           58                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data      4563982                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total      4564040                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      3907500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 315994398500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total 315998306000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.985839                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.985839                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 67370.689655                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 69236.556695                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 69236.532984                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1556763989000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l3.tags.total_refs                    13802415                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   6678385                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.066729                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     304.351407                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data         6.806623                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data    29.679745                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.103550                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 16043.058675                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.018576                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.000415                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.001812                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000006                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.979191                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          199                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1723                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        13864                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          598                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 214612385                       # Number of tag accesses
system.l3.tags.data_accesses                214612385                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1556763989000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           4629597                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      3736042                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         9424394                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              12                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             12                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          1868854                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         1868854                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       4629598                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     19495362                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    535473344                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         6662001                       # Total snoops (count)
system.tol3bus.snoopTraffic                 119534208                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         13160465                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.017430                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.130869                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               12931073     98.26%     98.26% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 229392      1.74%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           13160465                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         8366769500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        9747682500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.9                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1556763989000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    411701504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          411705216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    119534208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       119534208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      6432836                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6432894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1867722                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1867722                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        11065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1227182594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1227193658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        11065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            11065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      356302559                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            356302559                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      356302559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        11065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1227182594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1583496217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1867722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   6432641.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.052128126500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       115699                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       115699                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14399125                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1755273                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6432894                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1867722                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6432894                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1867722                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    195                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            402074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            402166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            401891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            402394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            402443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            402225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            402464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            402107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            401905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            401670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           401901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           401932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           401932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           401748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           401802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           402045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            116732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            116814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            116847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            116892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            116856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            116780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            116736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            116737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            116696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            116627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           116664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           116751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           116760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           116601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           116579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           116621                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  70949199500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                32163495000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            191562305750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11029.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29779.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5692923                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1717373                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6432894                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1867722                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3054259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2993934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  367113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   17390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  94665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 115343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 116992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 116059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 116275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 115868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 116043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 116213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 118440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 118000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 117036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 120105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 119757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 116215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 120428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 116014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       890094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    596.818296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   349.542722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   429.906958                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       277029     31.12%     31.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        37421      4.20%     35.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        28163      3.16%     38.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        29508      3.32%     41.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        40643      4.57%     46.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        40623      4.56%     50.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25329      2.85%     53.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        26985      3.03%     56.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       384393     43.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       890094                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       115699                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      58.813905                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.389771                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3444.301289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       115693     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::229376-262143            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::491520-524287            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::655360-688127            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        115699                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       115699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.142689                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.133758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.561268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           108105     93.44%     93.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              493      0.43%     93.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5607      4.85%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1264      1.09%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              148      0.13%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               74      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        115699                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              411692736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               119532352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               411705216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            119534208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1227.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       356.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1227.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    356.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  335487454500                       # Total gap between requests
system.mem_ctrls.avgGap                      40417.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    411689024                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    119532352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 11064.574074921686                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1227145393.825488090515                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 356297026.684701859951                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      6432836                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1867722                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      1523250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 191560782500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7722249426250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     26262.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     29778.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4134581.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3171002520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1685420220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         22954635900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4871820780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26482379040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     110619070080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      35673386400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       205457714940                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        612.419748                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  89993272500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11202360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 234289491000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3184282920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1692486510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         22974834960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4877536680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26482379040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     110654008800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      35643964320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       205509493230                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        612.574087                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  89920882750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11202360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 234361880750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1556763989000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1555843053                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     87124948                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     47752450                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1690720451                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1555843053                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     87124948                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     47752450                       # number of overall hits
system.cpu.icache.overall_hits::total      1690720451                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3015                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          103                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3118                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3015                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          103                       # number of overall misses
system.cpu.icache.overall_misses::total          3118                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      8185000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8185000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      8185000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8185000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1555846068                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     87124948                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     47752553                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1690723569                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1555846068                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     87124948                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     47752553                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1690723569                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 79466.019417                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  2625.080180                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 79466.019417                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  2625.080180                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2561                       # number of writebacks
system.cpu.icache.writebacks::total              2561                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           45                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           45                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           58                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           58                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      5502500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5502500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      5502500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5502500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 94870.689655                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94870.689655                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 94870.689655                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94870.689655                       # average overall mshr miss latency
system.cpu.icache.replacements                   2561                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1555843053                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     87124948                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     47752450                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1690720451                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3015                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          103                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3118                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      8185000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8185000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1555846068                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     87124948                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     47752553                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1690723569                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 79466.019417                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  2625.080180                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           45                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           58                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      5502500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5502500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 94870.689655                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94870.689655                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1556763989000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.989321                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1690723524                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3073                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          550186.633257                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   502.342144                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     9.647177                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.981137                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.018842                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       13525791625                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      13525791625                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1556763989000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1556763989000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1556763989000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1556763989000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1556763989000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1556763989000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1556763989000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    323335780                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     26114250                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     38174122                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        387624152                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    323335780                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     26114250                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     38174122                       # number of overall hits
system.cpu.dcache.overall_hits::total       387624152                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     15147793                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       455724                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     30219640                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       45823157                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     15147793                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       455724                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     30219640                       # number of overall misses
system.cpu.dcache.overall_misses::total      45823157                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  41790997500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 2517768542921                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2559559540421                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  41790997500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 2517768542921                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2559559540421                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    338483573                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     26569974                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data     68393762                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    433447309                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    338483573                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     26569974                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data     68393762                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    433447309                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.044752                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017152                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.441848                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.105718                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.044752                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017152                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.441848                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.105718                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 91702.428444                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 83315.636550                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55857.337381                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 91702.428444                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 83315.636550                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55857.337381                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4643694                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             77883                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    59.623974                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8748688                       # number of writebacks
system.cpu.dcache.writebacks::total           8748688                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     23686765                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     23686765                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     23686765                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     23686765                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       455724                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      6532875                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6988599                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       455724                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      6532875                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6988599                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  41335273500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 636003028421                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 677338301921                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  41335273500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 636003028421                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 677338301921                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.017152                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.095519                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016123                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.017152                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.095519                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016123                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 90702.428444                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 97354.232007                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 96920.470315                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 90702.428444                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 97354.232007                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 96920.470315                       # average overall mshr miss latency
system.cpu.dcache.replacements               21918999                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    213826296                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     17250923                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     18209563                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       249286782                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      8268007                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       455724                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     28350738                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      37074469                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  41790997500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 2323937355000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2365728352500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    222094303                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17706647                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     46560301                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    286361251                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037227                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.025737                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.608904                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.129467                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 91702.428444                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 81970.965094                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63810.174935                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     23686764                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     23686764                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       455724                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      4663974                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5119698                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  41335273500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 444040742500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 485376016000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.025737                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.100171                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017878                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 90702.428444                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 95206.521842                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 94805.595174                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    109509484                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8863327                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     19964559                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      138337370                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      6879786                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1868902                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8748688                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 193831187921                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 193831187921                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    116389270                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8863327                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     21833461                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    147086058                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.059110                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.085598                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.059480                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 103713.938944                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22155.457815                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1868901                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1868901                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 191962285921                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 191962285921                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.085598                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012706                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 102713.993904                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102713.993904                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1556763989000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993088                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           409760544                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          21919511                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.693873                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   351.387523                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    50.360077                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   110.245488                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.686304                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.098360                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.215323                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          200                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1755708747                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1755708747                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1556763989000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1066246568000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 490517421000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
