m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/marie/Documents/GitHub/EIT4-414/ModelSimBinaryToBCD
Ebinarytobcd
Z0 w1586805247
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dD:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay
Z5 8D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/BinaryToBCD.vhd
Z6 FD:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/BinaryToBCD.vhd
l0
L5
VRWe8:HF1n[5Pk4?;1e[@W0
!s100 GkGXQ0BaAh?PEzN3i0bVS1
Z7 OV;C;10.5b;63
32
Z8 !s110 1586806348
!i10b 1
Z9 !s108 1586806348.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/BinaryToBCD.vhd|
Z11 !s107 D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/BinaryToBCD.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Asim
R1
R2
R3
Z14 DEx4 work 11 binarytobcd 0 22 RWe8:HF1n[5Pk4?;1e[@W0
l40
L13
V=A7T^AY?1JBGmUiU@HJj32
!s100 TMoCIi6mWW_d52a=E[;5H1
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eclockdividermodule
R0
Z15 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R1
Z16 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
R2
R3
R4
Z17 8D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/ClockDividerModule.vhd
Z18 FD:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/ClockDividerModule.vhd
l0
L7
V?318Md7F0>Tj=YVej8PzL2
!s100 a^A8MlnSJ[YA?Nf>GGDFb1
R7
32
R8
!i10b 1
R9
Z19 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/ClockDividerModule.vhd|
Z20 !s107 D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/ClockDividerModule.vhd|
!i113 1
R12
R13
Asim
R15
R1
R16
R2
R3
Z21 DEx4 work 18 clockdividermodule 0 22 ?318Md7F0>Tj=YVej8PzL2
l23
L16
VTghK7Hf;DKg?`VOcEADig2
!s100 <;zV`FBb@08<7Eg@Ci^>e3
R7
32
R8
!i10b 1
R9
R19
R20
!i113 1
R12
R13
Edisplay
R0
R1
R2
R3
R4
Z22 8D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Display.vhd
Z23 FD:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Display.vhd
l0
L5
V^cWcTIBCUeW6H6M<gb47a0
!s100 F[BS2[T1^WAXniIh;A`0l2
R7
32
Z24 !s110 1586806526
!i10b 1
Z25 !s108 1586806526.000000
Z26 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Display.vhd|
Z27 !s107 D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Display.vhd|
!i113 1
R12
R13
Asim
R1
R2
R3
Z28 DEx4 work 7 display 0 22 ^cWcTIBCUeW6H6M<gb47a0
l23
L15
Z29 VH=>obUQ>100BVUbj^[mTF1
Z30 !s100 [^kegh`jP[PaBLE0?`>8G2
R7
32
R24
!i10b 1
R25
R26
R27
!i113 1
R12
R13
Enumpad
R0
R1
R2
R3
R4
Z31 8D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Numpad.vhd
Z32 FD:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Numpad.vhd
l0
L5
VGiPB0YUVl11`CVY4hZ:z[0
!s100 k7QW:_`EiOFTI4nV8gF_h0
R7
32
R8
!i10b 1
R9
Z33 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Numpad.vhd|
Z34 !s107 D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Numpad.vhd|
!i113 1
R12
R13
Asim
R1
R2
R3
Z35 DEx4 work 6 numpad 0 22 GiPB0YUVl11`CVY4hZ:z[0
l24
L14
VheOAoT4UWDhPbfhRd^;^:0
!s100 KXIR^0mRecg]_5OScNUc:1
R7
32
R8
!i10b 1
R9
R33
R34
!i113 1
R12
R13
Etestbench
R0
R1
R2
R3
R4
Z36 8D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd
Z37 FD:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd
l0
L5
VHKE8B9bBlz<mgSDbBU5gh1
!s100 3YHC>;3z0@kjD9QD`JO[i3
R7
32
R8
!i10b 1
R9
Z38 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd|
Z39 !s107 D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd|
!i113 1
R12
R13
Asim
R35
R28
R14
R15
R16
R21
R1
R2
R3
DEx4 work 9 testbench 0 22 HKE8B9bBlz<mgSDbBU5gh1
l20
L8
VQU2h`J8Q=2WQ^>m[HhUmH0
!s100 em;^HigbWZ93;:0]Ncado3
R7
32
R8
!i10b 1
R9
R38
R39
!i113 1
R12
R13
