
---------- Begin Simulation Statistics ----------
simSeconds                                   0.452840                       # Number of seconds simulated (Second)
simTicks                                 452840204088                       # Number of ticks simulated (Tick)
finalTick                                452840204088                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2015.34                       # Real time elapsed on the host (Second)
hostTickRate                                224696657                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4532788                       # Number of bytes of host memory used (Byte)
simInsts                                    976316930                       # Number of instructions simulated (Count)
simOps                                     1109891572                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   484443                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     550722                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       1109902462                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.data      211532017                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         211532017                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     211535137                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        211535137                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     18167916                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        18167916                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     18167947                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       18167947                       # number of overall misses (Count)
system.cpu.dcache.demandAccesses::cpu.data    229699933                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     229699933                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    229703084                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    229703084                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.079094                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.079094                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.079093                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.079093                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     17123909                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          17123909                       # number of writebacks (Count)
system.cpu.dcache.replacements               18165912                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data         8112                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total         8112                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data           13                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total           13                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data         8125                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total         8125                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.001600                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.001600                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.ReadReq.hits::cpu.data    134139337                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       134139337                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     17477385                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      17477385                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.accesses::cpu.data    151616722                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    151616722                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.115273                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.115273                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.hits::cpu.data         3120                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total          3120                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data           31                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total           31                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data         3151                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total         3151                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.009838                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.009838                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.hits::cpu.data         8125                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total         8125                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data         8125                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total         8125                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.hits::cpu.data           82                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total           82                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data       131189                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total       131189                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.accesses::cpu.data       131271                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total       131271                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.999375                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.999375                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteReq.hits::cpu.data     77392598                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       77392598                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       559342                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       559342                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data     77951940                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     77951940                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.007175                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.007175                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 452840204088                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2046.556550                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            229634335                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           18165912                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              12.640947                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                1224                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2046.556550                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999295                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999295                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           18                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1602                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          428                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          477606628                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         477606628                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 452840204088                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts    976316930                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps    1109891572                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses    405357264                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses    910260096                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns      2385877                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts     17961401                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts    405357264                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts    910260096                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads    433909859                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites    163619252                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads   1913598965                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites    925058133                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numCCRegReads     53597834                       # Number of times the CC registers were read (Count)
system.cpu.exec_context.thread_0.numCCRegWrites     56740697                       # Number of times the CC registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads   1830379616                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites      9597356                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs    229513672                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts    151414336                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts     78099336                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles   1109902462                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches     20374950                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass           78      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu    192498678     17.34%     17.34% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult        10461      0.00%     17.34% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv         2277      0.00%     17.34% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd      2099231      0.19%     17.53% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp      3149351      0.28%     17.82% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt      1053323      0.09%     17.91% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult      1048608      0.09%     18.01% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc           10      0.00%     18.01% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv         2103      0.00%     18.01% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc       136990      0.01%     18.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     18.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd     67371708      6.07%     24.09% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     24.09% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu     71228592      6.42%     30.51% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp      1047360      0.09%     30.60% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt       786487      0.07%     30.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc       724693      0.07%     30.74% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult     67108864      6.05%     36.78% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc    469762048     42.32%     79.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift      1047079      0.09%     79.20% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     79.20% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     79.20% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     79.20% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     79.20% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     79.20% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp       524289      0.05%     79.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     79.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     79.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     79.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult       786560      0.07%     79.32% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     79.32% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     79.32% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     79.32% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     79.32% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     79.32% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     79.32% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     79.32% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     79.32% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     79.32% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     79.32% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     79.32% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     79.32% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     79.32% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     79.32% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     79.32% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     79.32% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead    151414336     13.64%     92.96% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite     78099336      7.04%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total   1109902462                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst      976322164                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         976322164                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     976322164                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        976322164                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         5656                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            5656                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         5656                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           5656                       # number of overall misses (Count)
system.cpu.icache.demandAccesses::cpu.inst    976327820                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     976327820                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    976327820                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    976327820                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000006                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000006                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000006                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000006                       # miss rate for overall accesses (Ratio)
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         3660                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              3660                       # number of writebacks (Count)
system.cpu.icache.replacements                   3660                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    976322164                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       976322164                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         5656                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          5656                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.accesses::cpu.inst    976327820                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    976327820                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000006                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000006                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 452840204088                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1989.841425                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             22418535                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               3660                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            6125.282787                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1989.841425                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.971602                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.971602                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1996                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           81                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           47                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4         1856                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.974609                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         1952661296                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        1952661296                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 452840204088                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 452840204088                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 452840204088                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 452840204088                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 452840204088                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 452840204088                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   105                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       408                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    654                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data               16804078                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                  16804732                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   654                       # number of overall hits (Count)
system.l2.overallHits::cpu.data              16804078                       # number of overall hits (Count)
system.l2.overallHits::total                 16804732                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 5002                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1232693                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1237695                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                5002                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1232693                       # number of overall misses (Count)
system.l2.overallMisses::total                1237695                       # number of overall misses (Count)
system.l2.demandAccesses::cpu.inst               5656                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data           18036771                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              18042427                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              5656                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data          18036771                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             18042427                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.884371                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.068343                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.068599                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.884371                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.068343                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.068599                       # miss rate for overall accesses (Ratio)
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               789269                       # number of writebacks (Count)
system.l2.writebacks::total                    789269                       # number of writebacks (Count)
system.l2.replacements                        1336974                       # number of replacements (Count)
system.l2.InvalidateReq.misses::cpu.data       131189                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total          131189                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data       131189                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total        131189                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst             654                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                654                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          5002                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             5002                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.accesses::cpu.inst         5656                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           5656                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.884371                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.884371                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadExReq.hits::cpu.data                328                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   328                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           559014                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              559014                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.accesses::cpu.data         559342                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            559342                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.999414                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.999414                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadSharedReq.hits::cpu.data       16803750                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total          16803750                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       673679                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          673679                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.accesses::cpu.data     17477429                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total      17477429                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.038546                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.038546                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.WritebackClean.hits::writebacks         3660                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             3660                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         3660                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         3660                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks     17123909                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total         17123909                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks     17123909                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total     17123909                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 452840204088                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32688.013228                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     36148664                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    1336974                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      27.037672                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      51.546456                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        19.098453                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     32617.368319                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.001573                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000583                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.995403                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.997559                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   34                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1927                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                19695                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                11112                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  292115238                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 292115238                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 452840204088                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                         0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys                0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                             0                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                           nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       320128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     78892352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       79212480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       320128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       320128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     50513216                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     50513216                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         5002                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1232693                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1237695                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       789269                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         789269                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         706934                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      174216757                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         174923691                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       706934                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        706934                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    111547552                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        111547552                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    111547552                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        706934                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     174216757                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        286471243                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                    0                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                       0                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat                     0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat                  0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                     nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat                   nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat                nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                   0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate              nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesRead                     0                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                       0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                  6400.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                 nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 452840204088                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 14780704291.200003                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  14780704291.200003                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower    32.640000                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 452840204088                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 452840204088                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              678681                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        789269                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            544944                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             559014                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            559014                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         678681                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq         131189                       # Transaction distribution (Count)
system.membus.transDist::InvalidateResp        131189                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      4071981                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 4071981                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    129725696                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                129725696                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1368884                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1368884    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1368884                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 452840204088                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests        2703097                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1334213                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                        0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean            nan                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev           nan                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total             0                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu               0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv               0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                      nan                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                           0                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                     nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads                0                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites               0                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads                0                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites               0                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses                   0                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses                   0                       # Number of vector alu accesses (Count)
system.switch_cpus.numInsts                         0                       # Number of executed instructions (Count)
system.switch_cpus.numLoadInsts                     0                       # Number of load instructions executed (Count)
system.switch_cpus.numSquashedInsts                 0                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.numNop                           0                       # Number of nop insts executed (Count)
system.switch_cpus.numRefs                          0                       # Number of memory reference insts executed (Count)
system.switch_cpus.numBranches                      0                       # Number of branches executed (Count)
system.switch_cpus.numStoreInsts                    0                       # Number of stores executed (Count)
system.switch_cpus.numRate                        nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.committedInsts                   0                       # Number of Instructions Simulated (Count)
system.switch_cpus.committedOps                     0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.cpi                            nan                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus.totalCpi                       nan                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus.ipc                            nan                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus.totalIpc                       nan                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.branchPred.lookups               0                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.RASUsed               0                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.instsCommitted            0                       # Number of instructions committed (Count)
system.switch_cpus.commit.opsCommitted              0                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus.commit.memRefs                   0                       # Number of memory references committed (Count)
system.switch_cpus.commit.loads                     0                       # Number of loads committed (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.branches                  0                       # Number of branches committed (Count)
system.switch_cpus.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions. (Count)
system.switch_cpus.commit.integer                   0                       # Number of committed integer instructions. (Count)
system.switch_cpus.commit.functionCalls             0                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean           nan                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0                0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1                0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2                0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3                0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.idleRate                 nan                       # Ratio of cycles fetch was idle (Ratio)
system.switch_cpus.fetch.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetch.rate                     nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles                 0                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles                  0                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles                0                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts              0                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts                0                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts               0                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts             0                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents                 0                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents                0                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit                0                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount               0                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst                 0                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst                 0                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                     nan                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout                   nan                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads                   0                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads               0                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores              0                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache              0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.mmu.alignFaults                  0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults               0                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults                  0                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits                 0                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses               0                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits                0                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses              0                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses             0                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 452840204088                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits                 0                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses               0                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses             0                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 452840204088                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits               0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses             0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 452840204088                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 452840204088                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 452840204088                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts                 0                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads                        0                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes                       0                       # The number of ROB writes (Count)
system.switch_cpus.thread_0.numInsts                0                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps                  0                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp           17483085                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty     17123909                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         3660                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          1042003                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            559342                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           559342                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           5656                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq      17477429                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq        131189                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp       131189                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        14972                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     54501832                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               54516804                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       596224                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   2250283520                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              2250879744                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         1336974                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  50513216                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          19510590                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000142                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.011902                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                19507826     99.99%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    2764      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            19510590                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 452840204088                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.snoop_filter.totRequests      36343188                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     18169572                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            2763                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         2763                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   1.809145                       # Number of seconds simulated (Second)
simTicks                                 1809144874512                       # Number of ticks simulated (Tick)
finalTick                                2261985218952                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  61386.87                       # Real time elapsed on the host (Second)
hostTickRate                                 29471203                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4535860                       # Number of bytes of host memory used (Byte)
simInsts                                   5649696235                       # Number of instructions simulated (Count)
simOps                                     6430979707                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    92034                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     104761                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::switch_cpus.data    741181122                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         741181122                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data    741181219                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        741181219                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus.data    358927801                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total       358927801                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data    358927819                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total      358927819                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data 5724415645956                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 5724415645956                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data 5724415645956                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 5724415645956                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus.data   1100108923                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total    1100108923                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data   1100109038                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total   1100109038                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.326266                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.326266                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.326266                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.326266                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 15948.654938                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 15948.654938                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 15948.654139                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 15948.654139                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs     85185299                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs      1317214                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      64.670812                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     85619666                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          85619666                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data    269744489                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total     269744489                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data    269744489                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total    269744489                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data     89183312                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     89183312                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data     89183327                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     89183327                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data 1338045093182                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 1338045093182                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data 1338047360438                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 1338047360438                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.081068                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.081068                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.081068                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.081068                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 15003.312427                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 15003.312427                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 15003.335326                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 15003.335326                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               89183327                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::switch_cpus.data           21                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total           21                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.accesses::switch_cpus.data           21                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           21                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::switch_cpus.data    386854708                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       386854708                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data    346536648                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total     346536648                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data 4451294853240                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 4451294853240                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data    733391356                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    733391356                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.472513                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.472513                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 12845.091216                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 12845.091216                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data    259813122                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total    259813122                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data     86723526                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     86723526                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data 1107655640448                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 1107655640448                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.118250                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.118250                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 12772.262517                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 12772.262517                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::switch_cpus.data           97                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total            97                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::switch_cpus.data           18                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total           18                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::switch_cpus.data          115                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total          115                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::switch_cpus.data     0.156522                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.156522                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::switch_cpus.data           15                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total           15                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::switch_cpus.data      2267256                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total      2267256                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::switch_cpus.data     0.130435                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.130435                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus.data 151150.400000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 151150.400000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::switch_cpus.data       655340                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total       655340                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::switch_cpus.data  28966096771                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total  28966096771                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::switch_cpus.data       655340                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total       655340                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::switch_cpus.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::switch_cpus.data 44200.104939                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 44200.104939                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::switch_cpus.data       655340                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total       655340                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::switch_cpus.data  28431339331                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total  28431339331                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::switch_cpus.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus.data 43384.104939                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 43384.104939                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data    354326414                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      354326414                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data     11735813                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     11735813                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data 1244154695945                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 1244154695945                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data    366062227                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    366062227                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.032060                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.032060                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 106013.507198                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 106013.507198                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data      9931367                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      9931367                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data      1804446                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      1804446                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data 201958113403                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 201958113403                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.004929                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.004929                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 111922.503307                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 111922.503307                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1809145014864                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            830401523                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           89183327                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               9.311175                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data     0.071518                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::switch_cpus.data  2047.928482                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.000035                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.999965                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          110                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          815                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2         1123                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         2289401445                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        2289401445                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1809145014864                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps             0                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::switch_cpus.inst   1178695107                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total        1178695107                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst   1178695107                       # number of overall hits (Count)
system.cpu.icache.overallHits::total       1178695107                       # number of overall hits (Count)
system.cpu.icache.demandMisses::switch_cpus.inst          443                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             443                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst          443                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            443                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst     49954296                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     49954296                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst     49954296                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     49954296                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::switch_cpus.inst   1178695550                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total    1178695550                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst   1178695550                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total   1178695550                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 112763.647856                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 112763.647856                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 112763.647856                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 112763.647856                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          441                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            5                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      88.200000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          356                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               356                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::switch_cpus.inst           78                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            78                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst           78                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           78                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst          365                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          365                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst          365                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          365                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst     43693128                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     43693128                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst     43693128                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     43693128                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 119707.200000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 119707.200000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 119707.200000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 119707.200000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    356                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst   1178695107                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total      1178695107                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst          443                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           443                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst     49954296                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     49954296                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst   1178695550                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total   1178695550                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 112763.647856                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 112763.647856                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst           78                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           78                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst          365                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          365                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst     43693128                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     43693128                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 119707.200000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 119707.200000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1809145014864                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          2004.374913                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              3133515                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                356                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            8802.008427                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1821.203170                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst   183.171742                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.889259                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.089439                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.978699                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         2005                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4         1997                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.979004                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         2357391465                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        2357391465                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1809145014864                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1809145014864                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1809145014864                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1809145014864                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1809145014864                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF 1809144874512                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    85                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       408                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::switch_cpus.inst              6                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus.data       84020427                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                  84020433                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus.inst             6                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus.data      84020427                       # number of overall hits (Count)
system.l2.overallHits::total                 84020433                       # number of overall hits (Count)
system.l2.demandMisses::switch_cpus.inst          359                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.data      4507551                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 4507910                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::switch_cpus.inst          359                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.data      4507551                       # number of overall misses (Count)
system.l2.overallMisses::total                4507910                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus.inst     43133047                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.data 481289570454                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       481332703501                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.inst     43133047                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.data 481289570454                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      481332703501                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::switch_cpus.inst          365                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.data     88527978                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              88528343                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.inst          365                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.data     88527978                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             88528343                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::switch_cpus.inst     0.983562                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.data     0.050917                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.050921                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::switch_cpus.inst     0.983562                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.data     0.050917                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.050921                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus.inst 120147.763231                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus.data 106774.070988                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    106775.136039                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.inst 120147.763231                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.data 106774.070988                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   106775.136039                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              3114128                       # number of writebacks (Count)
system.l2.writebacks::total                   3114128                       # number of writebacks (Count)
system.l2.demandMshrMisses::switch_cpus.inst          359                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.data      4507551                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             4507910                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.inst          359                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.data      4507551                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            4507910                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::switch_cpus.inst     40130319                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.data 443631041798                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   443671172117                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.inst     40130319                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.data 443631041798                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  443671172117                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus.inst     0.983562                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.data     0.050917                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.050921                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.inst     0.983562                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.data     0.050917                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.050921                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 111783.618384                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.data 98419.527987                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 98420.592274                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 111783.618384                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.data 98419.527987                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 98420.592274                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        5163635                       # number of replacements (Count)
system.l2.InvalidateReq.misses::switch_cpus.data       655349                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total          655349                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::switch_cpus.data       655349                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total        655349                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::switch_cpus.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::switch_cpus.data       655349                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total       655349                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data  20724648315                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total  20724648315                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 31623.834499                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 31623.834499                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::switch_cpus.inst            6                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                  6                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::switch_cpus.inst          359                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              359                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus.inst     43133047                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     43133047                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::switch_cpus.inst          365                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            365                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::switch_cpus.inst     0.983562                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.983562                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 120147.763231                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 120147.763231                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst          359                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          359                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst     40130319                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     40130319                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst     0.983562                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.983562                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 111783.618384                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 111783.618384                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus.data         1435                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  1435                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus.data      1803002                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             1803002                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus.data 199736518728                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   199736518728                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus.data      1804437                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1804437                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus.data     0.999205                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.999205                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 110779.976244                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 110779.976244                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus.data      1803002                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         1803002                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 184676000024                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 184676000024                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus.data     0.999205                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.999205                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 102426.952396                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 102426.952396                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus.data     84018992                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total          84018992                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::switch_cpus.data      2704549                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         2704549                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus.data 281553051726                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 281553051726                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::switch_cpus.data     86723541                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total      86723541                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::switch_cpus.data     0.031186                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.031186                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 104103.512906                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 104103.512906                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data      2704549                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      2704549                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 258955041774                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 258955041774                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.031186                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.031186                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 95747.957154                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 95747.957154                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          356                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              356                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          356                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          356                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks     85619666                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total         85619666                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks     85619666                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total     85619666                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1809145014864                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                        32768                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                    177711878                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    5163635                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      34.416042                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     199.928702                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         0.087341                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data        18.382456                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.inst     1.334693                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data 32548.266807                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.006101                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.000561                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.inst     0.000041                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.993294                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  126                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  817                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 8159                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                23666                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                 1432102635                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                1432102635                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1809145014864                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   6228256.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples       718.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples   9014729.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.019461628256                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       299755                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       299756                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            15356707                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            5943333                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     4507910                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    3114128                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   9015820                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  6228256                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    373                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       7.51                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.62                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                    734861                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5               9015820                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5              6228256                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1905213                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 2097135                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                 1378578                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                 1342376                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  991872                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                  836184                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                  232017                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                  231976                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                      46                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      42                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  55024                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  55119                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                 174726                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                 200385                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 245431                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 274383                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 287160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 318879                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 329719                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 320046                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 317863                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 318335                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 333106                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 334316                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 317830                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 347830                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 402806                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 370782                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                  83973                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                   9151                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                   3811                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                   2708                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                   1011                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                    616                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                    327                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                    315                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                    251                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                    232                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                    212                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                    265                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                    261                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                    189                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    179                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    188                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    149                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    152                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    143                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    138                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    153                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    149                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    124                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    153                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    168                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    165                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    215                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                   1961                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                   4772                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                 557663                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                 554707                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       299756                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      30.075952                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    141.435539                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511        299527     99.92%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023           24      0.01%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1535           49      0.02%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-2047           21      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2559           20      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-3071           12      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-3583           19      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-4095           15      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-4607            4      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-5631            9      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5632-6143            2      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-6655            7      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6656-7167           14      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7680-8191            9      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-8703            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8704-9215            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9728-10239            5      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-10751            7      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11264-11775            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15360-15871            5      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        299756                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       299755                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      20.777698                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.905095                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev    820.758590                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::0-4095       299735     99.99%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::4096-8191           15      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::196608-200703            5      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        299755                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   11936                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               288506240                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            199304192                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              159471054.01264334                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              110164860.09931098                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  1809144803112                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     237357.10                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus.inst        22976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data    288471328                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    199303232                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus.inst 12699.922667164819                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 159451756.497838497162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 110164329.461873635650                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst          718                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data      9015102                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      6228256                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst     49663368                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 506292977924                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 42119951508084                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     69169.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     56160.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   6762720.01                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus.inst        22976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data    288483264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      288506240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst        22976                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        22976                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    199304192                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    199304192                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus.inst          359                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data      4507551                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         4507910                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      3114128                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        3114128                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus.inst        12700                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data    159458354                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         159471054                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst        12700                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total         12700                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    110164860                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        110164860                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    110164860                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst        12700                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data    159458354                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        269635914                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              9015447                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             6228226                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       964492                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1      1290339                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       961725                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3      1289769                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       962883                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5      1291990                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       962812                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7      1291437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       779880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       778736                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       777508                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       778294                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       778396                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       778814                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       778194                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       778404                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            326033701292                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           45077235000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       506342641292                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                36163.90                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           56163.90                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             7891046                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            5754966                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            87.53                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           92.40                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      1597659                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   305.320021                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   243.275716                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   180.931261                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-63        15072      0.94%      0.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127       118723      7.43%      8.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191       460509     28.82%     37.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255       193999     12.14%     49.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319        60972      3.82%     53.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383        33983      2.13%     55.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447        66850      4.18%     59.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511        34978      2.19%     61.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575       612573     38.34%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      1597659                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             288494304                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten          199303232                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              159.464456                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              110.164329                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                  6400.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    4.21                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.49                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.72                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               89.52                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1809145014864                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      2851824885                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    1503075705.598583                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    10602165672                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    5829613920                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy  11268702120                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 25718670196.500000                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 40143788426.291939                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  97917840925.723175                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower    54.123825                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1211191985912                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  60584420000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 537368468600                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1809145014864                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             2704908                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       3114128                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           2049033                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1803002                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1803002                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        2704908                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq         655349                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     14834330                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                14834330                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    487810432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                487810432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            5163259                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  5163259    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              5163259                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1809145014864                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         28531331244                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        23882727816                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       11061281                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      5898022                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles               4434178614                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded              5323639192                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.nonSpecInstsAdded              126                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus.instsIssued             5326258740                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued           7387                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined      2551525                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined      3065194                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.squashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus.numIssuedDist::samples   4434117589                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       1.201199                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      1.019423                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0        1311713261     29.58%     29.58% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1        1484102967     33.47%     63.05% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2        1141694435     25.75%     88.80% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3         429146677      9.68%     98.48% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4          65974373      1.49%     99.97% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5           1485876      0.03%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value            5                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total    4434117589                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu         3083980      0.54%      0.54% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult              9      0.00%      0.54% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv               0      0.00%      0.54% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%      0.54% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp       1966070      0.34%      0.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt         35836      0.01%      0.89% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult            0      0.00%      0.89% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc            0      0.00%      0.89% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0      0.00%      0.89% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc            0      0.00%      0.89% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%      0.89% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd       41689063      7.27%      8.16% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%      8.16% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu         594272      0.10%      8.26% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp          21091      0.00%      8.26% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt         614492      0.11%      8.37% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc          5062      0.00%      8.37% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult     208295125     36.33%     44.70% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc     42995062      7.50%     52.20% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift       977920      0.17%     52.37% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%     52.37% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%     52.37% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%     52.37% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%     52.37% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%     52.37% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%     52.37% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%     52.37% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%     52.37% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%     52.37% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult        49749      0.01%     52.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     52.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%     52.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%     52.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%     52.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%     52.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     52.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     52.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%     52.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%     52.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%     52.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%     52.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%     52.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%     52.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%     52.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%     52.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%     52.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead        4111545      0.72%     53.09% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite     268972548     46.91%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu    833173720     15.64%     15.64% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult         2792      0.00%     15.64% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv            5      0.00%     15.64% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd        10242      0.00%     15.64% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp     10503737      0.20%     15.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt        23171      0.00%     15.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult           53      0.00%     15.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc           26      0.00%     15.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv        10364      0.00%     15.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc       678915      0.01%     15.85% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     15.85% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd    336857600      6.32%     22.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     22.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu    337843502      6.34%     28.52% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp      2621445      0.05%     28.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt      3932295      0.07%     28.64% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc      3618809      0.07%     28.71% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult    335544320      6.30%     35.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc   2348810240     44.10%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift      2621440      0.05%     79.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     79.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     79.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp      2621445      0.05%     79.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult      3932800      0.07%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead    736725832     13.83%     93.11% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite    366725987      6.89%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total   5326258740                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 1.201183                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                   573411824                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.107658                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads       6118299341                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites       841067233                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses    838835183                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads       9541754939                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites      4485125116                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses   4483114791                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses           844666368                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses          5055004196                       # Number of vector alu accesses (Count)
system.switch_cpus.numInsts                5325107711                       # Number of executed instructions (Count)
system.switch_cpus.numLoadInsts             736241134                       # Number of load instructions executed (Count)
system.switch_cpus.numSquashedInsts           1151029                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.numNop                        6717                       # Number of nop insts executed (Count)
system.switch_cpus.numRefs                 1102966827                       # Number of memory reference insts executed (Count)
system.switch_cpus.numBranches               69955572                       # Number of branches executed (Count)
system.switch_cpus.numStoreInsts            366725693                       # Number of stores executed (Count)
system.switch_cpus.numRate                   1.200923                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.timesIdled                     419                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles                   61025                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.committedInsts          4673379010                       # Number of Instructions Simulated (Count)
system.switch_cpus.committedOps            5321087791                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.cpi                       0.948816                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus.totalCpi                  0.948816                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus.ipc                       1.053945                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus.totalIpc                  1.053945                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus.intRegfileReads         1961005797                       # Number of integer regfile reads (Count)
system.switch_cpus.intRegfileWrites         708855279                       # Number of integer regfile writes (Count)
system.switch_cpus.vecRegfileReads        14043949564                       # number of vector regfile reads (Count)
system.switch_cpus.ccRegfileReads           207853064                       # number of cc regfile reads (Count)
system.switch_cpus.ccRegfileWrites          218364362                       # number of cc regfile writes (Count)
system.switch_cpus.miscRegfileReads        9065428744                       # number of misc regfile reads (Count)
system.switch_cpus.miscRegfileWrites         21689440                       # number of misc regfile writes (Count)
system.switch_cpus.MemDepUnit__0.insertedLoads    734075685                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores    366733438                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads         3832                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores         4996                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.branchPred.lookups        69997214                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.condPredicted     69312367                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condIncorrect       343215                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.BTBLookups     68959768                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBUpdates         2573                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.BTBHits        68957808                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.999972                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.RASUsed          333199                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus.branchPred.indirectLookups       334512                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits       334342                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses          170                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted           51                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.commit.commitSquashedInsts      1550970                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.commitNonSpecStalls           96                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus.commit.branchMispredicts       342479                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples   4433766410                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     1.200129                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     2.174187                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0   2856354355     64.42%     64.42% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1    461880093     10.42%     74.84% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2    255492965      5.76%     80.60% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3    336731993      7.59%     88.20% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4    128505946      2.90%     91.10% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5     64321723      1.45%     92.55% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6     68542510      1.55%     94.09% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7      4350995      0.10%     94.19% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8    257585830      5.81%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total   4433766410                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.instsCommitted   4673384285                       # Number of instructions committed (Count)
system.switch_cpus.commit.opsCommitted     5321093066                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus.commit.memRefs          1099797178                       # Number of memory references committed (Count)
system.switch_cpus.commit.loads             733079611                       # Number of loads committed (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.branches           69950789                       # Number of branches committed (Count)
system.switch_cpus.commit.vectorInstructions   4483106126                       # Number of committed Vector instructions. (Count)
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions. (Count)
system.switch_cpus.commit.integer          1862856015                       # Number of committed integer instructions. (Count)
system.switch_cpus.commit.functionCalls        332283                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu    831665878     15.63%     15.63% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult         2745      0.00%     15.63% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv            5      0.00%     15.63% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd        10240      0.00%     15.63% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp     10503690      0.20%     15.83% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt        23135      0.00%     15.83% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult           45      0.00%     15.83% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc           20      0.00%     15.83% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv        10360      0.00%     15.83% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc       677415      0.01%     15.84% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     15.84% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd    336857600      6.33%     22.17% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     22.17% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu    337843445      6.35%     28.52% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp      2621445      0.05%     28.57% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt      3932295      0.07%     28.64% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc      3617325      0.07%     28.71% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult    335544320      6.31%     35.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc   2348810240     44.14%     79.16% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift      2621440      0.05%     79.21% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.21% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     79.21% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     79.21% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.21% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.21% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp      2621445      0.05%     79.26% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.26% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.26% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.26% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult      3932800      0.07%     79.33% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.33% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.33% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.33% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.33% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.33% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.33% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.33% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     79.33% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     79.33% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.33% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.33% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.33% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.33% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.33% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.33% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.33% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead    733079611     13.78%     93.11% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite    366717567      6.89%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total   5321093066                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples    257585830                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.decode.idleCycles        385902519                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles    2241071962                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles        1272516979                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles     534282067                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles         344060                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved     68934754                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred           765                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts     5326640871                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts       1988202                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.fetch.icacheStallCycles   1178877176                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus.fetch.insts             4684002117                       # Number of instructions fetch has processed (Count)
system.switch_cpus.fetch.branches            69997214                       # Number of branches that fetch encountered (Count)
system.switch_cpus.fetch.predictedBranches     69625349                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles            3254895564                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles          689592                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.miscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus.fetch.icacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus.fetch.cacheLines        1178695550                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes        174349                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples   4434117589                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      1.203139                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     1.282888                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0       2050246525     46.24%     46.24% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1        672593446     15.17%     61.41% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2        471566979     10.63%     72.04% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3       1239710639     27.96%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total   4434117589                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.branchRate          0.015786                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetch.rate                1.056340                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles            344060                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles              23363                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles        105946974                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts     5323646035                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts        734075685                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts       366733438                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts           126                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents               165                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents        105947502                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents         1510                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect       340597                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect         2053                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.branchMispredicts       342650                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit       5321951703                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount      5321949974                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst        3965518072                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst        5254132503                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                1.200211                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.754743                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads               29691                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads          996074                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation         1510                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores          15871                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads        10352                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache        1157747                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples    733079500                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean     18.313500                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev    33.204763                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9      385441978     52.58%     52.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19       302351      0.04%     52.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29    335100140     45.71%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39       271230      0.04%     98.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49       368483      0.05%     98.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59       577325      0.08%     98.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69        49617      0.01%     98.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79       104200      0.01%     98.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89        27905      0.00%     98.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99        75179      0.01%     98.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109        45534      0.01%     98.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119        85665      0.01%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129        87592      0.01%     98.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139       238617      0.03%     98.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149       314635      0.04%     98.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159      1043374      0.14%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169      1294955      0.18%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179      1387491      0.19%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189      2863995      0.39%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199       138726      0.02%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209       432202      0.06%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219       113509      0.02%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229       218076      0.03%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239       260638      0.04%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249        23560      0.00%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259        63602      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269        11229      0.00%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279        63966      0.01%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289       233187      0.03%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299       154591      0.02%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows      1685948      0.23%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value         1537                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total    733079500                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.alignFaults                  0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults               0                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults                  0                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits                 0                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses               0                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits                0                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses              0                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses             0                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1809145014864                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits                 0                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses               0                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses             0                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1809145014864                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits               0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses             0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1809145014864                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1809145014864                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1809145014864                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles         344060                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles        746747971                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles      1235749309                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles       143186                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles        1381158394                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles    1069974667                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts     5324646573                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.squashedInsts        982164                       # Number of squashed instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents     692784623                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.IQFullEvents             16                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus.rename.LQFullEvents          16475                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents      163504962                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.fullRegistersEvents           27                       # Number of times there has been no free registers (Count)
system.switch_cpus.rename.renamedOperands   5583157145                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups         20634876848                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups       1960056391                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.vecLookups       9472068897                       # Number of vector rename lookups (Count)
system.switch_cpus.rename.committedMaps    5578618009                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps          4539132                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing            1319                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing          127                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts        1507774519                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads               9498823511                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes             10645639267                       # The number of ROB writes (Count)
system.switch_cpus.thread_0.numInsts       4673379010                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps         5321087791                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp           86723906                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty     88733794                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          356                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          5613168                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1804437                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1804437                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            365                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq      86723541                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq        655349                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp       655349                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1086                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    267549981                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total              267551067                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        46144                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port  11145449216                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total             11145495360                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         5163635                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 199304192                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          94350304                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000005                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.002241                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                94349830    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     474      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            94350304                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1809145014864                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy       142726248676                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            446760                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy      108625627464                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests     178507803                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     89321134                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             474                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          474                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000165                       # Number of seconds simulated (Second)
simTicks                                    165290592                       # Number of ticks simulated (Tick)
finalTick                                2262150509544                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      2.32                       # Real time elapsed on the host (Second)
hostTickRate                                 71198389                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4528688                       # Number of bytes of host memory used (Byte)
simInsts                                   5649850750                       # Number of instructions simulated (Count)
simOps                                     6431165070                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                               2433463793                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                 2769970060                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::switch_cpus.data        60776                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total             60776                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data        60903                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total            60903                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus.data         1778                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            1778                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data         1790                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           1790                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data    192105162                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    192105162                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data    192105162                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    192105162                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus.data        62554                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total         62554                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data        62693                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total        62693                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.028423                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.028423                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.028552                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.028552                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 108045.647919                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 108045.647919                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 107321.319553                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 107321.319553                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         4426                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           35                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs     126.457143                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          822                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               822                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data          929                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           929                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data          929                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          929                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data          849                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          849                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data          859                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          859                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data     97480991                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     97480991                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data     98519351                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     98519351                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.013572                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.013572                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.013702                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.013702                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 114818.599529                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 114818.599529                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 114690.746217                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 114690.746217                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    860                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::switch_cpus.data          787                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total          787                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::switch_cpus.data            7                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            7                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::switch_cpus.data      1077936                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total      1077936                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::switch_cpus.data          794                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total          794                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::switch_cpus.data     0.008816                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.008816                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::switch_cpus.data 153990.857143                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 153990.857143                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::switch_cpus.data            3                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total            3                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::switch_cpus.data            4                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            4                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::switch_cpus.data       764184                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       764184                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::switch_cpus.data     0.005038                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.005038                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::switch_cpus.data       191046                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total       191046                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::switch_cpus.data        34152                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total           34152                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data         1250                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          1250                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data    135115320                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    135115320                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data        35402                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total        35402                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.035309                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.035309                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 108092.256000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 108092.256000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data          520                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          520                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data          730                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          730                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data     83711400                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     83711400                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.020620                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.020620                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 114673.150685                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 114673.150685                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::switch_cpus.data          127                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total           127                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::switch_cpus.data           12                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total           12                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::switch_cpus.data          139                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total          139                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::switch_cpus.data     0.086331                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.086331                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::switch_cpus.data           10                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total           10                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::switch_cpus.data      1038360                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total      1038360                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::switch_cpus.data     0.071942                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.071942                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus.data       103836                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total       103836                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::switch_cpus.data          749                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total          749                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::switch_cpus.data          749                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total          749                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.hits::switch_cpus.data            1                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total            1                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::switch_cpus.data            5                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total            5                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::switch_cpus.data       146471                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total       146471                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::switch_cpus.data            6                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total            6                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::switch_cpus.data     0.833333                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.833333                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::switch_cpus.data 29294.200000                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 29294.200000                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::switch_cpus.data            5                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total            5                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::switch_cpus.data       142391                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total       142391                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::switch_cpus.data     0.833333                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.833333                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus.data 28478.200000                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 28478.200000                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data        26623                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total          26623                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data          523                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          523                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data     56843371                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     56843371                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data        27146                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total        27146                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.019266                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.019266                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 108687.133843                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 108687.133843                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data          409                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          409                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data          114                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          114                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data     13627200                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     13627200                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.004200                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.004200                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 119536.842105                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 119536.842105                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    165290592                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               111444                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               2908                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              38.323246                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::switch_cpus.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           48                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          405                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2         1595                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses             129332                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses            129332                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    165290592                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps             0                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::switch_cpus.inst        64668                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total             64668                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst        64668                       # number of overall hits (Count)
system.cpu.icache.overallHits::total            64668                       # number of overall hits (Count)
system.cpu.icache.demandMisses::switch_cpus.inst          743                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             743                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst          743                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            743                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst     72857784                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     72857784                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst     72857784                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     72857784                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::switch_cpus.inst        65411                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total         65411                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst        65411                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total        65411                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.011359                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.011359                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.011359                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.011359                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 98058.928668                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 98058.928668                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 98058.928668                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 98058.928668                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         1127                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            8                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     140.875000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          605                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               605                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::switch_cpus.inst          127                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           127                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst          127                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          127                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst          616                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          616                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst          616                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          616                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst     63266520                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     63266520                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst     63266520                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     63266520                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.009417                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.009417                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.009417                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.009417                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 102705.389610                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 102705.389610                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 102705.389610                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 102705.389610                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    605                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst        64668                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total           64668                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst          743                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           743                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst     72857784                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     72857784                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst        65411                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total        65411                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.011359                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.011359                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 98058.928668                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 98058.928668                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst          127                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          127                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst          616                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          616                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst     63266520                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     63266520                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.009417                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.009417                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 102705.389610                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 102705.389610                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    165290592                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          2007.238218                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs           2129536739                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2620                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           812800.282061                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1607.395113                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst   399.843106                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.784861                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.195236                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.980097                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         2012                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           62                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          226                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          182                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4         1542                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.982422                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             131437                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            131437                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    165290592                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    165290592                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    165290592                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    165290592                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    165290592                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF    165290592                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    22                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       408                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::switch_cpus.inst            127                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus.data             20                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       147                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus.inst           127                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus.data            20                       # number of overall hits (Count)
system.l2.overallHits::total                      147                       # number of overall hits (Count)
system.l2.demandMisses::switch_cpus.inst          486                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.data          834                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    1320                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::switch_cpus.inst          486                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.data          834                       # number of overall misses (Count)
system.l2.overallMisses::total                   1320                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus.inst     61411752                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.data     97855536                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          159267288                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.inst     61411752                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.data     97855536                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         159267288                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::switch_cpus.inst          613                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.data          854                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                  1467                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.inst          613                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.data          854                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                 1467                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::switch_cpus.inst     0.792822                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.data     0.976581                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.899796                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::switch_cpus.inst     0.792822                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.data     0.976581                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.899796                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus.inst 126361.629630                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus.data 117332.776978                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    120657.036364                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.inst 126361.629630                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.data 117332.776978                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   120657.036364                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 1774                       # number of writebacks (Count)
system.l2.writebacks::total                      1774                       # number of writebacks (Count)
system.l2.demandMshrMisses::switch_cpus.inst          486                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.data          834                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                1320                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.inst          486                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.data          834                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               1320                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::switch_cpus.inst     57358640                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.data     90875240                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      148233880                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.inst     57358640                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.data     90875240                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     148233880                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus.inst     0.792822                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.data     0.976581                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.899796                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.inst     0.792822                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.data     0.976581                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.899796                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 118021.893004                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.data 108963.117506                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 112298.393939                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 118021.893004                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.data 108963.117506                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 112298.393939                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           1774                       # number of replacements (Count)
system.l2.InvalidateReq.misses::switch_cpus.data            6                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               6                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::switch_cpus.data            6                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             6                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::switch_cpus.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::switch_cpus.data            6                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            6                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data       108336                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total       108336                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data        18056                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        18056                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::switch_cpus.inst          127                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                127                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::switch_cpus.inst          486                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              486                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus.inst     61411752                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     61411752                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::switch_cpus.inst          613                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            613                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::switch_cpus.inst     0.792822                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.792822                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 126361.629630                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 126361.629630                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst          486                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          486                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst     57358640                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     57358640                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst     0.792822                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.792822                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 118021.893004                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 118021.893004                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::switch_cpus.data          110                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                 110                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus.data     13429728                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total       13429728                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus.data          110                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total               110                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 122088.436364                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 122088.436364                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus.data          110                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total             110                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data     12510256                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total     12510256                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 113729.600000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 113729.600000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus.data           20                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                20                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::switch_cpus.data          724                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             724                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus.data     84425808                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     84425808                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::switch_cpus.data          744                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           744                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::switch_cpus.data     0.973118                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.973118                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 116610.232044                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 116610.232044                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data          724                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          724                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data     78364984                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     78364984                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.973118                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.973118                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 108238.928177                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 108238.928177                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::switch_cpus.data            3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::switch_cpus.data            3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks          605                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              605                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          605                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          605                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          822                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              822                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          822                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          822                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    165290592                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                        32768                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        66406                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      34542                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.922471                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     267.320148                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.inst   273.212566                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data 32227.467286                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.008158                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.inst     0.008338                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.983504                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  157                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  774                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 8447                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                23390                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      25302                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     25302                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    165290592                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      3548.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples       970.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples      1668.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000018371176                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          209                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          208                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                5010                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               3352                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        1319                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       1774                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      2638                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     3548                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.91                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.72                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                  2638                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                 3548                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     844                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     855                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     322                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     316                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     116                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     111                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                      28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     96                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    112                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    152                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    195                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    209                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    230                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    240                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    242                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    239                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    272                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    277                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    250                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    245                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    236                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    229                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     53                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          208                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      12.673077                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     12.039277                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      3.813128                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4                 5      2.40%      2.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6                 6      2.88%      5.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8                23     11.06%     16.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10               40     19.23%     35.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12               45     21.63%     57.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14               25     12.02%     69.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16               33     15.87%     85.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18               23     11.06%     96.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20                6      2.88%     99.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22                2      0.96%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           208                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          209                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.033493                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.930363                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      2.034280                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              148     70.81%     70.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                4      1.91%     72.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               29     13.88%     86.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                2      0.96%     87.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               11      5.26%     92.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                3      1.44%     94.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                5      2.39%     96.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                2      0.96%     97.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                3      1.44%     99.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                1      0.48%     99.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                1      0.48%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           209                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   84416                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               113536                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              510712672.62446493                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              686887248.85200965                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                     165256728                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      53429.27                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus.inst        31040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data        53376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       113696                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus.inst 187790482.352437824011                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 322922190.272027075291                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 687855241.029084086418                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst          970                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data         1668                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         3548                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst     73452832                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data    111045452                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks   4111734088                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     75724.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     66574.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1158887.85                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus.inst        31040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data        53376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          84416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst        31040                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        31040                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       113536                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       113536                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus.inst          485                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data          834                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            1319                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         1774                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           1774                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus.inst    187790482                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data    322922190                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         510712673                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst    187790482                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     187790482                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    686887249                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        686887249                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    686887249                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst    187790482                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data    322922190                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1197599921                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 2638                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                3553                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          426                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          274                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          178                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          420                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          254                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          360                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          342                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          558                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          375                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          278                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          520                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          606                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          380                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          460                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          376                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               131738284                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              13190000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          184498284                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                49938.70                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           69938.70                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                1884                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               2633                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            71.42                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           74.11                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         1672                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   118.488038                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    96.846763                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    89.909382                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-63           55      3.29%      3.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127          918     54.90%     58.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191          378     22.61%     80.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255          147      8.79%     89.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319           81      4.84%     94.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383           43      2.57%     97.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447           15      0.90%     97.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511           14      0.84%     98.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575           21      1.26%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         1672                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 84416                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             113696                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              510.712673                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              687.855241                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                  6400.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   18.73                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                7.98                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              10.75                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               72.96                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    165290592                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         2988090                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    1574899.200000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        3102288                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       3331224                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy      1015560                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 7014367.500000                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 238557.600000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  19264986.300000                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   116.552225                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      5611932                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      5460000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    154218660                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    165290592                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1209                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1774                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                110                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               110                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1209                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              6                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         4418                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    4418                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       197952                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   197952                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               1325                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     1325    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 1325                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    165290592                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            11819712                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            6877336                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           3099                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         1774                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                   405124                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded                  203319                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.nonSpecInstsAdded              836                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus.instsIssued                 199869                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued            488                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined        18793                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined        10974                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.squashedNonSpecRemoved           65                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus.numIssuedDist::samples       323166                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       0.618472                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      0.960159                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0            209983     64.98%     64.98% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1             48701     15.07%     80.05% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2             44223     13.68%     93.73% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3             18315      5.67%     99.40% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4              1943      0.60%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5                 1      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value            5                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total        323166                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu           12713     35.16%     35.16% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult            348      0.96%     36.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv               0      0.00%     36.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%     36.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0      0.00%     36.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt             0      0.00%     36.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult            0      0.00%     36.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc            0      0.00%     36.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0      0.00%     36.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc            0      0.00%     36.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%     36.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd              0      0.00%     36.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%     36.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu              0      0.00%     36.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp             36      0.10%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt              0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc             0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift            0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%     36.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead           9046     25.02%     61.25% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite         14011     38.75%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass           48      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu       130477     65.28%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult          813      0.41%     65.71% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv           92      0.05%     65.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd            3      0.00%     65.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp           33      0.02%     65.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt            3      0.00%     65.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult           12      0.01%     65.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc            1      0.00%     65.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv            4      0.00%     65.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc          399      0.20%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            1      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd          107      0.05%     66.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     66.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu          178      0.09%     66.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp          162      0.08%     66.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt            8      0.00%     66.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc          178      0.09%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift            0      0.00%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead        37931     18.98%     85.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite        29419     14.72%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total       199869                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 0.493353                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                       36154                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.180888                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads           755291                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites          220956                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses       193593                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads             4255                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites            2026                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses         1819                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses              233631                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses                2344                       # Number of vector alu accesses (Count)
system.switch_cpus.numInsts                    197037                       # Number of executed instructions (Count)
system.switch_cpus.numLoadInsts                 37090                       # Number of load instructions executed (Count)
system.switch_cpus.numSquashedInsts              2832                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.numNop                         238                       # Number of nop insts executed (Count)
system.switch_cpus.numRefs                      66099                       # Number of memory reference insts executed (Count)
system.switch_cpus.numBranches                  34544                       # Number of branches executed (Count)
system.switch_cpus.numStoreInsts                29009                       # Number of stores executed (Count)
system.switch_cpus.numRate                   0.486362                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.timesIdled                     439                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles                   81958                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.committedInsts              154515                       # Number of Instructions Simulated (Count)
system.switch_cpus.committedOps                185363                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.cpi                       2.621907                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus.totalCpi                  2.621907                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus.ipc                       0.381402                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus.totalIpc                  0.381402                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus.intRegfileReads             214263                       # Number of integer regfile reads (Count)
system.switch_cpus.intRegfileWrites            129948                       # Number of integer regfile writes (Count)
system.switch_cpus.vecRegfileReads               3086                       # number of vector regfile reads (Count)
system.switch_cpus.ccRegfileReads               47198                       # number of cc regfile reads (Count)
system.switch_cpus.ccRegfileWrites              46509                       # number of cc regfile writes (Count)
system.switch_cpus.miscRegfileReads             26009                       # number of misc regfile reads (Count)
system.switch_cpus.miscRegfileWrites             3076                       # number of misc regfile writes (Count)
system.switch_cpus.MemDepUnit__0.insertedLoads        38218                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores        29930                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads          418                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores          181                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.branchPred.lookups           42568                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.condPredicted        29850                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condIncorrect         3168                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.BTBLookups        15018                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBUpdates         2651                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.BTBHits           12601                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.839060                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.RASUsed            4437                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus.branchPred.RASIncorrect           28                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus.branchPred.indirectLookups         1017                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits          614                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses          403                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted          272                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.commit.commitSquashedInsts        16127                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.commitNonSpecStalls          771                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus.commit.branchMispredicts         2398                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples       319577                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     0.580402                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     1.306491                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0       234739     73.45%     73.45% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1        40776     12.76%     86.21% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2        22038      6.90%     93.11% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3         7674      2.40%     95.51% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4         6339      1.98%     97.49% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5         2620      0.82%     98.31% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6         1414      0.44%     98.76% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7         1147      0.36%     99.11% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8         2830      0.89%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total       319577                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.instsCommitted       154635                       # Number of instructions committed (Count)
system.switch_cpus.commit.opsCommitted         185483                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus.commit.memRefs               62277                       # Number of memory references committed (Count)
system.switch_cpus.commit.loads                 34395                       # Number of loads committed (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars                1011                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.branches              32597                       # Number of branches committed (Count)
system.switch_cpus.commit.vectorInstructions         1770                       # Number of committed Vector instructions. (Count)
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions. (Count)
system.switch_cpus.commit.integer              170224                       # Number of committed integer instructions. (Count)
system.switch_cpus.commit.functionCalls          3590                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass           45      0.02%      0.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu       121225     65.36%     65.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult          810      0.44%     65.82% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv           88      0.05%     65.86% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd            3      0.00%     65.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp           33      0.02%     65.88% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt            3      0.00%     65.89% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult           12      0.01%     65.89% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            1      0.00%     65.89% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv            4      0.00%     65.89% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc          388      0.21%     66.10% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            1      0.00%     66.10% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd          104      0.06%     66.16% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.16% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu          163      0.09%     66.25% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp          150      0.08%     66.33% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt            8      0.00%     66.33% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc          168      0.09%     66.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     66.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     66.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     66.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     66.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     66.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     66.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     66.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead        34395     18.54%     84.97% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite        27882     15.03%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total       185483                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples         2830                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.decode.idleCycles            64221                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles        162204                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles             89689                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles          4608                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles           2444                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved        12660                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred           789                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts         213897                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts          8715                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.fetch.icacheStallCycles        83169                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus.fetch.insts                 199204                       # Number of instructions fetch has processed (Count)
system.switch_cpus.fetch.branches               42568                       # Number of branches that fetch encountered (Count)
system.switch_cpus.fetch.predictedBranches        17652                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles                236727                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles            6428                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.miscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus.fetch.icacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus.fetch.cacheLines             65412                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes          1264                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples       323166                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      0.736284                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     1.163992                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0           215079     66.55%     66.55% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1            35927     11.12%     77.67% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2            14465      4.48%     82.15% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3            57695     17.85%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total       323166                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.branchRate          0.105074                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetch.rate                0.491711                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles              2444                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles               1145                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles             3461                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts         204393                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts            38218                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts           29930                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts           836                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents                 0                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents             3463                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents           35                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect          336                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect         2176                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.branchMispredicts         2512                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit           195710                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount          195412                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst             87729                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst            145472                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                0.482351                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.603065                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads                 468                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads            3823                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation           35                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores           2048                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads          247                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache             28                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples        34261                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean     12.578063                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev    55.863278                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9          33098     96.61%     96.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19           80      0.23%     96.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29           42      0.12%     96.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39            3      0.01%     96.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49            6      0.02%     96.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59            5      0.01%     97.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69            3      0.01%     97.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79            6      0.02%     97.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89            2      0.01%     97.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99            4      0.01%     97.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109            4      0.01%     97.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119            2      0.01%     97.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139            1      0.00%     97.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149            4      0.01%     97.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159            2      0.01%     97.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169           12      0.04%     97.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179           30      0.09%     97.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189          317      0.93%     98.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199           21      0.06%     98.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209           23      0.07%     98.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219           10      0.03%     98.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229           90      0.26%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239           28      0.08%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249            6      0.02%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259           13      0.04%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269           15      0.04%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279          141      0.41%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289           15      0.04%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299           24      0.07%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows          254      0.74%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value         1119                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total        34261                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.alignFaults                  0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults               0                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults                  0                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits                 0                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses               0                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits                0                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses              0                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 4                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses             0                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    165290592                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits                 0                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses               0                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 4                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses             0                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    165290592                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            4                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits               0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses             0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            4                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    165290592                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            4                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    165290592                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    165290592                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles           2444                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles            72090                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles           45645                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles       102031                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles             86397                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles         14559                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts         207207                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.squashedInsts          2892                       # Number of squashed instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents          1324                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.LQFullEvents           2194                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents           8412                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.fullRegistersEvents            2                       # Number of times there has been no free registers (Count)
system.switch_cpus.rename.renamedOperands       205580                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups              302392                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups           225024                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.vecLookups             2016                       # Number of vector rename lookups (Count)
system.switch_cpus.rename.committedMaps        183145                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps            22439                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing            1865                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing          844                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts              9409                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads                   518084                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes                  406834                       # The number of ROB writes (Count)
system.switch_cpus.thread_0.numInsts           154515                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps             185363                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp               1359                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         2596                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          605                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict               38                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                3                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               3                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq               110                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp              110                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            616                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           744                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             6                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            6                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1833                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         2586                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   4419                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        77888                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       107264                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                  185152                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            1777                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    113728                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              3253                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002152                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.046345                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    3246     99.78%     99.78% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       7      0.22%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                3253                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    165290592                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            2365584                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            752760                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy           1048968                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          2944                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         1469                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
