in this project i was given a design of spi slave connected to ram so i designed an spi slave connected to the ram with the same specs to be used as a reference model so that i can check the deisgn 
the ram has the following specs :
![image](https://github.com/aboElhammd/SPI-slave-connected-to-single-port-ram-/assets/124165601/e26b7e76-1300-4082-82ee-4fb5d7b0d6d0)
and the spi slave was designed based on this FSM:
![image](https://github.com/aboElhammd/SPI-slave-connected-to-single-port-ram-/assets/124165601/26dac132-b214-4d61-b954-5e01a0e70f12)
and then i put a verification plan to the design that includes constrains and coverage and assertions :
