
*** Running vivado
    with args -log fft_mag_cordic_0_0.vds -m64 -mode batch -messageDb vivado.pb -notrace -source fft_mag_cordic_0_0.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fft_mag_cordic_0_0.tcl -notrace
Command: synth_design -top fft_mag_cordic_0_0 -part xc7a100tcsg324-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12852 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 296.406 ; gain = 88.855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fft_mag_cordic_0_0' [c:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/sources/ip/fft_mag_cordic_0_0/synth/fft_mag_cordic_0_0.vhd:73]
INFO: [Synth 8-3491] module 'cordic_v6_0_10' declared at 'c:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/sources/ip/fft_mag_cordic_0_0/cordic_v6_0_10/hdl/cordic_v6_0.vhd:54' bound to instance 'U0' of component 'cordic_v6_0_10' [c:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/sources/ip/fft_mag_cordic_0_0/synth/fft_mag_cordic_0_0.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_cordic_0_0' (15#1) [c:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/sources/ip/fft_mag_cordic_0_0/synth/fft_mag_cordic_0_0.vhd:73]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized17 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized17 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized17 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized17 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized17 has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized17 has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized17 has unconnected port b_signed
WARNING: [Synth 8-3331] design delay__parameterized51 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized15 has unconnected port clk
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized15 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized15 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized15 has unconnected port ce
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized15 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized15 has unconnected port aclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized15 has unconnected port aset
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized15 has unconnected port ainit
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized15 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized15 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized15 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized15 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized15 has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized15 has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized15 has unconnected port b_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_viv__parameterized15 has unconnected port C_IN
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized15 has unconnected port rem_out[11]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized15 has unconnected port rem_out[10]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized15 has unconnected port rem_out[9]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized15 has unconnected port rem_out[8]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized15 has unconnected port rem_out[7]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized15 has unconnected port rem_out[6]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized15 has unconnected port rem_out[5]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized15 has unconnected port rem_out[4]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized15 has unconnected port rem_out[3]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized15 has unconnected port rem_out[2]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized15 has unconnected port rem_out[1]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized15 has unconnected port rem_out[0]
WARNING: [Synth 8-3331] design delay__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized13 has unconnected port clk
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized13 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized13 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized13 has unconnected port ce
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized13 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized13 has unconnected port aclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized13 has unconnected port aset
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized13 has unconnected port ainit
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized13 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized13 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized13 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized13 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized13 has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized13 has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized13 has unconnected port b_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_viv__parameterized13 has unconnected port C_IN
WARNING: [Synth 8-3331] design delay__parameterized41 has unconnected port WE
WARNING: [Synth 8-3331] design delay__parameterized41 has unconnected port CE
WARNING: [Synth 8-3331] design delay__parameterized41 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized41 has unconnected port CLK
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized11 has unconnected port clk
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized11 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized11 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized11 has unconnected port ce
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized11 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized11 has unconnected port aclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized11 has unconnected port aset
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized11 has unconnected port ainit
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized11 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized11 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized11 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized11 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized11 has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized11 has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized11 has unconnected port b_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_viv__parameterized11 has unconnected port C_IN
WARNING: [Synth 8-3331] design delay__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized9 has unconnected port clk
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized9 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized9 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized9 has unconnected port ce
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized9 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized9 has unconnected port aclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized9 has unconnected port aset
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized9 has unconnected port ainit
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized9 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized9 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized9 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized9 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized9 has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized9 has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy__parameterized9 has unconnected port b_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_viv__parameterized9 has unconnected port C_IN
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized7 has unconnected port clk
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 348.918 ; gain = 141.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 348.918 ; gain = 141.367
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 212 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/sources/ip/fft_mag_cordic_0_0/fft_mag_cordic_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/sources/ip/fft_mag_cordic_0_0/fft_mag_cordic_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/fft_mag_cordic_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/fft_mag_cordic_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 630.895 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 630.895 ; gain = 423.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 630.895 ; gain = 423.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 630.895 ; gain = 423.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 630.895 ; gain = 423.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 630.895 ; gain = 423.344
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 630.895 ; gain = 423.344
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 630.895 ; gain = 423.344

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_nd_int/gen_rtl.gen_reg.d_reg_reg' (FDRE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][0]' (FDE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]' (FDE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][0]' (FDE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[0]' (FDRE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]' (FDE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]' (FDE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]' (FDE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]' (FDE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]' (FDRE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]' (FDE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]' (FDE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]' (FDE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[2]' (FDRE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]' (FDE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]' (FDE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]' (FDE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[3]' (FDRE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][0]' (FDE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][1]' (FDE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][0]' (FDE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[4]' (FDRE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][0]' (FDE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]' (FDE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][0]' (FDE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[5]' (FDRE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[6][0]' (FDE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[6][1]' (FDE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[6][0]' (FDE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[6]' (FDRE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[7][0]' (FDE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[7][1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[7]' (FDRE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]' (FDE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]' (FDE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][1]' (FDE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]' (FDE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[6][1]' (FDE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[7][1]' (FDE) to 'U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1] )
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_nd_int/gen_rtl.gen_reg.d_reg_reg) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[7][0]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][0]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][0]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[0]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[2]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[3]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][0]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][0]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][1]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][1]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[4]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][0]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][0]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[5]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[6][0]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[6][0]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[6][1]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[6][1]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[6]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[7]) is unused and will be removed from module cordic_v6_0_10_viv.
INFO: [Synth 8-3332] Sequential element (i_synth/gen_sqrt.square_root/gen_iterations[11].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[7][1]) is unused and will be removed from module cordic_v6_0_10_viv.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 630.895 ; gain = 423.344
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 630.895 ; gain = 423.344

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 630.895 ; gain = 423.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 630.895 ; gain = 423.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 630.895 ; gain = 423.344
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 630.895 ; gain = 423.344

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 630.895 ; gain = 423.344
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 630.895 ; gain = 423.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 630.895 ; gain = 423.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 630.895 ; gain = 423.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 630.895 ; gain = 423.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 630.895 ; gain = 423.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 630.895 ; gain = 423.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     1|
|2     |LUT2   |   113|
|3     |LUT3   |    69|
|4     |LUT4   |     2|
|5     |MUXCY  |   101|
|6     |SRL16E |    20|
|7     |XORCY  |   111|
|8     |FDRE   |   190|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 630.895 ; gain = 423.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 98 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 630.895 ; gain = 137.961
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 630.895 ; gain = 423.344
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 212 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/sources/ip/fft_mag_cordic_0_0/fft_mag_cordic_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/sources/ip/fft_mag_cordic_0_0/fft_mag_cordic_0_0_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 41 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 41 instances

INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 630.895 ; gain = 419.938
INFO: [Coretcl 2-1174] Renamed 91 cell refs.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 630.895 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 07 01:47:07 2017...
