<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSPM0L122X_L222X Driver Library: dl_factoryregion.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSPM0L122X_L222X Driver Library
   &#160;<span id="projectnumber">2.00.01.00</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_1ec8ed615bc2da65e0c30f17adbe5612.html">bazel-out</a></li><li class="navelem"><a class="el" href="dir_231710fef160230c0d793a19eca7d6c5.html">k8-fastbuild</a></li><li class="navelem"><a class="el" href="dir_7ce6e6bbdebed80a74588c9bb8f8de86.html">bin</a></li><li class="navelem"><a class="el" href="dir_3367b93674f2985c4702ec3e396ea8fb.html">docs</a></li><li class="navelem"><a class="el" href="dir_b6b173968e230032c7c3bed7cd5ff4ca.html">english</a></li><li class="navelem"><a class="el" href="dir_be8fb3255aa9b96b808bb2f7acc4afbe.html">driverlib</a></li><li class="navelem"><a class="el" href="dir_7651eb637443d90e921443bbdb476896.html">mspm0l122x_l222x_api_guide-srcs</a></li><li class="navelem"><a class="el" href="dir_5aaadda7a1c50197d4feefb281802b2d.html">source</a></li><li class="navelem"><a class="el" href="dir_c3f78a7e74c1d447901e509a0ae56900.html">ti</a></li><li class="navelem"><a class="el" href="dir_162055fe730ee4f05d370e0c7ae72b08.html">driverlib</a></li><li class="navelem"><a class="el" href="dir_274f9586db774f083c784611b10370cd.html">m0p</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">dl_factoryregion.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="dl__factoryregion_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2020, Texas Instruments Incorporated</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * *  Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * *  Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/*!****************************************************************************</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *  @file       dl_factoryregion.h</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *  @brief      Factory Region Driver Library</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *  @defgroup   FACTORYREGION Factory Region (FACTORYREGION)</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *  @anchor ti_dl_dl_factoryregion_Overview</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *  # Overview</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *  &lt;hr&gt;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> ******************************************************************************</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#ifndef ti_dl_dl_factoryregion__include</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define ti_dl_dl_factoryregion__include</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &lt;stdbool.h&gt;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &lt;ti/devices/msp/msp.h&gt;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="dl__common_8h.html">ti/driverlib/dl_common.h</a>&gt;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="dl__core_8h.html">ti/driverlib/m0p/dl_core.h</a>&gt;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* clang-format off */</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* clang-format on */</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga40ce96a6b6a3f1174104010cc8abc028">   69</a></span>&#160;__STATIC_INLINE uint16_t <a class="code" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga40ce96a6b6a3f1174104010cc8abc028">DL_FactoryRegion_getMAINFlashSize</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;{</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="comment">/* Save CPUSS state and then disable the cache before TRIM access */</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    uint32_t ctlTemp = <a class="code" href="dl__core_8h.html#a391d1d42cdc53a20949bf472a64ebda9">DL_CORE_getInstructionConfig</a>();</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <a class="code" href="dl__core_8h.html#a9619b904d03b295c1e8453fcc4ef82d6">DL_CORE_configInstruction</a>(<a class="code" href="group___d_l___c_o_r_e___p_r_e_f_e_t_c_h.html#gabb075d269a89121102b51655fc82ba1a">DL_CORE_PREFETCH_ENABLED</a>, <a class="code" href="group___d_l___c_o_r_e___c_a_c_h_e.html#gaea7280a6a78a259650d57c6c2a27dd98">DL_CORE_CACHE_DISABLED</a>,</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        <a class="code" href="group___d_l___c_o_r_e___l_i_t_e_r_a_l___c_a_c_h_e.html#ga569c6d6d8a38ed8dc7fb10570305edd0">DL_CORE_LITERAL_CACHE_ENABLED</a>);</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    uint16_t flashSize =</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        FACTORYREGION-&gt;SRAMFLASH &amp; FACTORYREGION_SRAMFLASH_MAINFLASH_SZ_MASK;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="comment">/* Restore CPUSS state */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    CPUSS-&gt;CTL = ctlTemp;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="keywordflow">return</span> flashSize;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;}</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga79e3ce930ef0ad4b02f37cc060291524">   90</a></span>&#160;__STATIC_INLINE uint16_t <a class="code" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga79e3ce930ef0ad4b02f37cc060291524">DL_FactoryRegion_getSRAMFlashSize</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;{</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="comment">/* Save CPUSS state and then disable the cache before TRIM access */</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    uint32_t ctlTemp = <a class="code" href="dl__core_8h.html#a391d1d42cdc53a20949bf472a64ebda9">DL_CORE_getInstructionConfig</a>();</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <a class="code" href="dl__core_8h.html#a9619b904d03b295c1e8453fcc4ef82d6">DL_CORE_configInstruction</a>(<a class="code" href="group___d_l___c_o_r_e___p_r_e_f_e_t_c_h.html#gabb075d269a89121102b51655fc82ba1a">DL_CORE_PREFETCH_ENABLED</a>, <a class="code" href="group___d_l___c_o_r_e___c_a_c_h_e.html#gaea7280a6a78a259650d57c6c2a27dd98">DL_CORE_CACHE_DISABLED</a>,</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        <a class="code" href="group___d_l___c_o_r_e___l_i_t_e_r_a_l___c_a_c_h_e.html#ga569c6d6d8a38ed8dc7fb10570305edd0">DL_CORE_LITERAL_CACHE_ENABLED</a>);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    uint16_t flashSize =</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        (FACTORYREGION-&gt;SRAMFLASH &amp; FACTORYREGION_SRAMFLASH_SRAM_SZ_MASK) &gt;&gt;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        FACTORYREGION_SRAMFLASH_SRAM_SZ_OFS;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="comment">/* Restore CPUSS state */</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    CPUSS-&gt;CTL = ctlTemp;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="keywordflow">return</span> flashSize;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;}</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#gaf4b4c1374ce1ecd5ca82d58967d74cd1">  112</a></span>&#160;__STATIC_INLINE uint8_t <a class="code" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#gaf4b4c1374ce1ecd5ca82d58967d74cd1">DL_FactoryRegion_getDATAFlashSize</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;{</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="comment">/* Save CPUSS state and then disable the cache before TRIM access */</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    uint32_t ctlTemp = <a class="code" href="dl__core_8h.html#a391d1d42cdc53a20949bf472a64ebda9">DL_CORE_getInstructionConfig</a>();</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <a class="code" href="dl__core_8h.html#a9619b904d03b295c1e8453fcc4ef82d6">DL_CORE_configInstruction</a>(<a class="code" href="group___d_l___c_o_r_e___p_r_e_f_e_t_c_h.html#gabb075d269a89121102b51655fc82ba1a">DL_CORE_PREFETCH_ENABLED</a>, <a class="code" href="group___d_l___c_o_r_e___c_a_c_h_e.html#gaea7280a6a78a259650d57c6c2a27dd98">DL_CORE_CACHE_DISABLED</a>,</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        <a class="code" href="group___d_l___c_o_r_e___l_i_t_e_r_a_l___c_a_c_h_e.html#ga569c6d6d8a38ed8dc7fb10570305edd0">DL_CORE_LITERAL_CACHE_ENABLED</a>);</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    uint16_t flashSize = (FACTORYREGION-&gt;SRAMFLASH &amp;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                             FACTORYREGION_SRAMFLASH_DATAFLASH_SZ_MASK) &gt;&gt;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                         FACTORYREGION_SRAMFLASH_DATAFLASH_SZ_OFS;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="comment">/* Restore CPUSS state */</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    CPUSS-&gt;CTL = ctlTemp;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keywordflow">return</span> flashSize;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;}</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga5ad34be0c975f04010e1b85e31a1cd5c">  134</a></span>&#160;__STATIC_INLINE uint8_t <a class="code" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga5ad34be0c975f04010e1b85e31a1cd5c">DL_FactoryRegion_getNumBanks</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;{</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="comment">/* Save CPUSS state and then disable the cache before TRIM access */</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    uint32_t ctlTemp = <a class="code" href="dl__core_8h.html#a391d1d42cdc53a20949bf472a64ebda9">DL_CORE_getInstructionConfig</a>();</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <a class="code" href="dl__core_8h.html#a9619b904d03b295c1e8453fcc4ef82d6">DL_CORE_configInstruction</a>(<a class="code" href="group___d_l___c_o_r_e___p_r_e_f_e_t_c_h.html#gabb075d269a89121102b51655fc82ba1a">DL_CORE_PREFETCH_ENABLED</a>, <a class="code" href="group___d_l___c_o_r_e___c_a_c_h_e.html#gaea7280a6a78a259650d57c6c2a27dd98">DL_CORE_CACHE_DISABLED</a>,</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        <a class="code" href="group___d_l___c_o_r_e___l_i_t_e_r_a_l___c_a_c_h_e.html#ga569c6d6d8a38ed8dc7fb10570305edd0">DL_CORE_LITERAL_CACHE_ENABLED</a>);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    uint8_t numBanks = ((FACTORYREGION-&gt;SRAMFLASH &amp;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                            FACTORYREGION_SRAMFLASH_MAINNUMBANKS_MASK) &gt;&gt;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                           FACTORYREGION_SRAMFLASH_MAINNUMBANKS_OFS) +</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                       (uint8_t) 1;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="comment">/* Restore CPUSS state */</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    CPUSS-&gt;CTL = ctlTemp;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="keywordflow">return</span> numBanks;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;}</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#gaeebb4fc2fe754da9e19c3633faaae22b">  157</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#gaeebb4fc2fe754da9e19c3633faaae22b">DL_FactoryRegion_getTraceID</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;{</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="comment">/* Save CPUSS state and then disable the cache before TRIM access */</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    uint32_t ctlTemp = <a class="code" href="dl__core_8h.html#a391d1d42cdc53a20949bf472a64ebda9">DL_CORE_getInstructionConfig</a>();</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <a class="code" href="dl__core_8h.html#a9619b904d03b295c1e8453fcc4ef82d6">DL_CORE_configInstruction</a>(<a class="code" href="group___d_l___c_o_r_e___p_r_e_f_e_t_c_h.html#gabb075d269a89121102b51655fc82ba1a">DL_CORE_PREFETCH_ENABLED</a>, <a class="code" href="group___d_l___c_o_r_e___c_a_c_h_e.html#gaea7280a6a78a259650d57c6c2a27dd98">DL_CORE_CACHE_DISABLED</a>,</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        <a class="code" href="group___d_l___c_o_r_e___l_i_t_e_r_a_l___c_a_c_h_e.html#ga569c6d6d8a38ed8dc7fb10570305edd0">DL_CORE_LITERAL_CACHE_ENABLED</a>);</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    uint32_t traceID =</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        FACTORYREGION-&gt;TRACEID &amp; FACTORYREGION_TRACEID_DATA_MASK;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="comment">/* Restore CPUSS state */</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    CPUSS-&gt;CTL = ctlTemp;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="keywordflow">return</span> traceID;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;}</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga9b9fbefd5b311955878b27fbb59717bd">  178</a></span>&#160;__STATIC_INLINE uint16_t <a class="code" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga9b9fbefd5b311955878b27fbb59717bd">DL_FactoryRegion_getManufacturerCode</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;{</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="comment">/* Save CPUSS state and then disable the cache before TRIM access */</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    uint32_t ctlTemp = <a class="code" href="dl__core_8h.html#a391d1d42cdc53a20949bf472a64ebda9">DL_CORE_getInstructionConfig</a>();</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <a class="code" href="dl__core_8h.html#a9619b904d03b295c1e8453fcc4ef82d6">DL_CORE_configInstruction</a>(<a class="code" href="group___d_l___c_o_r_e___p_r_e_f_e_t_c_h.html#gabb075d269a89121102b51655fc82ba1a">DL_CORE_PREFETCH_ENABLED</a>, <a class="code" href="group___d_l___c_o_r_e___c_a_c_h_e.html#gaea7280a6a78a259650d57c6c2a27dd98">DL_CORE_CACHE_DISABLED</a>,</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        <a class="code" href="group___d_l___c_o_r_e___l_i_t_e_r_a_l___c_a_c_h_e.html#ga569c6d6d8a38ed8dc7fb10570305edd0">DL_CORE_LITERAL_CACHE_ENABLED</a>);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    uint16_t manufacturerCode =</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        (FACTORYREGION-&gt;DEVICEID &amp; FACTORYREGION_DEVICEID_MANUFACTURER_MASK) &gt;&gt;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        FACTORYREGION_DEVICEID_MANUFACTURER_OFS;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="comment">/* Restore CPUSS state */</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    CPUSS-&gt;CTL = ctlTemp;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keywordflow">return</span> manufacturerCode;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;}</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga3ca8c87e951628c37f788fbc153286fc">  200</a></span>&#160;__STATIC_INLINE uint16_t <a class="code" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga3ca8c87e951628c37f788fbc153286fc">DL_FactoryRegion_getPartNumber</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;{</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="comment">/* Save CPUSS state and then disable the cache before TRIM access */</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    uint32_t ctlTemp = <a class="code" href="dl__core_8h.html#a391d1d42cdc53a20949bf472a64ebda9">DL_CORE_getInstructionConfig</a>();</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <a class="code" href="dl__core_8h.html#a9619b904d03b295c1e8453fcc4ef82d6">DL_CORE_configInstruction</a>(<a class="code" href="group___d_l___c_o_r_e___p_r_e_f_e_t_c_h.html#gabb075d269a89121102b51655fc82ba1a">DL_CORE_PREFETCH_ENABLED</a>, <a class="code" href="group___d_l___c_o_r_e___c_a_c_h_e.html#gaea7280a6a78a259650d57c6c2a27dd98">DL_CORE_CACHE_DISABLED</a>,</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        <a class="code" href="group___d_l___c_o_r_e___l_i_t_e_r_a_l___c_a_c_h_e.html#ga569c6d6d8a38ed8dc7fb10570305edd0">DL_CORE_LITERAL_CACHE_ENABLED</a>);</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    uint16_t partNumber =</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        (FACTORYREGION-&gt;DEVICEID &amp; FACTORYREGION_DEVICEID_PARTNUM_MASK) &gt;&gt;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        FACTORYREGION_DEVICEID_PARTNUM_OFS;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="comment">/* Restore CPUSS state */</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    CPUSS-&gt;CTL = ctlTemp;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <span class="keywordflow">return</span> partNumber;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;}</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga183315ee116873f843fb03c758da1458">  222</a></span>&#160;__STATIC_INLINE uint8_t <a class="code" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga183315ee116873f843fb03c758da1458">DL_FactoryRegion_getVersion</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;{</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="comment">/* Save CPUSS state and then disable the cache before TRIM access */</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    uint32_t ctlTemp = <a class="code" href="dl__core_8h.html#a391d1d42cdc53a20949bf472a64ebda9">DL_CORE_getInstructionConfig</a>();</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <a class="code" href="dl__core_8h.html#a9619b904d03b295c1e8453fcc4ef82d6">DL_CORE_configInstruction</a>(<a class="code" href="group___d_l___c_o_r_e___p_r_e_f_e_t_c_h.html#gabb075d269a89121102b51655fc82ba1a">DL_CORE_PREFETCH_ENABLED</a>, <a class="code" href="group___d_l___c_o_r_e___c_a_c_h_e.html#gaea7280a6a78a259650d57c6c2a27dd98">DL_CORE_CACHE_DISABLED</a>,</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        <a class="code" href="group___d_l___c_o_r_e___l_i_t_e_r_a_l___c_a_c_h_e.html#ga569c6d6d8a38ed8dc7fb10570305edd0">DL_CORE_LITERAL_CACHE_ENABLED</a>);</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    uint8_t version =</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        (FACTORYREGION-&gt;DEVICEID &amp; FACTORYREGION_DEVICEID_VERSION_MASK) &gt;&gt;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        FACTORYREGION_DEVICEID_VERSION_OFS;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="comment">/* Restore CPUSS state */</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    CPUSS-&gt;CTL = ctlTemp;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="keywordflow">return</span> version;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;}</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga10a2789816c4e12d801e4182112c743e">  244</a></span>&#160;__STATIC_INLINE uint16_t <a class="code" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga10a2789816c4e12d801e4182112c743e">DL_FactoryRegion_getUserIDPart</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;{</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="comment">/* Save CPUSS state and then disable the cache before TRIM access */</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    uint32_t ctlTemp = <a class="code" href="dl__core_8h.html#a391d1d42cdc53a20949bf472a64ebda9">DL_CORE_getInstructionConfig</a>();</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <a class="code" href="dl__core_8h.html#a9619b904d03b295c1e8453fcc4ef82d6">DL_CORE_configInstruction</a>(<a class="code" href="group___d_l___c_o_r_e___p_r_e_f_e_t_c_h.html#gabb075d269a89121102b51655fc82ba1a">DL_CORE_PREFETCH_ENABLED</a>, <a class="code" href="group___d_l___c_o_r_e___c_a_c_h_e.html#gaea7280a6a78a259650d57c6c2a27dd98">DL_CORE_CACHE_DISABLED</a>,</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        <a class="code" href="group___d_l___c_o_r_e___l_i_t_e_r_a_l___c_a_c_h_e.html#ga569c6d6d8a38ed8dc7fb10570305edd0">DL_CORE_LITERAL_CACHE_ENABLED</a>);</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    uint16_t userIDPart =</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        (FACTORYREGION-&gt;USERID &amp; FACTORYREGION_USERID_PART_MASK) &gt;&gt;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        FACTORYREGION_USERID_PART_OFS;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="comment">/* Restore CPUSS state */</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    CPUSS-&gt;CTL = ctlTemp;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="keywordflow">return</span> userIDPart;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;}</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga838b32ac0bc068b498a7472c0ea6d5d2">  266</a></span>&#160;__STATIC_INLINE uint8_t <a class="code" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga838b32ac0bc068b498a7472c0ea6d5d2">DL_FactoryRegion_getUserIDVariant</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;{</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="comment">/* Save CPUSS state and then disable the cache before TRIM access */</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    uint32_t ctlTemp = <a class="code" href="dl__core_8h.html#a391d1d42cdc53a20949bf472a64ebda9">DL_CORE_getInstructionConfig</a>();</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <a class="code" href="dl__core_8h.html#a9619b904d03b295c1e8453fcc4ef82d6">DL_CORE_configInstruction</a>(<a class="code" href="group___d_l___c_o_r_e___p_r_e_f_e_t_c_h.html#gabb075d269a89121102b51655fc82ba1a">DL_CORE_PREFETCH_ENABLED</a>, <a class="code" href="group___d_l___c_o_r_e___c_a_c_h_e.html#gaea7280a6a78a259650d57c6c2a27dd98">DL_CORE_CACHE_DISABLED</a>,</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        <a class="code" href="group___d_l___c_o_r_e___l_i_t_e_r_a_l___c_a_c_h_e.html#ga569c6d6d8a38ed8dc7fb10570305edd0">DL_CORE_LITERAL_CACHE_ENABLED</a>);</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    uint8_t userIDVariant =</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        (FACTORYREGION-&gt;USERID &amp; FACTORYREGION_USERID_VARIANT_MASK) &gt;&gt;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        FACTORYREGION_USERID_VARIANT_OFS;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="comment">/* Restore CPUSS state */</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    CPUSS-&gt;CTL = ctlTemp;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="keywordflow">return</span> userIDVariant;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;}</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga0278a888be1980c09171f3bf99b59a89">  292</a></span>&#160;__STATIC_INLINE uint8_t <a class="code" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga0278a888be1980c09171f3bf99b59a89">DL_FactoryRegion_getUserIDMinorRev</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;{</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="comment">/* Save CPUSS state and then disable the cache before TRIM access */</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    uint32_t ctlTemp = <a class="code" href="dl__core_8h.html#a391d1d42cdc53a20949bf472a64ebda9">DL_CORE_getInstructionConfig</a>();</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <a class="code" href="dl__core_8h.html#a9619b904d03b295c1e8453fcc4ef82d6">DL_CORE_configInstruction</a>(<a class="code" href="group___d_l___c_o_r_e___p_r_e_f_e_t_c_h.html#gabb075d269a89121102b51655fc82ba1a">DL_CORE_PREFETCH_ENABLED</a>, <a class="code" href="group___d_l___c_o_r_e___c_a_c_h_e.html#gaea7280a6a78a259650d57c6c2a27dd98">DL_CORE_CACHE_DISABLED</a>,</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        <a class="code" href="group___d_l___c_o_r_e___l_i_t_e_r_a_l___c_a_c_h_e.html#ga569c6d6d8a38ed8dc7fb10570305edd0">DL_CORE_LITERAL_CACHE_ENABLED</a>);</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    uint8_t minorRev =</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        (FACTORYREGION-&gt;USERID &amp; FACTORYREGION_USERID_MINORREV_MASK) &gt;&gt;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        FACTORYREGION_USERID_MINORREV_OFS;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <span class="comment">/* Restore CPUSS state */</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    CPUSS-&gt;CTL = ctlTemp;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="keywordflow">return</span> minorRev;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;}</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#gada04f47591d77c057810429e4b3e71ad">  318</a></span>&#160;__STATIC_INLINE uint8_t <a class="code" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#gada04f47591d77c057810429e4b3e71ad">DL_FactoryRegion_getUserIDMajorRev</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;{</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="comment">/* Save CPUSS state and then disable the cache before TRIM access */</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    uint32_t ctlTemp = <a class="code" href="dl__core_8h.html#a391d1d42cdc53a20949bf472a64ebda9">DL_CORE_getInstructionConfig</a>();</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <a class="code" href="dl__core_8h.html#a9619b904d03b295c1e8453fcc4ef82d6">DL_CORE_configInstruction</a>(<a class="code" href="group___d_l___c_o_r_e___p_r_e_f_e_t_c_h.html#gabb075d269a89121102b51655fc82ba1a">DL_CORE_PREFETCH_ENABLED</a>, <a class="code" href="group___d_l___c_o_r_e___c_a_c_h_e.html#gaea7280a6a78a259650d57c6c2a27dd98">DL_CORE_CACHE_DISABLED</a>,</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        <a class="code" href="group___d_l___c_o_r_e___l_i_t_e_r_a_l___c_a_c_h_e.html#ga569c6d6d8a38ed8dc7fb10570305edd0">DL_CORE_LITERAL_CACHE_ENABLED</a>);</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    uint8_t majorRev =</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        (FACTORYREGION-&gt;USERID &amp; FACTORYREGION_USERID_MAJORREV_MASK) &gt;&gt;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        FACTORYREGION_USERID_MAJORREV_OFS;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <span class="comment">/* Restore CPUSS state */</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    CPUSS-&gt;CTL = ctlTemp;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="keywordflow">return</span> majorRev;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;}</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga2d5d46ece3f9d6f77ad222d4d33d4a72">  340</a></span>&#160;__STATIC_INLINE uint8_t <a class="code" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga2d5d46ece3f9d6f77ad222d4d33d4a72">DL_FactoryRegion_getBSLPinUARTRXDPad</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;{</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="comment">/* Save CPUSS state and then disable the cache before TRIM access */</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    uint32_t ctlTemp = <a class="code" href="dl__core_8h.html#a391d1d42cdc53a20949bf472a64ebda9">DL_CORE_getInstructionConfig</a>();</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    <a class="code" href="dl__core_8h.html#a9619b904d03b295c1e8453fcc4ef82d6">DL_CORE_configInstruction</a>(<a class="code" href="group___d_l___c_o_r_e___p_r_e_f_e_t_c_h.html#gabb075d269a89121102b51655fc82ba1a">DL_CORE_PREFETCH_ENABLED</a>, <a class="code" href="group___d_l___c_o_r_e___c_a_c_h_e.html#gaea7280a6a78a259650d57c6c2a27dd98">DL_CORE_CACHE_DISABLED</a>,</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        <a class="code" href="group___d_l___c_o_r_e___l_i_t_e_r_a_l___c_a_c_h_e.html#ga569c6d6d8a38ed8dc7fb10570305edd0">DL_CORE_LITERAL_CACHE_ENABLED</a>);</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    uint8_t bslUARTRXDPad = (FACTORYREGION-&gt;BSLPIN_UART &amp;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;                                FACTORYREGION_BSLPIN_UART_UART_RXD_PAD_MASK) &gt;&gt;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                            FACTORYREGION_BSLPIN_UART_UART_RXD_PAD_OFS;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="comment">/* Restore CPUSS state */</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    CPUSS-&gt;CTL = ctlTemp;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="keywordflow">return</span> bslUARTRXDPad;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;}</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga9fece2a8915d5b777d7fae84fdb3c8fe">  362</a></span>&#160;__STATIC_INLINE uint8_t <a class="code" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga9fece2a8915d5b777d7fae84fdb3c8fe">DL_FactoryRegion_getBSLPinUARTRXDFunction</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;{</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <span class="comment">/* Save CPUSS state and then disable the cache before TRIM access */</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    uint32_t ctlTemp = <a class="code" href="dl__core_8h.html#a391d1d42cdc53a20949bf472a64ebda9">DL_CORE_getInstructionConfig</a>();</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <a class="code" href="dl__core_8h.html#a9619b904d03b295c1e8453fcc4ef82d6">DL_CORE_configInstruction</a>(<a class="code" href="group___d_l___c_o_r_e___p_r_e_f_e_t_c_h.html#gabb075d269a89121102b51655fc82ba1a">DL_CORE_PREFETCH_ENABLED</a>, <a class="code" href="group___d_l___c_o_r_e___c_a_c_h_e.html#gaea7280a6a78a259650d57c6c2a27dd98">DL_CORE_CACHE_DISABLED</a>,</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        <a class="code" href="group___d_l___c_o_r_e___l_i_t_e_r_a_l___c_a_c_h_e.html#ga569c6d6d8a38ed8dc7fb10570305edd0">DL_CORE_LITERAL_CACHE_ENABLED</a>);</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    uint8_t bslUARTRXDFunction =</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        (FACTORYREGION-&gt;BSLPIN_UART &amp;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;            FACTORYREGION_BSLPIN_UART_UART_RXD_PF_MASK) &gt;&gt;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        FACTORYREGION_BSLPIN_UART_UART_RXD_PF_OFS;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <span class="comment">/* Restore CPUSS state */</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    CPUSS-&gt;CTL = ctlTemp;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <span class="keywordflow">return</span> bslUARTRXDFunction;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;}</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga026726ff5904c392c62a457294d252f4">  385</a></span>&#160;__STATIC_INLINE uint8_t <a class="code" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga026726ff5904c392c62a457294d252f4">DL_FactoryRegion_getBSLPinUARTTXDPad</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;{</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <span class="comment">/* Save CPUSS state and then disable the cache before TRIM access */</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    uint32_t ctlTemp = <a class="code" href="dl__core_8h.html#a391d1d42cdc53a20949bf472a64ebda9">DL_CORE_getInstructionConfig</a>();</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <a class="code" href="dl__core_8h.html#a9619b904d03b295c1e8453fcc4ef82d6">DL_CORE_configInstruction</a>(<a class="code" href="group___d_l___c_o_r_e___p_r_e_f_e_t_c_h.html#gabb075d269a89121102b51655fc82ba1a">DL_CORE_PREFETCH_ENABLED</a>, <a class="code" href="group___d_l___c_o_r_e___c_a_c_h_e.html#gaea7280a6a78a259650d57c6c2a27dd98">DL_CORE_CACHE_DISABLED</a>,</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        <a class="code" href="group___d_l___c_o_r_e___l_i_t_e_r_a_l___c_a_c_h_e.html#ga569c6d6d8a38ed8dc7fb10570305edd0">DL_CORE_LITERAL_CACHE_ENABLED</a>);</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    uint8_t bslUARTTXDPad = (FACTORYREGION-&gt;BSLPIN_UART &amp;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;                                FACTORYREGION_BSLPIN_UART_UART_TXD_PAD_MASK) &gt;&gt;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                            FACTORYREGION_BSLPIN_UART_UART_TXD_PAD_OFS;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="comment">/* Restore CPUSS state */</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    CPUSS-&gt;CTL = ctlTemp;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <span class="keywordflow">return</span> bslUARTTXDPad;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;}</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga580426429e9515b5c74bb9686e8e626c">  407</a></span>&#160;__STATIC_INLINE uint8_t <a class="code" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga580426429e9515b5c74bb9686e8e626c">DL_FactoryRegion_getBSLPinUARTTXDFunction</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;{</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="comment">/* Save CPUSS state and then disable the cache before TRIM access */</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    uint32_t ctlTemp = <a class="code" href="dl__core_8h.html#a391d1d42cdc53a20949bf472a64ebda9">DL_CORE_getInstructionConfig</a>();</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    <a class="code" href="dl__core_8h.html#a9619b904d03b295c1e8453fcc4ef82d6">DL_CORE_configInstruction</a>(<a class="code" href="group___d_l___c_o_r_e___p_r_e_f_e_t_c_h.html#gabb075d269a89121102b51655fc82ba1a">DL_CORE_PREFETCH_ENABLED</a>, <a class="code" href="group___d_l___c_o_r_e___c_a_c_h_e.html#gaea7280a6a78a259650d57c6c2a27dd98">DL_CORE_CACHE_DISABLED</a>,</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        <a class="code" href="group___d_l___c_o_r_e___l_i_t_e_r_a_l___c_a_c_h_e.html#ga569c6d6d8a38ed8dc7fb10570305edd0">DL_CORE_LITERAL_CACHE_ENABLED</a>);</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    uint8_t bslUARTTXDFunction =</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;        (FACTORYREGION-&gt;BSLPIN_UART &amp;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;            FACTORYREGION_BSLPIN_UART_UART_TXD_PF_MASK) &gt;&gt;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        FACTORYREGION_BSLPIN_UART_UART_TXD_PF_OFS;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    <span class="comment">/* Restore CPUSS state */</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    CPUSS-&gt;CTL = ctlTemp;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <span class="keywordflow">return</span> bslUARTTXDFunction;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;}</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#gab239912e78e79f9b1f4fb56311245042">  430</a></span>&#160;__STATIC_INLINE uint8_t <a class="code" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#gab239912e78e79f9b1f4fb56311245042">DL_FactoryRegion_getBSLPinI2CSDAPad</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;{</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <span class="comment">/* Save CPUSS state and then disable the cache before TRIM access */</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    uint32_t ctlTemp = <a class="code" href="dl__core_8h.html#a391d1d42cdc53a20949bf472a64ebda9">DL_CORE_getInstructionConfig</a>();</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    <a class="code" href="dl__core_8h.html#a9619b904d03b295c1e8453fcc4ef82d6">DL_CORE_configInstruction</a>(<a class="code" href="group___d_l___c_o_r_e___p_r_e_f_e_t_c_h.html#gabb075d269a89121102b51655fc82ba1a">DL_CORE_PREFETCH_ENABLED</a>, <a class="code" href="group___d_l___c_o_r_e___c_a_c_h_e.html#gaea7280a6a78a259650d57c6c2a27dd98">DL_CORE_CACHE_DISABLED</a>,</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;        <a class="code" href="group___d_l___c_o_r_e___l_i_t_e_r_a_l___c_a_c_h_e.html#ga569c6d6d8a38ed8dc7fb10570305edd0">DL_CORE_LITERAL_CACHE_ENABLED</a>);</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    uint8_t bslI2CSDAPad = (FACTORYREGION-&gt;BSLPIN_I2C &amp;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;                               FACTORYREGION_BSLPIN_I2C_I2C_SDA_PAD_MASK) &gt;&gt;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                           FACTORYREGION_BSLPIN_I2C_I2C_SDA_PAD_OFS;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    <span class="comment">/* Restore CPUSS state */</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    CPUSS-&gt;CTL = ctlTemp;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <span class="keywordflow">return</span> bslI2CSDAPad;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;}</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga0ec958d93e5cfafe2283bd81b4b63c7e">  452</a></span>&#160;__STATIC_INLINE uint8_t <a class="code" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga0ec958d93e5cfafe2283bd81b4b63c7e">DL_FactoryRegion_getBSLPinI2CSDAFunction</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;{</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <span class="comment">/* Save CPUSS state and then disable the cache before TRIM access */</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    uint32_t ctlTemp = <a class="code" href="dl__core_8h.html#a391d1d42cdc53a20949bf472a64ebda9">DL_CORE_getInstructionConfig</a>();</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <a class="code" href="dl__core_8h.html#a9619b904d03b295c1e8453fcc4ef82d6">DL_CORE_configInstruction</a>(<a class="code" href="group___d_l___c_o_r_e___p_r_e_f_e_t_c_h.html#gabb075d269a89121102b51655fc82ba1a">DL_CORE_PREFETCH_ENABLED</a>, <a class="code" href="group___d_l___c_o_r_e___c_a_c_h_e.html#gaea7280a6a78a259650d57c6c2a27dd98">DL_CORE_CACHE_DISABLED</a>,</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;        <a class="code" href="group___d_l___c_o_r_e___l_i_t_e_r_a_l___c_a_c_h_e.html#ga569c6d6d8a38ed8dc7fb10570305edd0">DL_CORE_LITERAL_CACHE_ENABLED</a>);</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    uint8_t bslI2CSDAFunction =</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;        (FACTORYREGION-&gt;BSLPIN_I2C &amp;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;            FACTORYREGION_BSLPIN_I2C_I2C_SDA_PF_MASK) &gt;&gt;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        FACTORYREGION_BSLPIN_I2C_I2C_SDA_PF_OFS;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    <span class="comment">/* Restore CPUSS state */</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    CPUSS-&gt;CTL = ctlTemp;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <span class="keywordflow">return</span> bslI2CSDAFunction;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;}</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga787193febe709889611977cdff0559fa">  475</a></span>&#160;__STATIC_INLINE uint8_t <a class="code" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga787193febe709889611977cdff0559fa">DL_FactoryRegion_getBSLPinI2CSCLPad</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;{</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <span class="comment">/* Save CPUSS state and then disable the cache before TRIM access */</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    uint32_t ctlTemp = <a class="code" href="dl__core_8h.html#a391d1d42cdc53a20949bf472a64ebda9">DL_CORE_getInstructionConfig</a>();</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <a class="code" href="dl__core_8h.html#a9619b904d03b295c1e8453fcc4ef82d6">DL_CORE_configInstruction</a>(<a class="code" href="group___d_l___c_o_r_e___p_r_e_f_e_t_c_h.html#gabb075d269a89121102b51655fc82ba1a">DL_CORE_PREFETCH_ENABLED</a>, <a class="code" href="group___d_l___c_o_r_e___c_a_c_h_e.html#gaea7280a6a78a259650d57c6c2a27dd98">DL_CORE_CACHE_DISABLED</a>,</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        <a class="code" href="group___d_l___c_o_r_e___l_i_t_e_r_a_l___c_a_c_h_e.html#ga569c6d6d8a38ed8dc7fb10570305edd0">DL_CORE_LITERAL_CACHE_ENABLED</a>);</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    uint8_t bslI2CSCLPad = (FACTORYREGION-&gt;BSLPIN_I2C &amp;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;                               FACTORYREGION_BSLPIN_I2C_I2C_SCL_PAD_MASK) &gt;&gt;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;                           FACTORYREGION_BSLPIN_I2C_I2C_SCL_PAD_OFS;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="comment">/* Restore CPUSS state */</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    CPUSS-&gt;CTL = ctlTemp;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <span class="keywordflow">return</span> bslI2CSCLPad;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;}</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga09b17f17a05b597418abe1b42205080c">  497</a></span>&#160;__STATIC_INLINE uint8_t <a class="code" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga09b17f17a05b597418abe1b42205080c">DL_FactoryRegion_getBSLPinI2CSCLFunction</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;{</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <span class="comment">/* Save CPUSS state and then disable the cache before TRIM access */</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    uint32_t ctlTemp = <a class="code" href="dl__core_8h.html#a391d1d42cdc53a20949bf472a64ebda9">DL_CORE_getInstructionConfig</a>();</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <a class="code" href="dl__core_8h.html#a9619b904d03b295c1e8453fcc4ef82d6">DL_CORE_configInstruction</a>(<a class="code" href="group___d_l___c_o_r_e___p_r_e_f_e_t_c_h.html#gabb075d269a89121102b51655fc82ba1a">DL_CORE_PREFETCH_ENABLED</a>, <a class="code" href="group___d_l___c_o_r_e___c_a_c_h_e.html#gaea7280a6a78a259650d57c6c2a27dd98">DL_CORE_CACHE_DISABLED</a>,</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        <a class="code" href="group___d_l___c_o_r_e___l_i_t_e_r_a_l___c_a_c_h_e.html#ga569c6d6d8a38ed8dc7fb10570305edd0">DL_CORE_LITERAL_CACHE_ENABLED</a>);</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    uint8_t bslI2CSCLFunction =</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;        (FACTORYREGION-&gt;BSLPIN_I2C &amp;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;            FACTORYREGION_BSLPIN_I2C_I2C_SCL_PF_MASK) &gt;&gt;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;        FACTORYREGION_BSLPIN_I2C_I2C_SCL_PF_OFS;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <span class="comment">/* Restore CPUSS state */</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    CPUSS-&gt;CTL = ctlTemp;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <span class="keywordflow">return</span> bslI2CSCLFunction;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;}</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga5436a0ccf1bb18358a3a6fbd87f0b426">  520</a></span>&#160;__STATIC_INLINE uint8_t <a class="code" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga5436a0ccf1bb18358a3a6fbd87f0b426">DL_FactoryRegion_getBSLPinInvokeGPIOLevel</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;{</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    <span class="comment">/* Save CPUSS state and then disable the cache before TRIM access */</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    uint32_t ctlTemp = <a class="code" href="dl__core_8h.html#a391d1d42cdc53a20949bf472a64ebda9">DL_CORE_getInstructionConfig</a>();</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <a class="code" href="dl__core_8h.html#a9619b904d03b295c1e8453fcc4ef82d6">DL_CORE_configInstruction</a>(<a class="code" href="group___d_l___c_o_r_e___p_r_e_f_e_t_c_h.html#gabb075d269a89121102b51655fc82ba1a">DL_CORE_PREFETCH_ENABLED</a>, <a class="code" href="group___d_l___c_o_r_e___c_a_c_h_e.html#gaea7280a6a78a259650d57c6c2a27dd98">DL_CORE_CACHE_DISABLED</a>,</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;        <a class="code" href="group___d_l___c_o_r_e___l_i_t_e_r_a_l___c_a_c_h_e.html#ga569c6d6d8a38ed8dc7fb10570305edd0">DL_CORE_LITERAL_CACHE_ENABLED</a>);</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    uint8_t bslInvokeGPIOLevel =</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;        (FACTORYREGION-&gt;BSLPIN_INVOKE &amp;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;            FACTORYREGION_BSLPIN_INVOKE_GPIO_LEVEL_MASK) &gt;&gt;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        FACTORYREGION_BSLPIN_INVOKE_GPIO_LEVEL_OFS;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    <span class="comment">/* Restore CPUSS state */</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    CPUSS-&gt;CTL = ctlTemp;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    <span class="keywordflow">return</span> bslInvokeGPIOLevel;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;}</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga9aabf21b02cf8865517f5ea81d6a8d8e">  543</a></span>&#160;__STATIC_INLINE uint8_t <a class="code" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga9aabf21b02cf8865517f5ea81d6a8d8e">DL_FactoryRegion_getBSLPinInvokeGPIOPin</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;{</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    <span class="comment">/* Save CPUSS state and then disable the cache before TRIM access */</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    uint32_t ctlTemp = <a class="code" href="dl__core_8h.html#a391d1d42cdc53a20949bf472a64ebda9">DL_CORE_getInstructionConfig</a>();</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    <a class="code" href="dl__core_8h.html#a9619b904d03b295c1e8453fcc4ef82d6">DL_CORE_configInstruction</a>(<a class="code" href="group___d_l___c_o_r_e___p_r_e_f_e_t_c_h.html#gabb075d269a89121102b51655fc82ba1a">DL_CORE_PREFETCH_ENABLED</a>, <a class="code" href="group___d_l___c_o_r_e___c_a_c_h_e.html#gaea7280a6a78a259650d57c6c2a27dd98">DL_CORE_CACHE_DISABLED</a>,</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;        <a class="code" href="group___d_l___c_o_r_e___l_i_t_e_r_a_l___c_a_c_h_e.html#ga569c6d6d8a38ed8dc7fb10570305edd0">DL_CORE_LITERAL_CACHE_ENABLED</a>);</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    uint8_t bslInvokeGPIOPin =</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;        (FACTORYREGION-&gt;BSLPIN_INVOKE &amp;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;            FACTORYREGION_BSLPIN_INVOKE_GPIO_PIN_SEL_MASK) &gt;&gt;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;        FACTORYREGION_BSLPIN_INVOKE_GPIO_PIN_SEL_OFS;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    <span class="comment">/* Restore CPUSS state */</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    CPUSS-&gt;CTL = ctlTemp;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    <span class="keywordflow">return</span> bslInvokeGPIOPin;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;}</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga2b8cc3c958d58bfddc5d9b849da1c899">  566</a></span>&#160;__STATIC_INLINE uint8_t <a class="code" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga2b8cc3c958d58bfddc5d9b849da1c899">DL_FactoryRegion_getBSLPinInvokeGPIOModule</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;{</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    <span class="comment">/* Save CPUSS state and then disable the cache before TRIM access */</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    uint32_t ctlTemp = <a class="code" href="dl__core_8h.html#a391d1d42cdc53a20949bf472a64ebda9">DL_CORE_getInstructionConfig</a>();</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    <a class="code" href="dl__core_8h.html#a9619b904d03b295c1e8453fcc4ef82d6">DL_CORE_configInstruction</a>(<a class="code" href="group___d_l___c_o_r_e___p_r_e_f_e_t_c_h.html#gabb075d269a89121102b51655fc82ba1a">DL_CORE_PREFETCH_ENABLED</a>, <a class="code" href="group___d_l___c_o_r_e___c_a_c_h_e.html#gaea7280a6a78a259650d57c6c2a27dd98">DL_CORE_CACHE_DISABLED</a>,</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;        <a class="code" href="group___d_l___c_o_r_e___l_i_t_e_r_a_l___c_a_c_h_e.html#ga569c6d6d8a38ed8dc7fb10570305edd0">DL_CORE_LITERAL_CACHE_ENABLED</a>);</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    uint8_t bslInvokeGPIOModule =</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;        (FACTORYREGION-&gt;BSLPIN_INVOKE &amp;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;            FACTORYREGION_BSLPIN_INVOKE_GPIO_REG_SEL_MASK) &gt;&gt;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;        FACTORYREGION_BSLPIN_INVOKE_GPIO_REG_SEL_OFS;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    <span class="comment">/* Restore CPUSS state */</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    CPUSS-&gt;CTL = ctlTemp;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    <span class="keywordflow">return</span> bslInvokeGPIOModule;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;}</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga56b6c24c8182541e492fc0694e1998df">  589</a></span>&#160;__STATIC_INLINE uint8_t <a class="code" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga56b6c24c8182541e492fc0694e1998df">DL_FactoryRegion_getBSLPinInvokeGPIOModulePad</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;{</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    <span class="comment">/* Save CPUSS state and then disable the cache before TRIM access */</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    uint32_t ctlTemp = <a class="code" href="dl__core_8h.html#a391d1d42cdc53a20949bf472a64ebda9">DL_CORE_getInstructionConfig</a>();</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    <a class="code" href="dl__core_8h.html#a9619b904d03b295c1e8453fcc4ef82d6">DL_CORE_configInstruction</a>(<a class="code" href="group___d_l___c_o_r_e___p_r_e_f_e_t_c_h.html#gabb075d269a89121102b51655fc82ba1a">DL_CORE_PREFETCH_ENABLED</a>, <a class="code" href="group___d_l___c_o_r_e___c_a_c_h_e.html#gaea7280a6a78a259650d57c6c2a27dd98">DL_CORE_CACHE_DISABLED</a>,</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;        <a class="code" href="group___d_l___c_o_r_e___l_i_t_e_r_a_l___c_a_c_h_e.html#ga569c6d6d8a38ed8dc7fb10570305edd0">DL_CORE_LITERAL_CACHE_ENABLED</a>);</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    uint8_t bslInvokeGPIOModulePad =</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;        (FACTORYREGION-&gt;BSLPIN_INVOKE &amp;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;            FACTORYREGION_BSLPIN_INVOKE_BSL_PAD_MASK) &gt;&gt;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;        FACTORYREGION_BSLPIN_INVOKE_BSL_PAD_OFS;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    <span class="comment">/* Restore CPUSS state */</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    CPUSS-&gt;CTL = ctlTemp;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    <span class="keywordflow">return</span> bslInvokeGPIOModulePad;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;}</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#gaadca77b3f265865214254f6df3dd1843">  612</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#gaadca77b3f265865214254f6df3dd1843">DL_FactoryRegion_getTemperatureVoltage</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;{</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <span class="comment">/* Save CPUSS state and then disable the cache before TRIM access */</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    uint32_t ctlTemp = <a class="code" href="dl__core_8h.html#a391d1d42cdc53a20949bf472a64ebda9">DL_CORE_getInstructionConfig</a>();</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <a class="code" href="dl__core_8h.html#a9619b904d03b295c1e8453fcc4ef82d6">DL_CORE_configInstruction</a>(<a class="code" href="group___d_l___c_o_r_e___p_r_e_f_e_t_c_h.html#gabb075d269a89121102b51655fc82ba1a">DL_CORE_PREFETCH_ENABLED</a>, <a class="code" href="group___d_l___c_o_r_e___c_a_c_h_e.html#gaea7280a6a78a259650d57c6c2a27dd98">DL_CORE_CACHE_DISABLED</a>,</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;        <a class="code" href="group___d_l___c_o_r_e___l_i_t_e_r_a_l___c_a_c_h_e.html#ga569c6d6d8a38ed8dc7fb10570305edd0">DL_CORE_LITERAL_CACHE_ENABLED</a>);</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;    uint32_t tempVoltage =</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;        (FACTORYREGION-&gt;TEMP_SENSE0 &amp; FACTORYREGION_TEMP_SENSE0_DATA_MASK) &gt;&gt;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;        FACTORYREGION_TEMP_SENSE0_DATA_OFS;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    <span class="comment">/* Restore CPUSS state */</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    CPUSS-&gt;CTL = ctlTemp;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    <span class="keywordflow">return</span> tempVoltage;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;}</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga30ed496165c67dac65333c7704a33d5a">  636</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga30ed496165c67dac65333c7704a33d5a">DL_FactoryRegion_getBOOTCRCData</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;{</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <span class="comment">/* Save CPUSS state and then disable the cache before TRIM access */</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    uint32_t ctlTemp = <a class="code" href="dl__core_8h.html#a391d1d42cdc53a20949bf472a64ebda9">DL_CORE_getInstructionConfig</a>();</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    <a class="code" href="dl__core_8h.html#a9619b904d03b295c1e8453fcc4ef82d6">DL_CORE_configInstruction</a>(<a class="code" href="group___d_l___c_o_r_e___p_r_e_f_e_t_c_h.html#gabb075d269a89121102b51655fc82ba1a">DL_CORE_PREFETCH_ENABLED</a>, <a class="code" href="group___d_l___c_o_r_e___c_a_c_h_e.html#gaea7280a6a78a259650d57c6c2a27dd98">DL_CORE_CACHE_DISABLED</a>,</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;        <a class="code" href="group___d_l___c_o_r_e___l_i_t_e_r_a_l___c_a_c_h_e.html#ga569c6d6d8a38ed8dc7fb10570305edd0">DL_CORE_LITERAL_CACHE_ENABLED</a>);</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    uint32_t BOOTCRCData =</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;        (FACTORYREGION-&gt;BOOTCRC &amp; FACTORYREGION_BOOTCRC_DATA_MASK) &gt;&gt;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;        FACTORYREGION_BOOTCRC_DATA_OFS;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    <span class="comment">/* Restore CPUSS state */</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    CPUSS-&gt;CTL = ctlTemp;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    <span class="keywordflow">return</span> BOOTCRCData;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;}</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;}</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ti_dl_dl_factoryregion__include */</span><span class="preprocessor"></span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;</div><div class="ttc" id="group___f_a_c_t_o_r_y_r_e_g_i_o_n_html_gada04f47591d77c057810429e4b3e71ad"><div class="ttname"><a href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#gada04f47591d77c057810429e4b3e71ad">DL_FactoryRegion_getUserIDMajorRev</a></div><div class="ttdeci">__STATIC_INLINE uint8_t DL_FactoryRegion_getUserIDMajorRev(void)</div><div class="ttdoc">Get the value that preserves compatibility with lesser majorrev values. </div><div class="ttdef"><b>Definition:</b> dl_factoryregion.h:318</div></div>
<div class="ttc" id="group___f_a_c_t_o_r_y_r_e_g_i_o_n_html_ga838b32ac0bc068b498a7472c0ea6d5d2"><div class="ttname"><a href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga838b32ac0bc068b498a7472c0ea6d5d2">DL_FactoryRegion_getUserIDVariant</a></div><div class="ttdeci">__STATIC_INLINE uint8_t DL_FactoryRegion_getUserIDVariant(void)</div><div class="ttdoc">Get the bit pattern identifying a variant of a part. </div><div class="ttdef"><b>Definition:</b> dl_factoryregion.h:266</div></div>
<div class="ttc" id="group___d_l___c_o_r_e___p_r_e_f_e_t_c_h_html_gabb075d269a89121102b51655fc82ba1a"><div class="ttname"><a href="group___d_l___c_o_r_e___p_r_e_f_e_t_c_h.html#gabb075d269a89121102b51655fc82ba1a">DL_CORE_PREFETCH_ENABLED</a></div><div class="ttdeci">#define DL_CORE_PREFETCH_ENABLED</div><div class="ttdoc">Enables instruction prefetch to Flash. </div><div class="ttdef"><b>Definition:</b> dl_core.h:85</div></div>
<div class="ttc" id="dl__core_8h_html"><div class="ttname"><a href="dl__core_8h.html">dl_core.h</a></div><div class="ttdoc">CPU Core Driver Library. </div></div>
<div class="ttc" id="dl__core_8h_html_a9619b904d03b295c1e8453fcc4ef82d6"><div class="ttname"><a href="dl__core_8h.html#a9619b904d03b295c1e8453fcc4ef82d6">DL_CORE_configInstruction</a></div><div class="ttdeci">__STATIC_INLINE void DL_CORE_configInstruction(uint32_t icache, uint32_t prefetch, uint32_t litCache)</div><div class="ttdoc">Configures instruction caching in flash accesses and instruction prefetch to flash. </div><div class="ttdef"><b>Definition:</b> dl_core.h:193</div></div>
<div class="ttc" id="group___f_a_c_t_o_r_y_r_e_g_i_o_n_html_ga580426429e9515b5c74bb9686e8e626c"><div class="ttname"><a href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga580426429e9515b5c74bb9686e8e626c">DL_FactoryRegion_getBSLPinUARTTXDFunction</a></div><div class="ttdeci">__STATIC_INLINE uint8_t DL_FactoryRegion_getBSLPinUARTTXDFunction(void)</div><div class="ttdoc">Get the UART TXD Pin function selection value used by BSL. </div><div class="ttdef"><b>Definition:</b> dl_factoryregion.h:407</div></div>
<div class="ttc" id="group___f_a_c_t_o_r_y_r_e_g_i_o_n_html_ga9b9fbefd5b311955878b27fbb59717bd"><div class="ttname"><a href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga9b9fbefd5b311955878b27fbb59717bd">DL_FactoryRegion_getManufacturerCode</a></div><div class="ttdeci">__STATIC_INLINE uint16_t DL_FactoryRegion_getManufacturerCode(void)</div><div class="ttdoc">Get JEDEC bank and company code. </div><div class="ttdef"><b>Definition:</b> dl_factoryregion.h:178</div></div>
<div class="ttc" id="dl__common_8h_html"><div class="ttname"><a href="dl__common_8h.html">dl_common.h</a></div><div class="ttdoc">DriverLib Common APIs. </div></div>
<div class="ttc" id="group___d_l___c_o_r_e___l_i_t_e_r_a_l___c_a_c_h_e_html_ga569c6d6d8a38ed8dc7fb10570305edd0"><div class="ttname"><a href="group___d_l___c_o_r_e___l_i_t_e_r_a_l___c_a_c_h_e.html#ga569c6d6d8a38ed8dc7fb10570305edd0">DL_CORE_LITERAL_CACHE_ENABLED</a></div><div class="ttdeci">#define DL_CORE_LITERAL_CACHE_ENABLED</div><div class="ttdoc">Enables caching and prefetching of literals. This is set only if the ICACHE or PREFETCH bits have bee...</div><div class="ttdef"><b>Definition:</b> dl_core.h:102</div></div>
<div class="ttc" id="group___f_a_c_t_o_r_y_r_e_g_i_o_n_html_ga56b6c24c8182541e492fc0694e1998df"><div class="ttname"><a href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga56b6c24c8182541e492fc0694e1998df">DL_FactoryRegion_getBSLPinInvokeGPIOModulePad</a></div><div class="ttdeci">__STATIC_INLINE uint8_t DL_FactoryRegion_getBSLPinInvokeGPIOModulePad(void)</div><div class="ttdoc">Get the BSL invocation pin number. </div><div class="ttdef"><b>Definition:</b> dl_factoryregion.h:589</div></div>
<div class="ttc" id="group___f_a_c_t_o_r_y_r_e_g_i_o_n_html_gab239912e78e79f9b1f4fb56311245042"><div class="ttname"><a href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#gab239912e78e79f9b1f4fb56311245042">DL_FactoryRegion_getBSLPinI2CSDAPad</a></div><div class="ttdeci">__STATIC_INLINE uint8_t DL_FactoryRegion_getBSLPinI2CSDAPad(void)</div><div class="ttdoc">Get the I2C SDA Pin used by BSL. </div><div class="ttdef"><b>Definition:</b> dl_factoryregion.h:430</div></div>
<div class="ttc" id="group___f_a_c_t_o_r_y_r_e_g_i_o_n_html_ga5ad34be0c975f04010e1b85e31a1cd5c"><div class="ttname"><a href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga5ad34be0c975f04010e1b85e31a1cd5c">DL_FactoryRegion_getNumBanks</a></div><div class="ttdeci">__STATIC_INLINE uint8_t DL_FactoryRegion_getNumBanks(void)</div><div class="ttdoc">Get the number of Flash banks on the device. </div><div class="ttdef"><b>Definition:</b> dl_factoryregion.h:134</div></div>
<div class="ttc" id="group___f_a_c_t_o_r_y_r_e_g_i_o_n_html_ga9fece2a8915d5b777d7fae84fdb3c8fe"><div class="ttname"><a href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga9fece2a8915d5b777d7fae84fdb3c8fe">DL_FactoryRegion_getBSLPinUARTRXDFunction</a></div><div class="ttdeci">__STATIC_INLINE uint8_t DL_FactoryRegion_getBSLPinUARTRXDFunction(void)</div><div class="ttdoc">Get the UART RXD Pin function selection value used by BSL. </div><div class="ttdef"><b>Definition:</b> dl_factoryregion.h:362</div></div>
<div class="ttc" id="group___f_a_c_t_o_r_y_r_e_g_i_o_n_html_ga0278a888be1980c09171f3bf99b59a89"><div class="ttname"><a href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga0278a888be1980c09171f3bf99b59a89">DL_FactoryRegion_getUserIDMinorRev</a></div><div class="ttdeci">__STATIC_INLINE uint8_t DL_FactoryRegion_getUserIDMinorRev(void)</div><div class="ttdoc">Get the value that preserves compatibility with lesser minorrev values. </div><div class="ttdef"><b>Definition:</b> dl_factoryregion.h:292</div></div>
<div class="ttc" id="group___f_a_c_t_o_r_y_r_e_g_i_o_n_html_ga40ce96a6b6a3f1174104010cc8abc028"><div class="ttname"><a href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga40ce96a6b6a3f1174104010cc8abc028">DL_FactoryRegion_getMAINFlashSize</a></div><div class="ttdeci">__STATIC_INLINE uint16_t DL_FactoryRegion_getMAINFlashSize(void)</div><div class="ttdoc">Get the size of the MAIN Flash region. </div><div class="ttdef"><b>Definition:</b> dl_factoryregion.h:69</div></div>
<div class="ttc" id="group___f_a_c_t_o_r_y_r_e_g_i_o_n_html_ga09b17f17a05b597418abe1b42205080c"><div class="ttname"><a href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga09b17f17a05b597418abe1b42205080c">DL_FactoryRegion_getBSLPinI2CSCLFunction</a></div><div class="ttdeci">__STATIC_INLINE uint8_t DL_FactoryRegion_getBSLPinI2CSCLFunction(void)</div><div class="ttdoc">Get the I2C SCL Pin function selection value used by BSL. </div><div class="ttdef"><b>Definition:</b> dl_factoryregion.h:497</div></div>
<div class="ttc" id="group___f_a_c_t_o_r_y_r_e_g_i_o_n_html_ga3ca8c87e951628c37f788fbc153286fc"><div class="ttname"><a href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga3ca8c87e951628c37f788fbc153286fc">DL_FactoryRegion_getPartNumber</a></div><div class="ttdeci">__STATIC_INLINE uint16_t DL_FactoryRegion_getPartNumber(void)</div><div class="ttdoc">Get the part number of the device. </div><div class="ttdef"><b>Definition:</b> dl_factoryregion.h:200</div></div>
<div class="ttc" id="group___f_a_c_t_o_r_y_r_e_g_i_o_n_html_ga30ed496165c67dac65333c7704a33d5a"><div class="ttname"><a href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga30ed496165c67dac65333c7704a33d5a">DL_FactoryRegion_getBOOTCRCData</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_FactoryRegion_getBOOTCRCData(void)</div><div class="ttdoc">Get the BOOTCRC value. </div><div class="ttdef"><b>Definition:</b> dl_factoryregion.h:636</div></div>
<div class="ttc" id="group___f_a_c_t_o_r_y_r_e_g_i_o_n_html_ga2b8cc3c958d58bfddc5d9b849da1c899"><div class="ttname"><a href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga2b8cc3c958d58bfddc5d9b849da1c899">DL_FactoryRegion_getBSLPinInvokeGPIOModule</a></div><div class="ttdeci">__STATIC_INLINE uint8_t DL_FactoryRegion_getBSLPinInvokeGPIOModule(void)</div><div class="ttdoc">Get the GPIO module selection used by BSL pin invocation. </div><div class="ttdef"><b>Definition:</b> dl_factoryregion.h:566</div></div>
<div class="ttc" id="group___d_l___c_o_r_e___c_a_c_h_e_html_gaea7280a6a78a259650d57c6c2a27dd98"><div class="ttname"><a href="group___d_l___c_o_r_e___c_a_c_h_e.html#gaea7280a6a78a259650d57c6c2a27dd98">DL_CORE_CACHE_DISABLED</a></div><div class="ttdeci">#define DL_CORE_CACHE_DISABLED</div><div class="ttdoc">Disables instruction caching on flash access. </div><div class="ttdef"><b>Definition:</b> dl_core.h:74</div></div>
<div class="ttc" id="group___f_a_c_t_o_r_y_r_e_g_i_o_n_html_ga10a2789816c4e12d801e4182112c743e"><div class="ttname"><a href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga10a2789816c4e12d801e4182112c743e">DL_FactoryRegion_getUserIDPart</a></div><div class="ttdeci">__STATIC_INLINE uint16_t DL_FactoryRegion_getUserIDPart(void)</div><div class="ttdoc">Get the bit pattern identifying the part. </div><div class="ttdef"><b>Definition:</b> dl_factoryregion.h:244</div></div>
<div class="ttc" id="group___f_a_c_t_o_r_y_r_e_g_i_o_n_html_gaf4b4c1374ce1ecd5ca82d58967d74cd1"><div class="ttname"><a href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#gaf4b4c1374ce1ecd5ca82d58967d74cd1">DL_FactoryRegion_getDATAFlashSize</a></div><div class="ttdeci">__STATIC_INLINE uint8_t DL_FactoryRegion_getDATAFlashSize(void)</div><div class="ttdoc">Get the size of the DATA Flash region. </div><div class="ttdef"><b>Definition:</b> dl_factoryregion.h:112</div></div>
<div class="ttc" id="group___f_a_c_t_o_r_y_r_e_g_i_o_n_html_ga787193febe709889611977cdff0559fa"><div class="ttname"><a href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga787193febe709889611977cdff0559fa">DL_FactoryRegion_getBSLPinI2CSCLPad</a></div><div class="ttdeci">__STATIC_INLINE uint8_t DL_FactoryRegion_getBSLPinI2CSCLPad(void)</div><div class="ttdoc">Get the I2C SCL Pin used by BSL. </div><div class="ttdef"><b>Definition:</b> dl_factoryregion.h:475</div></div>
<div class="ttc" id="group___f_a_c_t_o_r_y_r_e_g_i_o_n_html_gaadca77b3f265865214254f6df3dd1843"><div class="ttname"><a href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#gaadca77b3f265865214254f6df3dd1843">DL_FactoryRegion_getTemperatureVoltage</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_FactoryRegion_getTemperatureVoltage(void)</div><div class="ttdoc">Get the ADC conversion results of temperature sensor output voltage. </div><div class="ttdef"><b>Definition:</b> dl_factoryregion.h:612</div></div>
<div class="ttc" id="group___f_a_c_t_o_r_y_r_e_g_i_o_n_html_ga5436a0ccf1bb18358a3a6fbd87f0b426"><div class="ttname"><a href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga5436a0ccf1bb18358a3a6fbd87f0b426">DL_FactoryRegion_getBSLPinInvokeGPIOLevel</a></div><div class="ttdeci">__STATIC_INLINE uint8_t DL_FactoryRegion_getBSLPinInvokeGPIOLevel(void)</div><div class="ttdoc">Get the GPIO level used by BSL pin invocation. </div><div class="ttdef"><b>Definition:</b> dl_factoryregion.h:520</div></div>
<div class="ttc" id="group___f_a_c_t_o_r_y_r_e_g_i_o_n_html_ga0ec958d93e5cfafe2283bd81b4b63c7e"><div class="ttname"><a href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga0ec958d93e5cfafe2283bd81b4b63c7e">DL_FactoryRegion_getBSLPinI2CSDAFunction</a></div><div class="ttdeci">__STATIC_INLINE uint8_t DL_FactoryRegion_getBSLPinI2CSDAFunction(void)</div><div class="ttdoc">Get the I2C SDA Pin function selection value used by BSL. </div><div class="ttdef"><b>Definition:</b> dl_factoryregion.h:452</div></div>
<div class="ttc" id="group___f_a_c_t_o_r_y_r_e_g_i_o_n_html_gaeebb4fc2fe754da9e19c3633faaae22b"><div class="ttname"><a href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#gaeebb4fc2fe754da9e19c3633faaae22b">DL_FactoryRegion_getTraceID</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_FactoryRegion_getTraceID(void)</div><div class="ttdoc">Get the trace ID of the device. </div><div class="ttdef"><b>Definition:</b> dl_factoryregion.h:157</div></div>
<div class="ttc" id="group___f_a_c_t_o_r_y_r_e_g_i_o_n_html_ga79e3ce930ef0ad4b02f37cc060291524"><div class="ttname"><a href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga79e3ce930ef0ad4b02f37cc060291524">DL_FactoryRegion_getSRAMFlashSize</a></div><div class="ttdeci">__STATIC_INLINE uint16_t DL_FactoryRegion_getSRAMFlashSize(void)</div><div class="ttdoc">Get the size of the SRAM Flash region. </div><div class="ttdef"><b>Definition:</b> dl_factoryregion.h:90</div></div>
<div class="ttc" id="group___f_a_c_t_o_r_y_r_e_g_i_o_n_html_ga183315ee116873f843fb03c758da1458"><div class="ttname"><a href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga183315ee116873f843fb03c758da1458">DL_FactoryRegion_getVersion</a></div><div class="ttdeci">__STATIC_INLINE uint8_t DL_FactoryRegion_getVersion(void)</div><div class="ttdoc">Get the version of the device. </div><div class="ttdef"><b>Definition:</b> dl_factoryregion.h:222</div></div>
<div class="ttc" id="group___f_a_c_t_o_r_y_r_e_g_i_o_n_html_ga9aabf21b02cf8865517f5ea81d6a8d8e"><div class="ttname"><a href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga9aabf21b02cf8865517f5ea81d6a8d8e">DL_FactoryRegion_getBSLPinInvokeGPIOPin</a></div><div class="ttdeci">__STATIC_INLINE uint8_t DL_FactoryRegion_getBSLPinInvokeGPIOPin(void)</div><div class="ttdoc">Get the GPIO Pin selection value used by BSL pin invocation. </div><div class="ttdef"><b>Definition:</b> dl_factoryregion.h:543</div></div>
<div class="ttc" id="group___f_a_c_t_o_r_y_r_e_g_i_o_n_html_ga2d5d46ece3f9d6f77ad222d4d33d4a72"><div class="ttname"><a href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga2d5d46ece3f9d6f77ad222d4d33d4a72">DL_FactoryRegion_getBSLPinUARTRXDPad</a></div><div class="ttdeci">__STATIC_INLINE uint8_t DL_FactoryRegion_getBSLPinUARTRXDPad(void)</div><div class="ttdoc">Get the UART RXD PIN used by BSL. </div><div class="ttdef"><b>Definition:</b> dl_factoryregion.h:340</div></div>
<div class="ttc" id="group___f_a_c_t_o_r_y_r_e_g_i_o_n_html_ga026726ff5904c392c62a457294d252f4"><div class="ttname"><a href="group___f_a_c_t_o_r_y_r_e_g_i_o_n.html#ga026726ff5904c392c62a457294d252f4">DL_FactoryRegion_getBSLPinUARTTXDPad</a></div><div class="ttdeci">__STATIC_INLINE uint8_t DL_FactoryRegion_getBSLPinUARTTXDPad(void)</div><div class="ttdoc">Get the UART TXD PIN used by BSL. </div><div class="ttdef"><b>Definition:</b> dl_factoryregion.h:385</div></div>
<div class="ttc" id="dl__core_8h_html_a391d1d42cdc53a20949bf472a64ebda9"><div class="ttname"><a href="dl__core_8h.html#a391d1d42cdc53a20949bf472a64ebda9">DL_CORE_getInstructionConfig</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_CORE_getInstructionConfig(void)</div><div class="ttdoc">Returns instruction caching, prefetch, and literal cache configuration. </div><div class="ttdef"><b>Definition:</b> dl_core.h:204</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml">© Copyright 1995-2024</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
