$comment
	File created using the following command:
		vcd file Deco.msim.vcd -direction
$end
$date
	Fri Oct 18 16:35:14 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Deco_vlg_vec_tst $end
$var reg 3 ! a_in [2:0] $end
$var wire 1 " a_sal [7] $end
$var wire 1 # a_sal [6] $end
$var wire 1 $ a_sal [5] $end
$var wire 1 % a_sal [4] $end
$var wire 1 & a_sal [3] $end
$var wire 1 ' a_sal [2] $end
$var wire 1 ( a_sal [1] $end
$var wire 1 ) a_sal [0] $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 a_sal[0]~output_o $end
$var wire 1 2 a_sal[1]~output_o $end
$var wire 1 3 a_sal[2]~output_o $end
$var wire 1 4 a_sal[3]~output_o $end
$var wire 1 5 a_sal[4]~output_o $end
$var wire 1 6 a_sal[5]~output_o $end
$var wire 1 7 a_sal[6]~output_o $end
$var wire 1 8 a_sal[7]~output_o $end
$var wire 1 9 a_in[2]~input_o $end
$var wire 1 : a_in[1]~input_o $end
$var wire 1 ; a_in[0]~input_o $end
$var wire 1 < Equal0~0_combout $end
$var wire 1 = Equal0~1_combout $end
$var wire 1 > Equal0~2_combout $end
$var wire 1 ? Equal0~3_combout $end
$var wire 1 @ Equal0~4_combout $end
$var wire 1 A Equal0~5_combout $end
$var wire 1 B Equal0~6_combout $end
$var wire 1 C Equal0~7_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1)
0(
0'
0&
0%
0$
0#
0"
x*
0+
1,
x-
1.
1/
10
11
02
03
04
05
06
07
08
09
0:
0;
1<
0=
0>
0?
0@
0A
0B
0C
$end
#90000
b10 !
b11 !
1;
1:
0*
1?
0<
14
01
1&
0)
#180000
b1 !
b0 !
0;
0:
1*
0?
1<
04
11
0&
1)
#420000
b100 !
b110 !
b111 !
1;
1:
19
0*
1C
0<
18
01
1"
0)
#480000
b11 !
b1 !
b0 !
0;
0:
09
1*
0C
1<
08
11
0"
1)
#1000000
