# Configuration file for the LBNE Calibration Module
# Please leave the file name intact
# Please don't change the names of the configuration keys

# ip address in string value
ip = "192.168.1.107";

# number of pulse sets to generate
# 0..131071 (0x0001FFFF)
pulse_sets = 131071;

# pulse height
# 0x00040000..0x00040FFF in DAC unit
# 0 to FFF corresponds to 0 to 30 V
# so 1 V = 136.5 DAC units

#pulse_height = 0x00040000;#0 V
#pulse_height = 0x00040111;#2 V
#pulse_height = 0x00040222;#4 V
#pulse_height = 0x00040333;#6 V
#pulse_height = 0x00040444;#8 V
#pulse_height = 0x00040555;#10 V
#pulse_height = 0x00040666;#12 V
#pulse_height = 0x00040777;#14 V
#pulse_height = 0x00040888;#16 V
#pulse_height = 0x00040999;#18 V
#pulse_height = 0x00040AAA;#20 V
#pulse_height = 0x00040BBB;#22 V
#pulse_height = 0x00040CCC;#24 V
#pulse_height = 0x00040DDD;#26 V
#pulse_height = 0x00040EEE;#28 V
pulse_height = 0x00040FFF;#30 V

# pulse height bias control
# 0 or 1
bias_control = 1;


################################################################################
# registers for TPC channels
#// The following 5 values constitute a single 32 bit register
# NOvA trigger
# bit 31:31
tpc_nova_enable = 0;

# trigger source
# bit 30:28
# 0 = disable
# 1-5 = timestamp trigger
# 6 = manual/pulsed control input
# 7 = front panel inpit
# 1: 2.289 kHz 2: 143.051 Hz 3: 35.763 Hz 4: 8.941 Hz 5: 1.118 Hz
tpc_trigger_source = 0;

# pulse delay
# bit 27:16
# 3.333 ns per count
# 0..0xFFF
tpc_pulse_delay = 0;

# width of the second pulse
# bit 15:8
# 3.333 ns per count
# 0..0xFF
tpc_pulse_width_2 = 0;

# width of the first pulse
# bit 7:0
# 3.333 ns per count
# 0..0xFF
tpc_pulse_width_1= 0;
#tpc_pulse_width_1= 0x00; #this does not work 
#// The above 5 values constitute a single 32 bit register

################################################################################
# registers for PD channels as a whole or individually
#// The following 5 values constitute a single 32 bit register
# NOvA trigger
# bit 31:31
#pd_nova_enable = 0;
pd1_nova_enable = 0;
pd2_nova_enable = 0;
pd3_nova_enable = 0;
pd4_nova_enable = 0;
pd5_nova_enable = 0;
iu_nova_enable = 0;

# trigger source
# bit 30:28
# 0 = disable
# 1-5 = timestamp trigger
# 6 = manual/pulsed control input
# 7 = front panel inpit
# 1: 2.289 kHz 2: 143.051 Hz 3: 35.763 Hz 4: 8.941 Hz 5: 1.118 Hz
#pd_trigger_source = 0;
pd1_trigger_source = 0;
pd2_trigger_source = 0;
pd3_trigger_source = 0;
pd4_trigger_source = 0;
pd5_trigger_source = 0;
iu_trigger_source = 5;

# pulse delay
# bit 27:16
# 3.333 ns per count
# 0..0xFFF
# 0x12C = 300 = 1 microsecond 
#pd_pulse_delay = 0;
pd1_pulse_delay = 0;#x5DC;
pd2_pulse_delay = 0;#x5DC;
pd3_pulse_delay = 0;#x5DC;
pd4_pulse_delay = 0;#x5DC;
pd5_pulse_delay = 0;#x5DC;
iu_pulse_delay = 0;

# width of the second pulse
# bit 15:8
# 3.333 ns per count
# 0..0xFF
#pd_pulse_width_2 = 0;
pd1_pulse_width_2 = 0;#x3F;
pd2_pulse_width_2 = 0;#x3F;
pd3_pulse_width_2 = 0;#x3F;
pd4_pulse_width_2 = 0;#x3F;
pd5_pulse_width_2 = 0;#x3F;
iu_pulse_width_2 = 0;

# width of the first pulse
# bit 7:0
# 3.333 ns per count
# 0..0xFF
# 12 ns   = 0x04
# 48 ns   = 0x0E
# 100 ns  = 0x1E
# 500 ns  = 0x96
# 1000 ns = 0x12C

#pd_pulse_width_1= 0xFF;
pd1_pulse_width_1= 0x00;
pd2_pulse_width_1= 0x00;
pd3_pulse_width_1= 0x00;
pd4_pulse_width_1= 0x00;
pd5_pulse_width_1= 0x00;
iu_pulse_width_1= 0x03F;
#// The above 5 values constitute a single 32 bit register

