
---------- Begin Simulation Statistics ----------
simSeconds                                   0.026737                       # Number of seconds simulated (Second)
simTicks                                  26736543500                       # Number of ticks simulated (Tick)
finalTick                                 26736543500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    438.59                       # Real time elapsed on the host (Second)
hostTickRate                                 60959595                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   17073544                       # Number of bytes of host memory used (Byte)
simInsts                                     50000001                       # Number of instructions simulated (Count)
simOps                                       50000001                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   114000                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     114000                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  26736543500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         53473088                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        50146816                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       33                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       50144266                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2046                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               146748                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            190336                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            53471854                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.937769                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.678106                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  36540735     68.34%     68.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2794544      5.23%     73.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   6654536     12.44%     86.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1965197      3.68%     89.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2092340      3.91%     93.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1631309      3.05%     96.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1187238      2.22%     98.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    351914      0.66%     99.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    254041      0.48%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              53471854                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      37      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                337222      2.13%      2.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      2.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                  9930      0.06%      2.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult              4366881     27.59%     29.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc           7924584     50.07%     79.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv               2361457     14.92%     94.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc               676805      4.28%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   2902      0.02%     99.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%     99.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            104960      0.66%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            42613      0.27%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           32      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3692841      7.36%      7.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%      7.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%      7.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      9623966     19.19%     26.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     26.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt      8444634     16.84%     43.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult      3881693      7.74%     51.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc     12826517     25.58%     76.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv       506374      1.01%     77.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc       342050      0.68%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       548235      1.09%     79.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       168771      0.34%     79.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      6515290     12.99%     92.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      3593863      7.17%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       50144266                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.937748                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            15827391                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.315637                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 62294566                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 4414315                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         4395528                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 107295248                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 45879282                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         45636981                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     4412786                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     61558839                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          50063192                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       7009188                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      2850                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           10747866                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         563926                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      3738678                       # Number of stores executed (Count)
system.cpu.numRate                           0.936232                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              15                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1234                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000001                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000001                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.069462                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.069462                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.935050                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.935050                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   19443812                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7545862                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    74662908                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                   38184036                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 619408813                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                 42047669                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 26736543500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads        7005478                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       3743104                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              2460                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses           25                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses         1061                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples      2218844                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean    18.365378                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     4.256196                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0         3355      0.15%      0.15% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1         9709      0.44%      0.59% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2        10208      0.46%      1.05% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3         3591      0.16%      1.21% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4         7759      0.35%      1.56% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5        11760      0.53%      2.09% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6        30047      1.35%      3.44% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7        32111      1.45%      4.89% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8        35761      1.61%      6.50% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9        97077      4.38%     10.88% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10        14882      0.67%     11.55% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11        13285      0.60%     12.15% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12         5020      0.23%     12.37% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13        11858      0.53%     12.91% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14        17239      0.78%     13.69% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15            0      0.00%     13.69% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%     13.69% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%     13.69% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%     13.69% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%     13.69% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20      1915182     86.31%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           20                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total      2218844                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts          155317                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              33                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              2461                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     53450944                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.935437                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.238910                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        41680429     77.98%     77.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3646589      6.82%     84.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1228160      2.30%     87.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1208632      2.26%     89.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          503205      0.94%     90.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          423577      0.79%     91.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          550604      1.03%     92.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          841117      1.57%     93.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3368631      6.30%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     53450944                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000001                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000001                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    10708393                       # Number of memory references committed (Count)
system.cpu.commit.loads                       6971511                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     562130                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   45615755                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    22828067                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     0                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           32      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3681164      7.36%      7.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%      7.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%      7.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      9619890     19.24%     26.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     26.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt      8438479     16.88%     43.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult      3881688      7.76%     51.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc     12826505     25.65%     76.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv       506310      1.01%     77.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc       337540      0.68%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       534279      1.07%     79.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       168771      0.34%     79.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      6437232     12.87%     92.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      3568111      7.14%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000001                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3368631                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        6031460                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           6031460                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       6031460                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          6031460                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      4710782                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         4710782                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      4710782                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        4710782                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 399045402811                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 399045402811                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 399045402811                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 399045402811                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     10742242                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      10742242                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     10742242                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     10742242                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.438529                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.438529                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.438529                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.438529                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 84708.951255                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 84708.951255                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 84708.951255                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 84708.951255                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        47496                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         2803                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      16.944702                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1572335                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1572335                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      2644988                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       2644988                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      2644988                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      2644988                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      2065794                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      2065794                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      2065794                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2065794                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 186849204312                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 186849204312                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 186849204312                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 186849204312                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.192306                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.192306                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.192306                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.192306                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 90449.098173                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 90449.098173                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 90449.098173                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 90449.098173                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                2063745                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      3868678                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         3868678                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      3136684                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       3136684                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 253020483500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 253020483500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      7005362                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      7005362                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.447755                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.447755                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 80664.958121                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 80664.958121                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      2644968                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      2644968                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       491716                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       491716                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  41611997500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  41611997500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.070191                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.070191                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 84626.079892                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 84626.079892                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2162782                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2162782                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1574098                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1574098                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 146024919311                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 146024919311                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      3736880                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3736880                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.421233                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.421233                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 92767.362204                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 92767.362204                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           20                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           20                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      1574078                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      1574078                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 145237206812                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 145237206812                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.421228                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.421228                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 92268.113024                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 92268.113024                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  26736543500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2047.099878                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              8090806                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2063745                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               3.920449                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              153500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2047.099878                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999560                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999560                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          792                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1256                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           88003729                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          88003729                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26736543500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1353695                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              45808342                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   2725294                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               3582060                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   2463                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               225185                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   385                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               50182732                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3057                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker       207418                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       207418                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker       207418                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       207418                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker        27041                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        27041                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker        27041                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        27041                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   2031714000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   2031714000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   2031714000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   2031714000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       234459                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       234459                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       234459                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       234459                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.115334                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.115334                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.115334                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.115334                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 75134.573426                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 75134.573426                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 75134.573426                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 75134.573426                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker        27041                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        27041                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker        27041                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        27041                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   2004673000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   2004673000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   2004673000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   2004673000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.115334                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.115334                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.115334                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.115334                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 74134.573426                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 74134.573426                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 74134.573426                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 74134.573426                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements        27025                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker       207418                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       207418                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker        27041                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        27041                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   2031714000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   2031714000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       234459                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       234459                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.115334                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.115334                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 75134.573426                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 75134.573426                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker        27041                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        27041                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   2004673000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   2004673000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.115334                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.115334                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 74134.573426                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 74134.573426                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  26736543500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.985751                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       200406                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        27025                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     7.415578                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1561500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.985751                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.999109                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.999109                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses       495959                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses       495959                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26736543500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles               3250                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       50280673                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      225426                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             225426                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      53465196                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    5696                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                        407                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          153                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   3395196                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     9                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           53471854                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.940320                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.362882                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 43339918     81.05%     81.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  3416632      6.39%     87.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   203831      0.38%     87.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   131751      0.25%     88.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   273619      0.51%     88.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   361258      0.68%     89.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   651740      1.22%     90.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1494920      2.80%     93.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  3598185      6.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             53471854                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.004216                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.940299                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        3395150                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3395150                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3395150                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3395150                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           46                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              46                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           46                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             46                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      2806999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      2806999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      2806999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      2806999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      3395196                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3395196                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3395196                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3395196                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000014                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000014                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000014                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000014                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 61021.717391                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 61021.717391                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 61021.717391                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 61021.717391                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          366                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            5                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      73.200000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst            2                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             2                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst            2                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            2                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           44                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           44                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           44                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           44                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      2701499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      2701499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      2701499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      2701499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000013                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000013                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000013                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000013                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 61397.704545                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 61397.704545                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 61397.704545                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 61397.704545                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3395150                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3395150                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           46                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            46                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      2806999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      2806999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      3395196                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3395196                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000014                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000014                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 61021.717391                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 61021.717391                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst            2                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            2                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           44                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           44                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      2701499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      2701499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000013                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 61397.704545                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 61397.704545                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  26736543500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            43.996961                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               78500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    43.996961                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.021483                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.021483                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           44                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4           44                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.021484                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           27161612                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          27161612                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26736543500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      2463                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   27641410                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  4227687                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               50146849                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  7005478                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 3743104                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    33                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    654473                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  3315911                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            380                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         2081                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 2461                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 50032532                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                50032509                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  43022852                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  62598323                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.935658                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.687284                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total            3                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker            3                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total            3                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker       204000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total       204000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker       204000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total       204000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total            3                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total            3                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker        68000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total        68000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker        68000                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total        68000                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total            3                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker       201000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total       201000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker       201000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total       201000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker        67000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total        67000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker        67000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total        67000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker            3                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total            3                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker       204000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total       204000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker        68000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total        68000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker            3                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total            3                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker       201000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total       201000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker        67000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total        67000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  26736543500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse     2.999848                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1285500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker     2.999848                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.187491                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.187491                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            3                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.187500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses            9                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            9                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26736543500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                           0                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   33957                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   6212                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   2459                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            6971511                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             77.565125                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           151.032239                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                3870648     55.52%     55.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                12417      0.18%     55.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 8975      0.13%     55.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                11690      0.17%     56.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                12825      0.18%     56.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 9356      0.13%     56.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                13039      0.19%     56.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                10667      0.15%     56.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               123176      1.77%     58.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               173821      2.49%     60.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             116539      1.67%     62.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             775737     11.13%     73.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             310364      4.45%     78.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              81075      1.16%     79.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              89507      1.28%     80.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              84526      1.21%     81.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              87667      1.26%     83.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             122423      1.76%     84.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189             104360      1.50%     86.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199             139507      2.00%     88.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209             135796      1.95%     90.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              90374      1.30%     91.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              95113      1.36%     92.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239             114694      1.65%     94.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              63613      0.91%     95.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              64124      0.92%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              50440      0.72%     97.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              39096      0.56%     97.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              32487      0.47%     98.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              27116      0.39%     98.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           100339      1.44%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value            11051                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              6971511                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                   7005294                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                   54317                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses               7059611                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  3738683                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  23898                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              3762581                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      10743977                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                       78215                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  10822192                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26736543500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   3395168                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       1                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               3395169                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       3395168                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           1                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   3395169                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26736543500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  26736543500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   2463                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2919093                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                33681284                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1833                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   4519924                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              12347257                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               50157445                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  4071                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                6196294                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                2786868                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                2433096                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            45849486                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    94557313                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 19374206                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  74816033                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              45700986                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   148407                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      34                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  34                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  21903850                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        100237630                       # The number of ROB reads (Count)
system.cpu.rob.writes                       100331645                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000001                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000001                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  26736543500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  26736543500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26736543500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                  98240                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     98240                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                 98240                       # number of overall hits (Count)
system.l2.overallHits::total                    98240                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker        27041                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                   44                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1967554                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1994642                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker        27041                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker            3                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                  44                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1967554                       # number of overall misses (Count)
system.l2.overallMisses::total                1994642                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   1960931000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker       196500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst         2655500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    183822157000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       185785940000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   1960931000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker       196500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        2655500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   183822157000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      185785940000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker        27041                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                 44                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            2065794                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               2092882                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker        27041                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                44                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           2065794                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              2092882                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.952444                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.953060                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.952444                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.953060                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 72516.955734                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker        65500                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 60352.272727                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 93426.740511                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    93142.498754                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 72516.955734                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker        65500                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 60352.272727                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 93426.740511                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   93142.498754                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              1457747                       # number of writebacks (Count)
system.l2.writebacks::total                   1457747                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker        27041                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst               44                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1967554                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1994642                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker        27041                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              44                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1967554                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1994642                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   1906849000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker       190500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst      2567500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 179887049000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   181796656000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   1906849000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker       190500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      2567500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 179887049000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  181796656000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.952444                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.953060                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.952444                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.953060                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 70516.955734                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker        63500                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 58352.272727                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 91426.740511                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 91142.498754                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 70516.955734                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker        63500                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 58352.272727                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 91426.740511                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 91142.498754                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        1457747                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks       518435                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total         518435                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst            44                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               44                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      2655500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      2655500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           44                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             44                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 60352.272727                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 60352.272727                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           44                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           44                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      2567500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      2567500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 58352.272727                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 58352.272727                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              98240                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 98240                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data          1475838                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             1475838                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data 142743604500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   142743604500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data        1574078                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1574078                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.937589                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.937589                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 96720.374797                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 96720.374797                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data      1475838                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         1475838                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data 139791928500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 139791928500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.937589                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.937589                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 94720.374797                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 94720.374797                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker        27041                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data       491716                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          518760                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   1960931000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker       196500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data  41078552500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  43039680000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker        27041                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data       491716                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        518760                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total             1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 72516.955734                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker        65500                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 83541.215864                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 82966.458478                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker        27041                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data       491716                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       518760                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   1906849000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       190500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  40095120500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  42002160000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 70516.955734                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker        63500                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 81541.215864                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 80966.458478                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackDirty.hits::writebacks      1572335                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1572335                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1572335                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1572335                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  26736543500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 16254.695679                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1654227                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    1555987                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.063137                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                    12689000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   16254.695679                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.992108                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.992108                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16348                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  607                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 5207                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                10534                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.997803                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   35041551                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  35041551                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26736543500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  26736543500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1457747.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples     27041.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        44.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1967554.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000034265142                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        77810                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        77810                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             4029737                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1385485                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1994642                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1457747                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1994642                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1457747                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       8.77                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      56.65                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1994642                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1457747                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  203912                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  203125                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  204362                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  203346                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  201069                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                  200345                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                  193817                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                  190246                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                  181545                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                  174093                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                  13253                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                  10995                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                   8014                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                   4564                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                   1845                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                    109                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                  19412                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                  32986                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  51431                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  70186                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  86454                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  97081                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                 104687                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                 115334                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  93337                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  91985                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  89870                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  88808                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  84229                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  83130                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  84206                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  85587                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  84009                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  82055                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                   5552                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                   3034                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                   1779                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                   1078                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                    708                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                    440                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                    210                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                     82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        77810                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      25.634777                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     24.693934                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     80.414955                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511         77809    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22016-22527            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         77810                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        77810                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      18.734057                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     18.470987                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      3.246598                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            40215     51.68%     51.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17             1050      1.35%     53.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             2723      3.50%     56.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             3469      4.46%     60.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20             3606      4.63%     65.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21             5014      6.44%     72.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22             8297     10.66%     82.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23             7863     10.11%     92.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24             2516      3.23%     96.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25             1238      1.59%     97.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26              895      1.15%     98.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27              545      0.70%     99.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28               65      0.08%     99.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29               68      0.09%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30              115      0.15%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31               75      0.10%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32               51      0.07%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::33                3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         77810                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               127657088                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             93295808                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              4774629450.51218033                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              3489449112.97153997                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   26736541000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                       7744.36                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      1730624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst         2816                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    125923456                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     93292608                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 64728785.903084293008                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 7181.182563856843                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 105324.010936567021                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 4709788159.415595054626                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 3489329426.595475673676                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker        27041                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst           44                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1967554                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1457747                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   1004948970                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker        94956                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      1109918                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 105365600536                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1543195067624                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     37163.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     31652.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     25225.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     53551.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1058616.53                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      1730624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst         2816                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    125923456                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      127657088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         2816                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         2816                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     93295808                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     93295808                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker        27041                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst           44                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1967554                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1994642                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1457747                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1457747                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     64728786                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker         7181                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         105324                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     4709788159                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        4774629451                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       105324                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        105324                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   3489449113                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       3489449113                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   3489449113                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     64728786                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker         7181                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        105324                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    4709788159                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       8264078563                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1994642                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1457697                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        63126                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        62484                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        61664                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        61680                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        61440                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        61465                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        61441                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        61441                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        69398                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        67394                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        61440                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        61440                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        62304                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        62274                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        62137                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        62112                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        62153                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        61671                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        61457                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        61565                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        61626                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        61571                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        61594                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        61574                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        61543                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        61579                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        61594                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        61575                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        62318                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        63103                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        63192                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        63287                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        45696                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        45696                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        45696                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        45696                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        45670                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        45642                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        45619                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        45588                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        45539                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        45468                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        45440                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        45440                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        45440                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        45440                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        45440                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        45440                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        45430                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        45393                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        45376                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        45369                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        45394                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        45444                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        45543                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        45544                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        45568                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        45605                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        45619                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        45678                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        45696                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        45696                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        45696                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        45696                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             71481476516                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            6646147144                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       106371754380                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                35836.74                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           53328.74                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1769754                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            1324067                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            88.73                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           90.83                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       358500                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   616.294114                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   408.522909                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   404.776311                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        61339     17.11%     17.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        48403     13.50%     30.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        18955      5.29%     35.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        19605      5.47%     41.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        18406      5.13%     46.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        15886      4.43%     50.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        14934      4.17%     55.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        12941      3.61%     58.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       148031     41.29%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       358500                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             127657088                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           93292608                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             4774.629451                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             3489.329427                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   43.03                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               24.86                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              18.17                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               89.62                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  26736543500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    572300348.256002                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    760836951.436799                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   4219945266.432013                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  2739744383.712004                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 4756001394.177757                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 22528136011.651054                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 143861440.396798                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  35720825796.062370                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1336.030059                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    125242426                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1201550000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  25409751074                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    545828381.280002                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    725626225.363200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   4170150888.153606                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  2738985167.519997                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 4756001394.177757                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 22520746032.825481                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 149539616.217599                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  35606877705.537575                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1331.768174                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    133991972                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1201550000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  25401001528                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  26736543500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              518804                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1457747                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            518435                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1475838                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1475838                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          518804                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      5965466                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      5965470                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 5965470                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    220952896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    220952912                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                220952912                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1994644                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1994644    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1994644                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  26736543500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  26736543500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy         10232007000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.4                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        10119728326                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        3970824                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1976182                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  26736543500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp             518804                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      3030082                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           518435                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1574078                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1574077                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             44                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        518760                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           88                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6195336                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port            6                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        81107                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                6276537                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2816                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    232840208                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      1730624                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               234573840                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         1457747                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  93295808                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           3550631                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 3550631    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             3550631                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  26736543500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         2877995500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             44000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        2065794000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy              3000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          27041000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       4183652                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      2090770                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  26736543500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.024116                       # Number of seconds simulated (Second)
simTicks                                  24116045500                       # Number of ticks simulated (Tick)
finalTick                                 50852589000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    337.90                       # Real time elapsed on the host (Second)
hostTickRate                                 71370290                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   17231240                       # Number of bytes of host memory used (Byte)
simInsts                                    100000006                       # Number of instructions simulated (Count)
simOps                                      100000006                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   295945                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     295945                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  24116045500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         48232091                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        50125636                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                       50107540                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    208                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               125673                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            188843                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            48232091                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.038884                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.740545                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  31431323     65.17%     65.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2619531      5.43%     70.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   6718070     13.93%     84.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1941167      4.02%     88.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2059010      4.27%     92.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1648585      3.42%     96.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1209678      2.51%     98.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    346481      0.72%     99.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    258246      0.54%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              48232091                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      23      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                345574      2.14%      2.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      2.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                  8618      0.05%      2.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult              4476235     27.69%     29.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc           8115451     50.20%     80.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv               2419113     14.96%     95.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc               691315      4.28%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   2386      0.01%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             99921      0.62%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             8441      0.05%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3410958      6.81%      6.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%      6.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%      6.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      9853321     19.66%     26.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     26.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt      8640503     17.24%     43.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult      3974350      7.93%     51.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc     13132591     26.21%     77.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv       518475      1.03%     78.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc       345902      0.69%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       539017      1.08%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       172798      0.34%     81.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      6249712     12.47%     93.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      3269913      6.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       50107540                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.038884                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            16167077                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.322648                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 56480046                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 4120689                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         4109464                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 108134417                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 46130620                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         45903949                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     4125182                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     62149435                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          50041219                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       6743996                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       323                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           10165426                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         534698                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      3421430                       # Number of stores executed (Count)
system.cpu.numRate                           1.037509                       # Inst execution rate ((Count/Cycle))
system.cpu.committedInsts                    50000005                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000005                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.964642                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.964642                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.036654                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.036654                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   18661129                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7376435                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    76025955                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                   38680852                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 585978575                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                 42646280                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 50852589000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads        6743678                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       3421867                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              1819                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses          169                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples       441602                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean    12.849446                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     5.503065                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0         1801      0.41%      0.41% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1         5426      1.23%      1.64% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2         3767      0.85%      2.49% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3          123      0.03%      2.52% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4         3658      0.83%      3.35% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5          353      0.08%      3.43% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6         9871      2.24%      5.66% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7        20231      4.58%     10.24% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8        30764      6.97%     17.21% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9       130054     29.45%     46.66% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10        16536      3.74%     50.40% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11        16456      3.73%     54.13% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12         7228      1.64%     55.77% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13        22338      5.06%     60.83% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14        26042      5.90%     66.72% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15            0      0.00%     66.72% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%     66.72% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%     66.72% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%     66.72% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%     66.72% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20       146954     33.28%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           20                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total       441602                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts          135307                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts              1819                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     48213928                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.037045                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.335978                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        36432747     75.56%     75.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3688442      7.65%     83.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1200217      2.49%     85.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1217747      2.53%     88.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          479804      1.00%     89.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          433608      0.90%     90.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          528175      1.10%     91.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          863922      1.79%     93.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3369266      6.99%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     48213928                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000005                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000005                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    10133012                       # Number of memory references committed (Count)
system.cpu.commit.loads                       6711713                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     532933                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   45894781                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    22179647                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     0                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3406764      6.81%      6.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%      6.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%      6.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      9849429     19.70%     26.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     26.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt      8639871     17.28%     43.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult      3974353      7.95%     51.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc     13132591     26.27%     78.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv       518391      1.04%     79.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc       345594      0.69%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       525662      1.05%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       172798      0.35%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      6186051     12.37%     93.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      3248501      6.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000005                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3369266                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        5838277                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           5838277                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       5838277                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          5838277                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      4326696                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         4326696                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      4326696                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        4326696                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 370160257267                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 370160257267                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 370160257267                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 370160257267                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     10164973                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      10164973                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     10164973                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     10164973                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.425648                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.425648                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.425648                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.425648                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 85552.638149                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 85552.638149                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 85552.638149                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 85552.638149                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        25774                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         1582                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      16.292035                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1440545                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1440545                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      2435978                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       2435978                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      2435978                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      2435978                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1890718                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1890718                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1890718                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1890718                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 171102997267                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 171102997267                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 171102997267                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 171102997267                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.186003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.186003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.186003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.186003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 90496.307364                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 90496.307364                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 90496.307364                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 90496.307364                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                1890715                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      3857528                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         3857528                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      2886151                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       2886151                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 236099293500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 236099293500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      6743679                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      6743679                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.427979                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.427979                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 81804.206883                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 81804.206883                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      2435978                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      2435978                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       450173                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       450173                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  37762306000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  37762306000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.066755                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.066755                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 83883.986823                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 83883.986823                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1980749                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1980749                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1440545                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1440545                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 134060963767                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 134060963767                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      3421294                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3421294                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.421053                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.421053                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 93062.669869                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 93062.669869                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      1440545                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      1440545                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 133340691267                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 133340691267                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.421053                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.421053                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 92562.669869                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 92562.669869                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24116045500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              7735439                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1892763                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               4.086850                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          782                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1266                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           83210499                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          83210499                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24116045500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1347933                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              40580758                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   2735469                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               3566112                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1819                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               187407                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    33                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               50162451                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   264                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker       190792                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       190792                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker       190792                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       190792                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker         7223                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total         7223                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker         7223                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total         7223                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker    703416500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total    703416500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker    703416500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total    703416500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       198015                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       198015                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       198015                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       198015                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.036477                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.036477                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.036477                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.036477                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 97385.643085                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 97385.643085                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 97385.643085                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 97385.643085                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker         7223                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total         7223                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker         7223                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total         7223                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker    696193500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total    696193500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker    696193500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total    696193500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.036477                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.036477                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.036477                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.036477                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 96385.643085                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 96385.643085                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 96385.643085                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 96385.643085                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements         7223                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker       190792                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       190792                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker         7223                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total         7223                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker    703416500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total    703416500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       198015                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       198015                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.036477                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.036477                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 97385.643085                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 97385.643085                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker         7223                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total         7223                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker    696193500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total    696193500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.036477                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.036477                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 96385.643085                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 96385.643085                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24116045500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       232068                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs         7239                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs    32.058019                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses       403253                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses       403253                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24116045500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.insts                       50237160                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      187426                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             187426                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      48230239                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    3704                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                   3343418                       # Number of cache lines fetched (Count)
system.cpu.fetch.nisnDist::samples           48232091                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.041571                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.467914                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 38125463     79.05%     79.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  3431579      7.11%     86.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   191030      0.40%     86.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   102296      0.21%     86.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   260309      0.54%     87.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   363265      0.75%     88.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   647629      1.34%     89.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1510862      3.13%     92.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  3599658      7.46%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             48232091                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.003886                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.041571                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        3343418                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3343418                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3343418                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3343418                       # number of overall hits (Count)
system.cpu.icache.demandAccesses::cpu.inst      3343418                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3343418                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3343418                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3343418                       # number of overall (read+write) accesses (Count)
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3343418                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3343418                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.accesses::cpu.inst      3343418                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3343418                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24116045500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                   44                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              6738612                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 44                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           153150.272727                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst           44                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.021484                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.021484                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           44                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4           44                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.021484                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           26747344                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          26747344                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24116045500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      1819                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   26882150                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  1638179                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               50125636                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  6743678                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 3421867                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    650856                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   728429                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             33                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         1786                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 1819                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 50013415                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                50013413                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  43537727                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  63584949                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.036932                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.684717                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24116045500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            3                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            3                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            3                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs            1                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.187500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.187500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            3                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.187500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24116045500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                           0                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   31949                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    566                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1395                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            6711710                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             72.472086                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           105.700109                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                3858417     57.49%     57.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 4943      0.07%     57.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 2036      0.03%     57.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 2242      0.03%     57.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 2909      0.04%     57.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 3740      0.06%     57.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 5297      0.08%     57.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 3742      0.06%     57.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               118232      1.76%     59.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               168811      2.52%     62.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              99050      1.48%     63.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             767239     11.43%     75.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             303131      4.52%     79.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              66977      1.00%     80.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              73345      1.09%     81.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              71317      1.06%     82.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              76107      1.13%     83.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             106992      1.59%     85.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              88666      1.32%     86.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199             127168      1.89%     88.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209             125358      1.87%     90.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              78387      1.17%     91.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              89153      1.33%     93.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239             114215      1.70%     94.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              59269      0.88%     95.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              62990      0.94%     96.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              48361      0.72%     97.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              39598      0.59%     97.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              31208      0.46%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              26292      0.39%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            86518      1.29%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1293                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              6711710                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                   6743679                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                   44734                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses               6788413                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  3421431                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  21271                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              3442702                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      10165110                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                       66005                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  10231115                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24116045500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   3343418                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               3343418                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       3343418                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   3343418                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24116045500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  24116045500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1819                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2921007                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                30298742                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   4517533                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              10492990                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               50135959                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  3153                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                6296879                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                2512670                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 704344                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            46179300                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    95138866                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 18602289                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  76181955                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              46045771                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   133572                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  21683433                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         94979974                       # The number of ROB reads (Count)
system.cpu.rob.writes                       100288744                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000005                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000005                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  24116045500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  24116045500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24116045500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                  90034                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     90034                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                 90034                       # number of overall hits (Count)
system.l2.overallHits::total                    90034                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker         7223                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1800683                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1807906                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker         7223                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1800683                       # number of overall misses (Count)
system.l2.overallMisses::total                1807906                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker    683052000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    168306400000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       168989452000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker    683052000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   168306400000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      168989452000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker         7223                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            1890717                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1897940                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker         7223                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           1890717                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1897940                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.952381                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.952562                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.952381                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.952562                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 94566.246712                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 93468.089608                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    93472.476998                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 94566.246712                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 93468.089608                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   93472.476998                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              1350511                       # number of writebacks (Count)
system.l2.writebacks::total                   1350511                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker         7223                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1800683                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1807906                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker         7223                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1800683                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1807906                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker    668606000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 164705040000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   165373646000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker    668606000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 164705040000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  165373646000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.952381                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.952562                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.952381                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.952562                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 92566.246712                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 91468.092940                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 91472.480317                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 92566.246712                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 91468.092940                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 91472.480317                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        1350511                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks       457393                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total         457393                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadExReq.hits::cpu.data              90034                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 90034                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data          1350510                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             1350510                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data 131036620500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   131036620500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data        1440544                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1440544                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.937500                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.937500                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 97027.508497                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 97027.508497                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data      1350510                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         1350510                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data 128335600500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 128335600500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.937500                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.937500                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 95027.508497                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 95027.508497                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker         7223                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data       450173                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          457396                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker    683052000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data  37269779500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  37952831500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker         7223                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data       450173                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        457396                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total             1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 94566.246712                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 82789.904104                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 82975.871018                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker         7223                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data       450173                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       457396                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker    668606000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  36369439500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  37038045500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 92566.246712                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 80789.917432                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 80975.884135                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackDirty.hits::writebacks      1440545                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1440545                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1440545                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1440545                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  24116045500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 16348.095260                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1546927                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    1456893                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.061799                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   16348.095260                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.997809                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.997809                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16348                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  599                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 5010                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                10739                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.997803                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   31807569                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  31807569                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24116045500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  24116045500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1350511.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples      7223.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1800683.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000034009098                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        71014                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        71014                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3706956                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1284607                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1807906                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1350511                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1807906                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1350511                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       9.24                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      57.10                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1807906                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1350511                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  177188                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  182735                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  183943                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  183711                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  182732                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                  182404                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                  178442                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                  176865                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                  173004                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                  169140                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   6464                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                   4841                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                   3520                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                   1938                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                    920                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                     59                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                  19547                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                  33312                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  52162                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  69961                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  84102                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  91951                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  97722                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                 106523                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  84006                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  82933                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  81280                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  80728                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  76057                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  75258                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  76764                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  78393                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  76917                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  74946                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                   3918                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                   1783                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                    941                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                    541                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                    375                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                    248                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                     94                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                     37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        71014                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      25.458262                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     24.912020                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      5.133005                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4                 3      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6                 1      0.00%      0.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7                 2      0.00%      0.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8                 4      0.01%      0.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9                 2      0.00%      0.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10              240      0.34%      0.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11               26      0.04%      0.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12               20      0.03%      0.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13               46      0.06%      0.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14               73      0.10%      0.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15               23      0.03%      0.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16              421      0.59%      1.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17              630      0.89%      2.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18              189      0.27%      2.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19              259      0.36%      2.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20            25133     35.39%     38.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21             2253      3.17%     41.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22              604      0.85%     42.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::23             2043      2.88%     45.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24              686      0.97%     45.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::25              360      0.51%     46.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26              402      0.57%     47.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::27             1222      1.72%     48.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28              589      0.83%     49.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::29              374      0.53%     50.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30            31302     44.08%     94.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::31             3240      4.56%     98.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32              185      0.26%     99.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::33              200      0.28%     99.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34               26      0.04%     99.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::35               56      0.08%     99.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36               46      0.06%     99.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::37               12      0.02%     99.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::38               21      0.03%     99.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::39               26      0.04%     99.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40              219      0.31%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::41               75      0.11%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::42                1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         71014                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        71014                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      19.017335                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     18.747449                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      3.284169                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            33470     47.13%     47.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              834      1.17%     48.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             2535      3.57%     51.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             3360      4.73%     56.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20             3596      5.06%     61.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21             5249      7.39%     69.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22             8386     11.81%     80.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23             8163     11.49%     92.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24             2457      3.46%     95.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25             1166      1.64%     97.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26              900      1.27%     98.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27              539      0.76%     99.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28               41      0.06%     99.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29               32      0.05%     99.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30              149      0.21%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31               72      0.10%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32               58      0.08%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::33                4      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34                3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         71014                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               115705984                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             86432704                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              4797883798.98354435                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              3584033045.55052376                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   24116046000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                       7635.49                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker       462272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    115243712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     86431808                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 19168648.524900153279                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 4778715150.458643913269                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 3583995891.863780021667                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker         7223                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1800683                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1350511                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker    413507034                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  96816920310                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1402681595018                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     57248.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     53766.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1038630.26                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker       462272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    115243520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      115705792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     86432704                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     86432704                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker         7223                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1800680                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1807903                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1350511                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1350511                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     19168649                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     4778707189                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        4797875837                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   3584033046                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       3584033046                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   3584033046                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     19168649                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    4778707189                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       8381908883                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1807906                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1350497                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        56320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        56320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        56320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        56328                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        56544                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        56544                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        56544                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        56570                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        57505                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        56544                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        56507                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        56320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        56320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        56320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        56320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        56320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        56330                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        56759                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        56860                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        56788                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        56836                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        56864                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        56915                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        56893                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        56395                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        56185                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        56140                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        56193                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        56222                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        56269                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        56291                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        56320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        42240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        42214                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        42182                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        42164                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        42156                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        42138                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        42087                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        42092                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        42141                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        42212                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        42240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        42240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        42240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        42221                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        42186                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        42154                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        42127                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        42159                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        42193                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        42234                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        42240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        42240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        42240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        42240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        42240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        42240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        42240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        42240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        42240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        42240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        42240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        42237                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             65606535592                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            6023942792                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        97230427344                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                36288.69                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           53780.69                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1606957                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            1226905                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            88.88                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           90.85                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       324541                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   622.844054                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   415.334626                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   404.178092                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        54167     16.69%     16.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        43517     13.41%     30.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        16811      5.18%     35.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        17373      5.35%     40.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        16636      5.13%     45.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        14525      4.48%     50.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        13414      4.13%     54.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        11442      3.53%     57.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       136656     42.11%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       324541                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             115705984                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           86431808                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             4797.883799                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             3583.995892                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   43.64                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               24.98                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              18.66                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               89.72                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  24116045500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    503254297.728001                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    669065990.510401                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   3801021351.052818                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  2536646535.360002                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 4291899889.065715                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 20334175714.943878                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 118955118.911998                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  32255018897.572887                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1337.492040                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     96552912                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1084300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  22935192588                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    508908595.104001                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    676591599.062398                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   3803595616.934414                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  2539209829.632000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 4291899889.065715                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 20335327877.894329                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 118069841.164798                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  32273603248.857613                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1338.262662                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     95224274                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1084300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  22936521226                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  24116045500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              457393                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1350511                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            457393                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1350510                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1350510                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          457396                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      5423713                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      5423713                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 5423713                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    202138496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    202138496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                202138496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1807906                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1807906    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1807906                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  24116045500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  24116045500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy          9420466500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.4                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         9163522670                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        3615810                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1807904                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  24116045500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp             457393                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      2791056                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           457393                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1440544                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1440545                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        457396                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5672147                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        21669                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                5693816                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    213200640                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       462272                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               213662912                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         1350511                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  86432704                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           3248451                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 3248451    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             3248451                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  24116045500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         2618211500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1890715000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy           7223000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       3795878                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      1897938                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  24116045500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
