# vhdl-testbench-generator
The goal of this project is to develop a py script allowing to parse a given vhdl file and to generate a testbench skeleton.
