"use strict";(self.webpackChunkwener_website=self.webpackChunkwener_website||[]).push([["305503"],{728599:function(e,n,r){r.r(n),r.d(n,{frontMatter:()=>l,toc:()=>a,default:()=>h,metadata:()=>i,assets:()=>o,contentTitle:()=>c});var i=JSON.parse('{"id":"hardware/cpu","title":"Central Processing Unit (CPU) Architectures","description":"Notes on CPU architectures, technologies, and common terminology.","source":"@site/../notes/hardware/cpu.md","sourceDirName":"hardware","slug":"/hardware/cpu","permalink":"/notes/hardware/cpu","draft":false,"unlisted":false,"editUrl":"https://github.com/wenerme/wener/edit/master/notes/../notes/hardware/cpu.md","tags":[{"inline":true,"label":"Hardware","permalink":"/notes/tags/hardware"},{"inline":true,"label":"CPU","permalink":"/notes/tags/cpu"},{"inline":true,"label":"Processor","permalink":"/notes/tags/processor"},{"inline":true,"label":"x86","permalink":"/notes/tags/x-86"},{"inline":true,"label":"ARM","permalink":"/notes/tags/arm"},{"inline":true,"label":"MIPS","permalink":"/notes/tags/mips"}],"version":"current","lastUpdatedBy":"wener","lastUpdatedAt":1767451770000,"frontMatter":{"title":"Central Processing Unit (CPU) Architectures","tags":["Hardware","CPU","Processor","x86","ARM","MIPS"]},"sidebar":"docs","previous":{"title":"RISC-V Awesome","permalink":"/notes/hardware/compute/riscv/awesome"},"next":{"title":"\u663E\u793A\u5668","permalink":"/notes/hardware/display/"}}'),s=r(486106),t=r(917776);let l={title:"Central Processing Unit (CPU) Architectures",tags:["Hardware","CPU","Processor","x86","ARM","MIPS"]},c="Central Processing Unit (CPU) Architectures",o={},a=[{value:"CPU Feature Flags",id:"cpu-feature-flags",level:2},{value:"Processor Series Suffixes (x86)",id:"processor-series-suffixes-x86",level:2},{value:"Laptop / Mobile",id:"laptop--mobile",level:3},{value:"Desktop",id:"desktop",level:3},{value:"AMD Specific",id:"amd-specific",level:3},{value:"Architectures",id:"architectures",level:2},{value:"MIPS (Microprocessor without Interlocked Pipeline Stages)",id:"mips-microprocessor-without-interlocked-pipeline-stages",level:3},{value:"ARM (Advanced RISC Machines)",id:"arm-advanced-risc-machines",level:3},{value:"RISC-V",id:"risc-v",level:3},{value:"Resources",id:"resources",level:2}];function d(e){let n={a:"a",code:"code",h1:"h1",h2:"h2",h3:"h3",header:"header",li:"li",p:"p",strong:"strong",ul:"ul",...(0,t.R)(),...e.components};return(0,s.jsxs)(s.Fragment,{children:[(0,s.jsx)(n.header,{children:(0,s.jsx)(n.h1,{id:"central-processing-unit-cpu-architectures",children:"Central Processing Unit (CPU) Architectures"})}),"\n",(0,s.jsx)(n.p,{children:"Notes on CPU architectures, technologies, and common terminology."}),"\n",(0,s.jsx)(n.h2,{id:"cpu-feature-flags",children:"CPU Feature Flags"}),"\n",(0,s.jsxs)(n.p,{children:["Viewing CPU flags in Linux: ",(0,s.jsx)(n.code,{children:"cat /proc/cpuinfo | grep flags"}),"."]}),"\n",(0,s.jsxs)(n.ul,{children:["\n",(0,s.jsxs)(n.li,{children:[(0,s.jsx)(n.strong,{children:"AES (AES-NI)"}),": Advanced Encryption Standard Instruction Set. Speeds up encryption/decryption."]}),"\n",(0,s.jsxs)(n.li,{children:[(0,s.jsx)(n.strong,{children:"AVX / AVX2 / AVX-512"}),": Advanced Vector Extensions. SIMD (Single Instruction Multiple Data) instructions for parallel processing."]}),"\n",(0,s.jsxs)(n.li,{children:[(0,s.jsx)(n.strong,{children:"VT-x (vmx) / AMD-V (svm)"}),": Hardware virtualization support."]}),"\n",(0,s.jsxs)(n.li,{children:[(0,s.jsx)(n.strong,{children:"SSBD / STIBP / SPECTRE / MELTDOWN"}),": Security-related flags and mitigations."]}),"\n",(0,s.jsx)(n.li,{children:(0,s.jsx)(n.a,{href:"https://unix.stackexchange.com/questions/43539/what-do-the-flags-in-proc-cpuinfo-mean",children:"Detailed explanation of CPU flags (Unix StackExchange)"})}),"\n"]}),"\n",(0,s.jsx)(n.h2,{id:"processor-series-suffixes-x86",children:"Processor Series Suffixes (x86)"}),"\n",(0,s.jsx)(n.p,{children:"Common suffixes found in Intel and AMD processor names:"}),"\n",(0,s.jsx)(n.h3,{id:"laptop--mobile",children:"Laptop / Mobile"}),"\n",(0,s.jsxs)(n.ul,{children:["\n",(0,s.jsxs)(n.li,{children:[(0,s.jsx)(n.strong,{children:"U"}),": Ultra Low Power (e.g., Core i7-1355U). Balanced performance for thin laptops."]}),"\n",(0,s.jsxs)(n.li,{children:[(0,s.jsx)(n.strong,{children:"Y"}),": Extremely Low Power. Often found in fanless tablets."]}),"\n",(0,s.jsxs)(n.li,{children:[(0,s.jsx)(n.strong,{children:"H / HK / HX"}),": High Performance Graphics/Power. Used in gaming laptops and mobile workstations."]}),"\n",(0,s.jsxs)(n.li,{children:[(0,s.jsx)(n.strong,{children:"P"}),": Performance for thin and light laptops (Intel 12th gen onwards)."]}),"\n"]}),"\n",(0,s.jsx)(n.h3,{id:"desktop",children:"Desktop"}),"\n",(0,s.jsxs)(n.ul,{children:["\n",(0,s.jsxs)(n.li,{children:[(0,s.jsx)(n.strong,{children:"K"}),": Unlocked. Allows for overclocking (e.g., Core i9-13900K)."]}),"\n",(0,s.jsxs)(n.li,{children:[(0,s.jsx)(n.strong,{children:"F"}),": No integrated graphics. Requires a dedicated GPU (e.g., i5-13400F)."]}),"\n",(0,s.jsxs)(n.li,{children:[(0,s.jsx)(n.strong,{children:"T"}),": Power-optimized. Lower TDP for compact desktop builds."]}),"\n",(0,s.jsxs)(n.li,{children:[(0,s.jsx)(n.strong,{children:"X / XE"}),": Extreme Edition. High core counts for HEDT (High-End Desktop)."]}),"\n"]}),"\n",(0,s.jsx)(n.h3,{id:"amd-specific",children:"AMD Specific"}),"\n",(0,s.jsxs)(n.ul,{children:["\n",(0,s.jsxs)(n.li,{children:[(0,s.jsx)(n.strong,{children:"G"}),": Includes integrated Radeon graphics (e.g., Ryzen 5 5600G)."]}),"\n",(0,s.jsxs)(n.li,{children:[(0,s.jsx)(n.strong,{children:"X"}),": Higher clock speeds / performance variant."]}),"\n",(0,s.jsxs)(n.li,{children:[(0,s.jsx)(n.strong,{children:"X3D"}),": Includes 3D V-Cache for gaming performance (e.g., Ryzen 7 7800X3D)."]}),"\n"]}),"\n",(0,s.jsx)(n.h2,{id:"architectures",children:"Architectures"}),"\n",(0,s.jsx)(n.h3,{id:"mips-microprocessor-without-interlocked-pipeline-stages",children:"MIPS (Microprocessor without Interlocked Pipeline Stages)"}),"\n",(0,s.jsxs)(n.ul,{children:["\n",(0,s.jsx)(n.li,{children:"Reduced Instruction Set Computer (RISC) ISA."}),"\n",(0,s.jsx)(n.li,{children:"Heavily used in enterprise networking (Cisco), older game consoles (N64, PS1), and low-end IoT."}),"\n",(0,s.jsx)(n.li,{children:(0,s.jsx)(n.a,{href:"https://en.wikipedia.org/wiki/MIPS_architecture",children:"MIPS Architecture (Wikipedia)"})}),"\n"]}),"\n",(0,s.jsx)(n.h3,{id:"arm-advanced-risc-machines",children:"ARM (Advanced RISC Machines)"}),"\n",(0,s.jsxs)(n.ul,{children:["\n",(0,s.jsx)(n.li,{children:"Dominant in mobile and embedded. Moving into server space."}),"\n",(0,s.jsx)(n.li,{children:"Highly power-efficient RISC architecture."}),"\n"]}),"\n",(0,s.jsx)(n.h3,{id:"risc-v",children:"RISC-V"}),"\n",(0,s.jsxs)(n.ul,{children:["\n",(0,s.jsx)(n.li,{children:"Open-source ISA. Gaining rapid adoption in specialized and embedded hardware."}),"\n"]}),"\n",(0,s.jsx)(n.h2,{id:"resources",children:"Resources"}),"\n",(0,s.jsxs)(n.ul,{children:["\n",(0,s.jsx)(n.li,{children:(0,s.jsx)(n.a,{href:"http://www.differencebetween.com/difference-between-mips-and-vs-arm/",children:"MIPS vs ARM Architectures"})}),"\n",(0,s.jsx)(n.li,{children:(0,s.jsx)(n.a,{href:"https://www.intel.com/content/www/us/en/processors/processor-numbers.html",children:"Intel Processor Numbers & Suffixes"})}),"\n",(0,s.jsx)(n.li,{children:(0,s.jsx)(n.a,{href:"https://www.amd.com/en/technologies/ryzen-naming-announcement",children:"AMD Ryzen Model Numbers"})}),"\n"]})]})}function h(e={}){let{wrapper:n}={...(0,t.R)(),...e.components};return n?(0,s.jsx)(n,{...e,children:(0,s.jsx)(d,{...e})}):d(e)}},917776:function(e,n,r){r.d(n,{R:()=>l,x:()=>c});var i=r(7378);let s={},t=i.createContext(s);function l(e){let n=i.useContext(t);return i.useMemo(function(){return"function"==typeof e?e(n):{...n,...e}},[n,e])}function c(e){let n;return n=e.disableParentContext?"function"==typeof e.components?e.components(s):e.components||s:l(e.components),i.createElement(t.Provider,{value:n},e.children)}}}]);