Mar 27, 2024 8:28:33 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Wed Mar 27 08:28:33 CET 2024


Mar 27, 2024 8:28:33 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([ccu8,GLOBAL_CCU80sv0,global],'global_ccu8$1465655520$0'),
reserved([scu,_,gcu,ccu8_global_enable,GLOBAL_CCU80sv0],'global_ccu8$1118816002$0'),
reserved([scu,0,dco,_],'clock_xmc1$01180654739$0'),
reserved([scu,0,ccu,config],'clock_xmc1$031780984$0'),
reserved([ccu8,_,cc8,_],'pwm_ccu8$01113979708$0'),
signal('global_ccu8$1465655520$0',global_signal,'global_ccu8$1465655520$0$global_signal'),
signal('global_ccu8$1465655520$0',clk,'global_ccu8$1465655520$0$clk'),
signal('global_ccu8$1118816002$0',gsc_enable,'global_ccu8$1118816002$0$gsc_enable'),
signal('clock_xmc1$01180654739$0',clkout,'clock_xmc1$01180654739$0$clkout'),
signal('clock_xmc1$031780984$0',frtc,'clock_xmc1$031780984$0$frtc'),
signal('pwm_ccu8$01113979708$0',global_signal,'pwm_ccu8$01113979708$0$global_signal'),
signal('pwm_ccu8$01113979708$0',st,'pwm_ccu8$01113979708$0$st'),
signal('pwm_ccu8$01113979708$0',sta,'pwm_ccu8$01113979708$0$sta'),
signal('pwm_ccu8$01113979708$0',stb,'pwm_ccu8$01113979708$0$stb'),
signal('pwm_ccu8$01113979708$0',out0,'pwm_ccu8$01113979708$0$out0'),
signal('pwm_ccu8$01113979708$0',out1,'pwm_ccu8$01113979708$0$out1'),
signal('pwm_ccu8$01113979708$0',out2,'pwm_ccu8$01113979708$0$out2'),
signal('pwm_ccu8$01113979708$0',out3,'pwm_ccu8$01113979708$0$out3'),
signal('pwm_ccu8$01113979708$0',gp0_unsync,'pwm_ccu8$01113979708$0$gp0_unsync'),
signal('pwm_ccu8$01113979708$0',gp1_unsync,'pwm_ccu8$01113979708$0$gp1_unsync'),
signal('pwm_ccu8$01113979708$0',gp2_unsync,'pwm_ccu8$01113979708$0$gp2_unsync'),
signal('pwm_ccu8$01113979708$0',gp0,'pwm_ccu8$01113979708$0$gp0'),
signal('pwm_ccu8$01113979708$0',gp1,'pwm_ccu8$01113979708$0$gp1'),
signal('pwm_ccu8$01113979708$0',gp2,'pwm_ccu8$01113979708$0$gp2'),
signal('pwm_ccu8$01113979708$0',ps,'pwm_ccu8$01113979708$0$ps'),
signal('pwm_ccu8$01113979708$0',mci0,'pwm_ccu8$01113979708$0$mci0'),
signal('pwm_ccu8$01113979708$0',mci1,'pwm_ccu8$01113979708$0$mci1'),
signal('pwm_ccu8$01113979708$0',mci2,'pwm_ccu8$01113979708$0$mci2'),
signal('pwm_ccu8$01113979708$0',mci3,'pwm_ccu8$01113979708$0$mci3'),
signal('pwm_ccu8$01113979708$0',mcss,'pwm_ccu8$01113979708$0$mcss'),
connected('clock_xmc1$01180654739$0$clkout','clock_xmc1$031780984$0$frtc',1),
connected('global_ccu8$1465655520$0$global_signal','pwm_ccu8$01113979708$0$global_signal',1)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Mar 27, 2024 8:28:33 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 51


Mar 27, 2024 8:28:33 AM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/dco/2, /clock_xmc1$01180654739$0, /scu/0/ccu/config, /clock_xmc1$031780984$0, /scu/0/gcu/ccu8_global_enable/0, /global_ccu8$1118816002$0, /ccu8/0/global, /global_ccu8$1465655520$0, /ccu8/0/cc8/1, /pwm_ccu8$01113979708$0]


Mar 27, 2024 8:28:33 AM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /0, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/1/pad/4/iocr_pcr, /0, /p/1/pad/4/iocr_oe, /0, /p/1/pad/4/hwsel_hw, /0, /p/1/pad/5/iocr_pcr, /0, /p/1/pad/5/iocr_oe, /0, /p/1/pad/5/hwsel_hw, /0, /p/1/pad/6/iocr_pcr, /0, /p/1/pad/6/iocr_oe, /0, /p/1/pad/6/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/3/iocr_pcr, /0, /p/2/pad/3/iocr_oe, /0, /p/2/pad/3/pdisc_pdis, /1, /p/2/pad/4/iocr_pcr, /0, /p/2/pad/4/iocr_oe, /0, /p/2/pad/4/hwsel_hw, /0, /p/2/pad/4/pdisc_pdis, /1, /p/2/pad/5/iocr_pcr, /0, /p/2/pad/5/iocr_oe, /0, /p/2/pad/5/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/1/iocr_pcr, /0, /p/0/pad/1/iocr_oe, /0, /p/0/pad/1/hwsel_hw, /0, /p/0/pad/10/iocr_pcr, /0, /p/0/pad/10/iocr_oe, /0, /p/0/pad/10/hwsel_hw, /0, /p/0/pad/11/iocr_pcr, /0, /p/0/pad/11/iocr_oe, /0, /p/0/pad/11/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/2/iocr_pcr, /0, /p/0/pad/2/iocr_oe, /0, /p/0/pad/2/hwsel_hw, /0, /p/0/pad/3/iocr_pcr, /0, /p/0/pad/3/iocr_oe, /0, /p/0/pad/3/hwsel_hw, /0, /p/0/pad/4/iocr_pcr, /0, /p/0/pad/4/iocr_oe, /0, /p/0/pad/4/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /bccu/0/channel/0/chconfig_dsel, /0, /bccu/0/channel/1/chconfig_dsel, /0, /bccu/0/channel/2/chconfig_dsel, /0, /bccu/0/channel/3/chconfig_dsel, /0, /bccu/0/channel/4/chconfig_dsel, /0, /bccu/0/channel/5/chconfig_dsel, /0, /bccu/0/channel/6/chconfig_dsel, /0, /bccu/0/channel/7/chconfig_dsel, /0, /bccu/0/channel/8/chconfig_dsel, /0, /bccu/0/packer_fifo_event/evier_eien, /0, /bccu/0/packer_fifo_event/evier_fien, /0, /bccu/0/trap/evier_tpien, /0, /bccu/0/trap/globcon_trapis, /0, /bccu/0/trigger/evier_t0ien, /0, /bccu/0/trigger/evier_t1ien, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/global/gctrl_pcis, /0, /ccu8/0/cc8/1/ins_ev1is, /0, /ccu8/0/cc8/1/ins_ev0is, /0, /ccu8/0/cc8/1/ins_ev2is, /0, /ccu8/0/cc8/1/cmc_tce, /0, /ccu8/0/cc8/1/srs_e0sr, /0, /ccu8/0/cc8/1/srs_e1sr, /0, /ccu8/0/cc8/1/srs_e2sr, /0, /ccu8/0/cc8/1/srs_posr, /0, /ccu8/0/cc8/1/srs_cm1sr, /0, /ccu8/0/cc8/1/srs_cm2sr, /0, /ccu8/0/cc8/0/ins_ev1is, /0, /ccu8/0/cc8/0/ins_ev0is, /0, /ccu8/0/cc8/0/ins_ev2is, /0, /ccu8/0/cc8/0/srs_e0sr, /0, /ccu8/0/cc8/0/srs_e1sr, /0, /ccu8/0/cc8/0/srs_e2sr, /0, /ccu8/0/cc8/0/srs_posr, /0, /ccu8/0/cc8/0/srs_cm1sr, /0, /ccu8/0/cc8/0/srs_cm2sr, /0, /ccu8/0/cc8/3/ins_ev1is, /0, /ccu8/0/cc8/3/ins_ev0is, /0, /ccu8/0/cc8/3/ins_ev2is, /0, /ccu8/0/cc8/3/cmc_tce, /0, /ccu8/0/cc8/3/srs_e0sr, /0, /ccu8/0/cc8/3/srs_e1sr, /0, /ccu8/0/cc8/3/srs_e2sr, /0, /ccu8/0/cc8/3/srs_posr, /0, /ccu8/0/cc8/3/srs_cm1sr, /0, /ccu8/0/cc8/3/srs_cm2sr, /0, /ccu8/0/cc8/2/ins_ev1is, /0, /ccu8/0/cc8/2/ins_ev0is, /0, /ccu8/0/cc8/2/ins_ev2is, /0, /ccu8/0/cc8/2/cmc_tce, /0, /ccu8/0/cc8/2/srs_e0sr, /0, /ccu8/0/cc8/2/srs_e1sr, /0, /ccu8/0/cc8/2/srs_e2sr, /0, /ccu8/0/cc8/2/srs_posr, /0, /ccu8/0/cc8/2/srs_cm1sr, /0, /ccu8/0/cc8/2/srs_cm2sr, /0, /ccu8/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /posif/0/posif/hsc_qd/pconf_dsel, /0, /posif/0/posif/hsc_qd/pconf_ewis, /0, /posif/0/posif/hsc_qd/pconf_insel0, /0, /posif/0/posif/hsc_qd/pconf_insel1, /0, /posif/0/posif/hsc_qd/pconf_insel2, /0, /posif/0/posif/hsc_qd/pflge_eche, /0, /posif/0/posif/hsc_qd/pflge_chesel, /0, /posif/0/posif/hsc_qd/pflge_cnte, /0, /posif/0/posif/hsc_qd/pflge_cntsel, /0, /posif/0/posif/hsc_qd/pflge_dire, /0, /posif/0/posif/hsc_qd/pflge_dirsel, /0, /posif/0/posif/hsc_qd/pflge_erre, /0, /posif/0/posif/hsc_qd/pflge_errsel, /0, /posif/0/posif/hsc_qd/pflge_ehie, /0, /posif/0/posif/hsc_qd/pflge_hiesel, /0, /posif/0/posif/hsc_qd/pflge_indxe, /0, /posif/0/posif/hsc_qd/pflge_indsel, /0, /posif/0/posif/hsc_qd/pflge_pclke, /0, /posif/0/posif/hsc_qd/pflge_pclsel, /0, /posif/0/posif/hsc_qd/pflge_ewhe, /0, /posif/0/posif/hsc_qd/pflge_whesel, /0, /posif/0/posif/mcm/pconf_msets, /0, /posif/0/posif/mcm/pconf_msyns, /0, /posif/0/posif/mcm/pflge_emst, /0, /posif/0/posif/mcm/pflge_mstsel, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/emux/0/emuxsel_emuxgrp, /0, /vadc/0/emux/1/emuxsel_emuxgrp, /0, /vadc/0/global_result/globevnp_revnp, /0, /vadc/0/group/0/ch/0/gchctr_iclsel, /0, /vadc/0/group/0/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/0/gchctr_resreg, /0, /vadc/0/group/0/ch/0/galias_alias0, /0, /vadc/0/group/0/ch/1/gchctr_iclsel, /0, /vadc/0/group/0/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/1/gchctr_resreg, /0, /vadc/0/group/0/ch/1/galias_alias1, /0, /vadc/0/group/0/ch/2/gchctr_iclsel, /0, /vadc/0/group/0/ch/2/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/2/gchctr_resreg, /0, /vadc/0/group/0/ch/3/gchctr_iclsel, /0, /vadc/0/group/0/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/3/gchctr_resreg, /0, /vadc/0/group/0/ch/4/gchctr_iclsel, /0, /vadc/0/group/0/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/4/gchctr_resreg, /0, /vadc/0/group/0/ch/5/gchctr_iclsel, /0, /vadc/0/group/0/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/5/gchctr_resreg, /0, /vadc/0/group/0/ch/6/gchctr_iclsel, /0, /vadc/0/group/0/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/6/gchctr_resreg, /0, /vadc/0/group/0/ch/7/gchctr_iclsel, /0, /vadc/0/group/0/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/7/gchctr_resreg, /0, /vadc/0/group/0/queue/gqctrl0_xtsel, /0, /vadc/0/group/0/queue/gqctrl0_gtsel, /0, /vadc/0/group/0/queue/gsevnp_sev0np, /0, /vadc/0/group/0/result/10/grevnp_revnp, /0, /vadc/0/group/0/result/11/grevnp_revnp, /0, /vadc/0/group/0/result/12/grevnp_revnp, /0, /vadc/0/group/0/result/13/grevnp_revnp, /0, /vadc/0/group/0/result/14/grevnp_revnp, /0, /vadc/0/group/0/result/4/grevnp_revnp, /0, /vadc/0/group/0/result/5/grevnp_revnp, /0, /vadc/0/group/0/result/6/grevnp_revnp, /0, /vadc/0/group/0/result/8/grevnp_revnp, /0, /vadc/0/group/0/result/9/grevnp_revnp, /0, /vadc/0/group/0/result_adv/0/grevnp_revnp, /0, /vadc/0/group/0/result_adv/1/grevnp_revnp, /0, /vadc/0/group/0/result_adv/2/grevnp_revnp, /0, /vadc/0/group/0/result_adv/3/grevnp_revnp, /0, /vadc/0/group/0/result_filter/15/grevnp_revnp, /0, /vadc/0/group/0/result_filter/7/grevnp_revnp, /0, /vadc/0/group/0/scan/gasctrl_xtsel, /0, /vadc/0/group/0/scan/gasctrl_gtsel, /0, /vadc/0/group/0/scan/gsevnp_sev1np, /0, /vadc/0/group/0/sync/gsynctr_stsel, /0, /vadc/0/group/0/sync/gsynctr_evalr1, /0, /vadc/0/group/0/sync/gsynctr_evalr2, /0, /vadc/0/group/0/sync/gsynctr_evalr3, /0, /vadc/0/group/1/ch/0/gchctr_iclsel, /0, /vadc/0/group/1/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/0/gchctr_resreg, /0, /vadc/0/group/1/ch/0/galias_alias0, /0, /vadc/0/group/1/ch/1/gchctr_iclsel, /0, /vadc/0/group/1/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/1/gchctr_resreg, /0, /vadc/0/group/1/ch/1/galias_alias1, /0, /vadc/0/group/1/ch/2/gchctr_iclsel, /0, /vadc/0/group/1/ch/2/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/2/gchctr_resreg, /0, /vadc/0/group/1/ch/3/gchctr_iclsel, /0, /vadc/0/group/1/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/3/gchctr_resreg, /0, /vadc/0/group/1/ch/4/gchctr_iclsel, /0, /vadc/0/group/1/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/4/gchctr_resreg, /0, /vadc/0/group/1/ch/5/gchctr_iclsel, /0, /vadc/0/group/1/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/5/gchctr_resreg, /0, /vadc/0/group/1/ch/6/gchctr_iclsel, /0, /vadc/0/group/1/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/6/gchctr_resreg, /0, /vadc/0/group/1/ch/7/gchctr_iclsel, /0, /vadc/0/group/1/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/7/gchctr_resreg, /0, /vadc/0/group/1/queue/gqctrl0_xtsel, /0, /vadc/0/group/1/queue/gqctrl0_gtsel, /0, /vadc/0/group/1/queue/gsevnp_sev0np, /0, /vadc/0/group/1/result/10/grevnp_revnp, /0, /vadc/0/group/1/result/11/grevnp_revnp, /0, /vadc/0/group/1/result/12/grevnp_revnp, /0, /vadc/0/group/1/result/13/grevnp_revnp, /0, /vadc/0/group/1/result/14/grevnp_revnp, /0, /vadc/0/group/1/result/4/grevnp_revnp, /0, /vadc/0/group/1/result/5/grevnp_revnp, /0, /vadc/0/group/1/result/6/grevnp_revnp, /0, /vadc/0/group/1/result/8/grevnp_revnp, /0, /vadc/0/group/1/result/9/grevnp_revnp, /0, /vadc/0/group/1/result_adv/0/grevnp_revnp, /0, /vadc/0/group/1/result_adv/1/grevnp_revnp, /0, /vadc/0/group/1/result_adv/2/grevnp_revnp, /0, /vadc/0/group/1/result_adv/3/grevnp_revnp, /0, /vadc/0/group/1/result_filter/15/grevnp_revnp, /0, /vadc/0/group/1/result_filter/7/grevnp_revnp, /0, /vadc/0/group/1/scan/gasctrl_xtsel, /0, /vadc/0/group/1/scan/gasctrl_gtsel, /0, /vadc/0/group/1/scan/gsevnp_sev1np, /0, /vadc/0/group/1/sync/gsynctr_stsel, /0, /vadc/0/group/1/sync/gsynctr_evalr1, /0, /vadc/0/group/1/sync/gsynctr_evalr2, /0, /vadc/0/group/1/sync/gsynctr_evalr3, /0]


Mar 27, 2024 8:29:08 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Wed Mar 27 08:29:08 CET 2024


Mar 27, 2024 8:29:08 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([ccu8,GLOBAL_CCU80sv0,global],'global_ccu8$1465655520$0'),
reserved([scu,_,gcu,ccu8_global_enable,GLOBAL_CCU80sv0],'global_ccu8$1118816002$0'),
reserved([scu,0,dco,_],'clock_xmc1$01180654739$0'),
reserved([scu,0,ccu,config],'clock_xmc1$031780984$0'),
reserved([ccu8,_,cc8,_],'pwm_ccu8$01113979708$0'),
reserved([p,_,pad,_],'pwm_ccu8$1493401886$0'),
reserved([devicepackage,0,_],'pwm_ccu8$0353352492$0'),
signal('global_ccu8$1465655520$0',global_signal,'global_ccu8$1465655520$0$global_signal'),
signal('global_ccu8$1465655520$0',clk,'global_ccu8$1465655520$0$clk'),
signal('global_ccu8$1118816002$0',gsc_enable,'global_ccu8$1118816002$0$gsc_enable'),
signal('clock_xmc1$01180654739$0',clkout,'clock_xmc1$01180654739$0$clkout'),
signal('clock_xmc1$031780984$0',frtc,'clock_xmc1$031780984$0$frtc'),
signal('pwm_ccu8$01113979708$0',global_signal,'pwm_ccu8$01113979708$0$global_signal'),
signal('pwm_ccu8$01113979708$0',st,'pwm_ccu8$01113979708$0$st'),
signal('pwm_ccu8$01113979708$0',sta,'pwm_ccu8$01113979708$0$sta'),
signal('pwm_ccu8$01113979708$0',stb,'pwm_ccu8$01113979708$0$stb'),
signal('pwm_ccu8$01113979708$0',out0,'pwm_ccu8$01113979708$0$out0'),
signal('pwm_ccu8$01113979708$0',out1,'pwm_ccu8$01113979708$0$out1'),
signal('pwm_ccu8$01113979708$0',out2,'pwm_ccu8$01113979708$0$out2'),
signal('pwm_ccu8$01113979708$0',out3,'pwm_ccu8$01113979708$0$out3'),
signal('pwm_ccu8$01113979708$0',gp0_unsync,'pwm_ccu8$01113979708$0$gp0_unsync'),
signal('pwm_ccu8$01113979708$0',gp1_unsync,'pwm_ccu8$01113979708$0$gp1_unsync'),
signal('pwm_ccu8$01113979708$0',gp2_unsync,'pwm_ccu8$01113979708$0$gp2_unsync'),
signal('pwm_ccu8$01113979708$0',gp0,'pwm_ccu8$01113979708$0$gp0'),
signal('pwm_ccu8$01113979708$0',gp1,'pwm_ccu8$01113979708$0$gp1'),
signal('pwm_ccu8$01113979708$0',gp2,'pwm_ccu8$01113979708$0$gp2'),
signal('pwm_ccu8$01113979708$0',ps,'pwm_ccu8$01113979708$0$ps'),
signal('pwm_ccu8$01113979708$0',mci0,'pwm_ccu8$01113979708$0$mci0'),
signal('pwm_ccu8$01113979708$0',mci1,'pwm_ccu8$01113979708$0$mci1'),
signal('pwm_ccu8$01113979708$0',mci2,'pwm_ccu8$01113979708$0$mci2'),
signal('pwm_ccu8$01113979708$0',mci3,'pwm_ccu8$01113979708$0$mci3'),
signal('pwm_ccu8$01113979708$0',mcss,'pwm_ccu8$01113979708$0$mcss'),
signal('pwm_ccu8$1493401886$0',pad,'pwm_ccu8$1493401886$0$pad'),
signal('pwm_ccu8$0353352492$0',pin,'pwm_ccu8$0353352492$0$pin'),
connected('clock_xmc1$01180654739$0$clkout','clock_xmc1$031780984$0$frtc',1),
connected('global_ccu8$1465655520$0$global_signal','pwm_ccu8$01113979708$0$global_signal',1),
connected('pwm_ccu8$0353352492$0$pin','pwm_ccu8$1493401886$0$pad',1),
connected('pwm_ccu8$01113979708$0$out0','pwm_ccu8$1493401886$0$pad',1),
connected('pwm_ccu8$1493401886$0$pad','pwm_ccu8$0353352492$0$pin',1)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Mar 27, 2024 8:29:08 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 50


Mar 27, 2024 8:29:08 AM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/dco/2, /clock_xmc1$01180654739$0, /scu/0/ccu/config, /clock_xmc1$031780984$0, /scu/0/gcu/ccu8_global_enable/0, /global_ccu8$1118816002$0, /ccu8/0/global, /global_ccu8$1465655520$0, /ccu8/0/cc8/1, /pwm_ccu8$01113979708$0, /devicepackage/0/20, /pwm_ccu8$0353352492$0, /p/1/pad/2, /pwm_ccu8$1493401886$0]


Mar 27, 2024 8:29:08 AM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /0, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /5, /p/1/pad/2/iocr_oe, /1, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/1/pad/4/iocr_pcr, /0, /p/1/pad/4/iocr_oe, /0, /p/1/pad/4/hwsel_hw, /0, /p/1/pad/5/iocr_pcr, /0, /p/1/pad/5/iocr_oe, /0, /p/1/pad/5/hwsel_hw, /0, /p/1/pad/6/iocr_pcr, /0, /p/1/pad/6/iocr_oe, /0, /p/1/pad/6/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/3/iocr_pcr, /0, /p/2/pad/3/iocr_oe, /0, /p/2/pad/3/pdisc_pdis, /1, /p/2/pad/4/iocr_pcr, /0, /p/2/pad/4/iocr_oe, /0, /p/2/pad/4/hwsel_hw, /0, /p/2/pad/4/pdisc_pdis, /1, /p/2/pad/5/iocr_pcr, /0, /p/2/pad/5/iocr_oe, /0, /p/2/pad/5/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/1/iocr_pcr, /0, /p/0/pad/1/iocr_oe, /0, /p/0/pad/1/hwsel_hw, /0, /p/0/pad/10/iocr_pcr, /0, /p/0/pad/10/iocr_oe, /0, /p/0/pad/10/hwsel_hw, /0, /p/0/pad/11/iocr_pcr, /0, /p/0/pad/11/iocr_oe, /0, /p/0/pad/11/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/2/iocr_pcr, /0, /p/0/pad/2/iocr_oe, /0, /p/0/pad/2/hwsel_hw, /0, /p/0/pad/3/iocr_pcr, /0, /p/0/pad/3/iocr_oe, /0, /p/0/pad/3/hwsel_hw, /0, /p/0/pad/4/iocr_pcr, /0, /p/0/pad/4/iocr_oe, /0, /p/0/pad/4/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /bccu/0/channel/0/chconfig_dsel, /0, /bccu/0/channel/1/chconfig_dsel, /0, /bccu/0/channel/2/chconfig_dsel, /0, /bccu/0/channel/3/chconfig_dsel, /0, /bccu/0/channel/4/chconfig_dsel, /0, /bccu/0/channel/5/chconfig_dsel, /0, /bccu/0/channel/6/chconfig_dsel, /0, /bccu/0/channel/7/chconfig_dsel, /0, /bccu/0/channel/8/chconfig_dsel, /0, /bccu/0/packer_fifo_event/evier_eien, /0, /bccu/0/packer_fifo_event/evier_fien, /0, /bccu/0/trap/evier_tpien, /0, /bccu/0/trap/globcon_trapis, /0, /bccu/0/trigger/evier_t0ien, /0, /bccu/0/trigger/evier_t1ien, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/global/gctrl_pcis, /0, /ccu8/0/cc8/1/ins_ev1is, /0, /ccu8/0/cc8/1/ins_ev0is, /0, /ccu8/0/cc8/1/ins_ev2is, /0, /ccu8/0/cc8/1/cmc_tce, /0, /ccu8/0/cc8/1/srs_e0sr, /0, /ccu8/0/cc8/1/srs_e1sr, /0, /ccu8/0/cc8/1/srs_e2sr, /0, /ccu8/0/cc8/1/srs_posr, /0, /ccu8/0/cc8/1/srs_cm1sr, /0, /ccu8/0/cc8/1/srs_cm2sr, /0, /ccu8/0/cc8/0/ins_ev1is, /0, /ccu8/0/cc8/0/ins_ev0is, /0, /ccu8/0/cc8/0/ins_ev2is, /0, /ccu8/0/cc8/0/srs_e0sr, /0, /ccu8/0/cc8/0/srs_e1sr, /0, /ccu8/0/cc8/0/srs_e2sr, /0, /ccu8/0/cc8/0/srs_posr, /0, /ccu8/0/cc8/0/srs_cm1sr, /0, /ccu8/0/cc8/0/srs_cm2sr, /0, /ccu8/0/cc8/3/ins_ev1is, /0, /ccu8/0/cc8/3/ins_ev0is, /0, /ccu8/0/cc8/3/ins_ev2is, /0, /ccu8/0/cc8/3/cmc_tce, /0, /ccu8/0/cc8/3/srs_e0sr, /0, /ccu8/0/cc8/3/srs_e1sr, /0, /ccu8/0/cc8/3/srs_e2sr, /0, /ccu8/0/cc8/3/srs_posr, /0, /ccu8/0/cc8/3/srs_cm1sr, /0, /ccu8/0/cc8/3/srs_cm2sr, /0, /ccu8/0/cc8/2/ins_ev1is, /0, /ccu8/0/cc8/2/ins_ev0is, /0, /ccu8/0/cc8/2/ins_ev2is, /0, /ccu8/0/cc8/2/cmc_tce, /0, /ccu8/0/cc8/2/srs_e0sr, /0, /ccu8/0/cc8/2/srs_e1sr, /0, /ccu8/0/cc8/2/srs_e2sr, /0, /ccu8/0/cc8/2/srs_posr, /0, /ccu8/0/cc8/2/srs_cm1sr, /0, /ccu8/0/cc8/2/srs_cm2sr, /0, /ccu8/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /posif/0/posif/hsc_qd/pconf_dsel, /0, /posif/0/posif/hsc_qd/pconf_ewis, /0, /posif/0/posif/hsc_qd/pconf_insel0, /0, /posif/0/posif/hsc_qd/pconf_insel1, /0, /posif/0/posif/hsc_qd/pconf_insel2, /0, /posif/0/posif/hsc_qd/pflge_eche, /0, /posif/0/posif/hsc_qd/pflge_chesel, /0, /posif/0/posif/hsc_qd/pflge_cnte, /0, /posif/0/posif/hsc_qd/pflge_cntsel, /0, /posif/0/posif/hsc_qd/pflge_dire, /0, /posif/0/posif/hsc_qd/pflge_dirsel, /0, /posif/0/posif/hsc_qd/pflge_erre, /0, /posif/0/posif/hsc_qd/pflge_errsel, /0, /posif/0/posif/hsc_qd/pflge_ehie, /0, /posif/0/posif/hsc_qd/pflge_hiesel, /0, /posif/0/posif/hsc_qd/pflge_indxe, /0, /posif/0/posif/hsc_qd/pflge_indsel, /0, /posif/0/posif/hsc_qd/pflge_pclke, /0, /posif/0/posif/hsc_qd/pflge_pclsel, /0, /posif/0/posif/hsc_qd/pflge_ewhe, /0, /posif/0/posif/hsc_qd/pflge_whesel, /0, /posif/0/posif/mcm/pconf_msets, /0, /posif/0/posif/mcm/pconf_msyns, /0, /posif/0/posif/mcm/pflge_emst, /0, /posif/0/posif/mcm/pflge_mstsel, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/emux/0/emuxsel_emuxgrp, /0, /vadc/0/emux/1/emuxsel_emuxgrp, /0, /vadc/0/global_result/globevnp_revnp, /0, /vadc/0/group/0/ch/0/gchctr_iclsel, /0, /vadc/0/group/0/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/0/gchctr_resreg, /0, /vadc/0/group/0/ch/0/galias_alias0, /0, /vadc/0/group/0/ch/1/gchctr_iclsel, /0, /vadc/0/group/0/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/1/gchctr_resreg, /0, /vadc/0/group/0/ch/1/galias_alias1, /0, /vadc/0/group/0/ch/2/gchctr_iclsel, /0, /vadc/0/group/0/ch/2/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/2/gchctr_resreg, /0, /vadc/0/group/0/ch/3/gchctr_iclsel, /0, /vadc/0/group/0/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/3/gchctr_resreg, /0, /vadc/0/group/0/ch/4/gchctr_iclsel, /0, /vadc/0/group/0/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/4/gchctr_resreg, /0, /vadc/0/group/0/ch/5/gchctr_iclsel, /0, /vadc/0/group/0/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/5/gchctr_resreg, /0, /vadc/0/group/0/ch/6/gchctr_iclsel, /0, /vadc/0/group/0/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/6/gchctr_resreg, /0, /vadc/0/group/0/ch/7/gchctr_iclsel, /0, /vadc/0/group/0/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/7/gchctr_resreg, /0, /vadc/0/group/0/queue/gqctrl0_xtsel, /0, /vadc/0/group/0/queue/gqctrl0_gtsel, /0, /vadc/0/group/0/queue/gsevnp_sev0np, /0, /vadc/0/group/0/result/10/grevnp_revnp, /0, /vadc/0/group/0/result/11/grevnp_revnp, /0, /vadc/0/group/0/result/12/grevnp_revnp, /0, /vadc/0/group/0/result/13/grevnp_revnp, /0, /vadc/0/group/0/result/14/grevnp_revnp, /0, /vadc/0/group/0/result/4/grevnp_revnp, /0, /vadc/0/group/0/result/5/grevnp_revnp, /0, /vadc/0/group/0/result/6/grevnp_revnp, /0, /vadc/0/group/0/result/8/grevnp_revnp, /0, /vadc/0/group/0/result/9/grevnp_revnp, /0, /vadc/0/group/0/result_adv/0/grevnp_revnp, /0, /vadc/0/group/0/result_adv/1/grevnp_revnp, /0, /vadc/0/group/0/result_adv/2/grevnp_revnp, /0, /vadc/0/group/0/result_adv/3/grevnp_revnp, /0, /vadc/0/group/0/result_filter/15/grevnp_revnp, /0, /vadc/0/group/0/result_filter/7/grevnp_revnp, /0, /vadc/0/group/0/scan/gasctrl_xtsel, /0, /vadc/0/group/0/scan/gasctrl_gtsel, /0, /vadc/0/group/0/scan/gsevnp_sev1np, /0, /vadc/0/group/0/sync/gsynctr_stsel, /0, /vadc/0/group/0/sync/gsynctr_evalr1, /0, /vadc/0/group/0/sync/gsynctr_evalr2, /0, /vadc/0/group/0/sync/gsynctr_evalr3, /0, /vadc/0/group/1/ch/0/gchctr_iclsel, /0, /vadc/0/group/1/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/0/gchctr_resreg, /0, /vadc/0/group/1/ch/0/galias_alias0, /0, /vadc/0/group/1/ch/1/gchctr_iclsel, /0, /vadc/0/group/1/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/1/gchctr_resreg, /0, /vadc/0/group/1/ch/1/galias_alias1, /0, /vadc/0/group/1/ch/2/gchctr_iclsel, /0, /vadc/0/group/1/ch/2/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/2/gchctr_resreg, /0, /vadc/0/group/1/ch/3/gchctr_iclsel, /0, /vadc/0/group/1/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/3/gchctr_resreg, /0, /vadc/0/group/1/ch/4/gchctr_iclsel, /0, /vadc/0/group/1/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/4/gchctr_resreg, /0, /vadc/0/group/1/ch/5/gchctr_iclsel, /0, /vadc/0/group/1/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/5/gchctr_resreg, /0, /vadc/0/group/1/ch/6/gchctr_iclsel, /0, /vadc/0/group/1/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/6/gchctr_resreg, /0, /vadc/0/group/1/ch/7/gchctr_iclsel, /0, /vadc/0/group/1/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/7/gchctr_resreg, /0, /vadc/0/group/1/queue/gqctrl0_xtsel, /0, /vadc/0/group/1/queue/gqctrl0_gtsel, /0, /vadc/0/group/1/queue/gsevnp_sev0np, /0, /vadc/0/group/1/result/10/grevnp_revnp, /0, /vadc/0/group/1/result/11/grevnp_revnp, /0, /vadc/0/group/1/result/12/grevnp_revnp, /0, /vadc/0/group/1/result/13/grevnp_revnp, /0, /vadc/0/group/1/result/14/grevnp_revnp, /0, /vadc/0/group/1/result/4/grevnp_revnp, /0, /vadc/0/group/1/result/5/grevnp_revnp, /0, /vadc/0/group/1/result/6/grevnp_revnp, /0, /vadc/0/group/1/result/8/grevnp_revnp, /0, /vadc/0/group/1/result/9/grevnp_revnp, /0, /vadc/0/group/1/result_adv/0/grevnp_revnp, /0, /vadc/0/group/1/result_adv/1/grevnp_revnp, /0, /vadc/0/group/1/result_adv/2/grevnp_revnp, /0, /vadc/0/group/1/result_adv/3/grevnp_revnp, /0, /vadc/0/group/1/result_filter/15/grevnp_revnp, /0, /vadc/0/group/1/result_filter/7/grevnp_revnp, /0, /vadc/0/group/1/scan/gasctrl_xtsel, /0, /vadc/0/group/1/scan/gasctrl_gtsel, /0, /vadc/0/group/1/scan/gsevnp_sev1np, /0, /vadc/0/group/1/sync/gsynctr_stsel, /0, /vadc/0/group/1/sync/gsynctr_evalr1, /0, /vadc/0/group/1/sync/gsynctr_evalr2, /0, /vadc/0/group/1/sync/gsynctr_evalr3, /0]


Mar 27, 2024 8:29:10 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Wed Mar 27 08:29:10 CET 2024


Mar 27, 2024 8:29:10 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([ccu8,GLOBAL_CCU80sv0,global],'global_ccu8$1465655520$0'),
reserved([scu,_,gcu,ccu8_global_enable,GLOBAL_CCU80sv0],'global_ccu8$1118816002$0'),
reserved([scu,0,dco,_],'clock_xmc1$01180654739$0'),
reserved([scu,0,ccu,config],'clock_xmc1$031780984$0'),
reserved([ccu8,_,cc8,_],'pwm_ccu8$01113979708$0'),
reserved([p,_,pad,_],'pwm_ccu8$1493401886$0'),
reserved([p,_,pad,_],'pwm_ccu8$1493401887$0'),
reserved([devicepackage,0,_],'pwm_ccu8$0353352492$0'),
reserved([devicepackage,0,_],'pwm_ccu8$0353352491$0'),
signal('global_ccu8$1465655520$0',global_signal,'global_ccu8$1465655520$0$global_signal'),
signal('global_ccu8$1465655520$0',clk,'global_ccu8$1465655520$0$clk'),
signal('global_ccu8$1118816002$0',gsc_enable,'global_ccu8$1118816002$0$gsc_enable'),
signal('clock_xmc1$01180654739$0',clkout,'clock_xmc1$01180654739$0$clkout'),
signal('clock_xmc1$031780984$0',frtc,'clock_xmc1$031780984$0$frtc'),
signal('pwm_ccu8$01113979708$0',global_signal,'pwm_ccu8$01113979708$0$global_signal'),
signal('pwm_ccu8$01113979708$0',st,'pwm_ccu8$01113979708$0$st'),
signal('pwm_ccu8$01113979708$0',sta,'pwm_ccu8$01113979708$0$sta'),
signal('pwm_ccu8$01113979708$0',stb,'pwm_ccu8$01113979708$0$stb'),
signal('pwm_ccu8$01113979708$0',out0,'pwm_ccu8$01113979708$0$out0'),
signal('pwm_ccu8$01113979708$0',out1,'pwm_ccu8$01113979708$0$out1'),
signal('pwm_ccu8$01113979708$0',out2,'pwm_ccu8$01113979708$0$out2'),
signal('pwm_ccu8$01113979708$0',out3,'pwm_ccu8$01113979708$0$out3'),
signal('pwm_ccu8$01113979708$0',gp0_unsync,'pwm_ccu8$01113979708$0$gp0_unsync'),
signal('pwm_ccu8$01113979708$0',gp1_unsync,'pwm_ccu8$01113979708$0$gp1_unsync'),
signal('pwm_ccu8$01113979708$0',gp2_unsync,'pwm_ccu8$01113979708$0$gp2_unsync'),
signal('pwm_ccu8$01113979708$0',gp0,'pwm_ccu8$01113979708$0$gp0'),
signal('pwm_ccu8$01113979708$0',gp1,'pwm_ccu8$01113979708$0$gp1'),
signal('pwm_ccu8$01113979708$0',gp2,'pwm_ccu8$01113979708$0$gp2'),
signal('pwm_ccu8$01113979708$0',ps,'pwm_ccu8$01113979708$0$ps'),
signal('pwm_ccu8$01113979708$0',mci0,'pwm_ccu8$01113979708$0$mci0'),
signal('pwm_ccu8$01113979708$0',mci1,'pwm_ccu8$01113979708$0$mci1'),
signal('pwm_ccu8$01113979708$0',mci2,'pwm_ccu8$01113979708$0$mci2'),
signal('pwm_ccu8$01113979708$0',mci3,'pwm_ccu8$01113979708$0$mci3'),
signal('pwm_ccu8$01113979708$0',mcss,'pwm_ccu8$01113979708$0$mcss'),
signal('pwm_ccu8$1493401886$0',pad,'pwm_ccu8$1493401886$0$pad'),
signal('pwm_ccu8$1493401887$0',pad,'pwm_ccu8$1493401887$0$pad'),
signal('pwm_ccu8$0353352492$0',pin,'pwm_ccu8$0353352492$0$pin'),
signal('pwm_ccu8$0353352491$0',pin,'pwm_ccu8$0353352491$0$pin'),
connected('clock_xmc1$01180654739$0$clkout','clock_xmc1$031780984$0$frtc',1),
connected('global_ccu8$1465655520$0$global_signal','pwm_ccu8$01113979708$0$global_signal',1),
connected('pwm_ccu8$0353352492$0$pin','pwm_ccu8$1493401886$0$pad',1),
connected('pwm_ccu8$0353352491$0$pin','pwm_ccu8$1493401887$0$pad',1),
connected('pwm_ccu8$01113979708$0$out0','pwm_ccu8$1493401886$0$pad',1),
connected('pwm_ccu8$01113979708$0$out1','pwm_ccu8$1493401887$0$pad',1),
connected('pwm_ccu8$1493401886$0$pad','pwm_ccu8$0353352492$0$pin',1),
connected('pwm_ccu8$1493401887$0$pad','pwm_ccu8$0353352491$0$pin',1)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Mar 27, 2024 8:29:10 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 59


Mar 27, 2024 8:29:10 AM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/dco/2, /clock_xmc1$01180654739$0, /scu/0/ccu/config, /clock_xmc1$031780984$0, /scu/0/gcu/ccu8_global_enable/0, /global_ccu8$1118816002$0, /ccu8/0/global, /global_ccu8$1465655520$0, /ccu8/0/cc8/1, /pwm_ccu8$01113979708$0, /devicepackage/0/19, /pwm_ccu8$0353352491$0, /devicepackage/0/20, /pwm_ccu8$0353352492$0, /p/1/pad/2, /pwm_ccu8$1493401886$0, /p/1/pad/3, /pwm_ccu8$1493401887$0]


Mar 27, 2024 8:29:10 AM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /0, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /5, /p/1/pad/2/iocr_oe, /1, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /5, /p/1/pad/3/iocr_oe, /1, /p/1/pad/3/hwsel_hw, /0, /p/1/pad/4/iocr_pcr, /0, /p/1/pad/4/iocr_oe, /0, /p/1/pad/4/hwsel_hw, /0, /p/1/pad/5/iocr_pcr, /0, /p/1/pad/5/iocr_oe, /0, /p/1/pad/5/hwsel_hw, /0, /p/1/pad/6/iocr_pcr, /0, /p/1/pad/6/iocr_oe, /0, /p/1/pad/6/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/3/iocr_pcr, /0, /p/2/pad/3/iocr_oe, /0, /p/2/pad/3/pdisc_pdis, /1, /p/2/pad/4/iocr_pcr, /0, /p/2/pad/4/iocr_oe, /0, /p/2/pad/4/hwsel_hw, /0, /p/2/pad/4/pdisc_pdis, /1, /p/2/pad/5/iocr_pcr, /0, /p/2/pad/5/iocr_oe, /0, /p/2/pad/5/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/1/iocr_pcr, /0, /p/0/pad/1/iocr_oe, /0, /p/0/pad/1/hwsel_hw, /0, /p/0/pad/10/iocr_pcr, /0, /p/0/pad/10/iocr_oe, /0, /p/0/pad/10/hwsel_hw, /0, /p/0/pad/11/iocr_pcr, /0, /p/0/pad/11/iocr_oe, /0, /p/0/pad/11/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/2/iocr_pcr, /0, /p/0/pad/2/iocr_oe, /0, /p/0/pad/2/hwsel_hw, /0, /p/0/pad/3/iocr_pcr, /0, /p/0/pad/3/iocr_oe, /0, /p/0/pad/3/hwsel_hw, /0, /p/0/pad/4/iocr_pcr, /0, /p/0/pad/4/iocr_oe, /0, /p/0/pad/4/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /bccu/0/channel/0/chconfig_dsel, /0, /bccu/0/channel/1/chconfig_dsel, /0, /bccu/0/channel/2/chconfig_dsel, /0, /bccu/0/channel/3/chconfig_dsel, /0, /bccu/0/channel/4/chconfig_dsel, /0, /bccu/0/channel/5/chconfig_dsel, /0, /bccu/0/channel/6/chconfig_dsel, /0, /bccu/0/channel/7/chconfig_dsel, /0, /bccu/0/channel/8/chconfig_dsel, /0, /bccu/0/packer_fifo_event/evier_eien, /0, /bccu/0/packer_fifo_event/evier_fien, /0, /bccu/0/trap/evier_tpien, /0, /bccu/0/trap/globcon_trapis, /0, /bccu/0/trigger/evier_t0ien, /0, /bccu/0/trigger/evier_t1ien, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/global/gctrl_pcis, /0, /ccu8/0/cc8/1/ins_ev1is, /0, /ccu8/0/cc8/1/ins_ev0is, /0, /ccu8/0/cc8/1/ins_ev2is, /0, /ccu8/0/cc8/1/cmc_tce, /0, /ccu8/0/cc8/1/srs_e0sr, /0, /ccu8/0/cc8/1/srs_e1sr, /0, /ccu8/0/cc8/1/srs_e2sr, /0, /ccu8/0/cc8/1/srs_posr, /0, /ccu8/0/cc8/1/srs_cm1sr, /0, /ccu8/0/cc8/1/srs_cm2sr, /0, /ccu8/0/cc8/0/ins_ev1is, /0, /ccu8/0/cc8/0/ins_ev0is, /0, /ccu8/0/cc8/0/ins_ev2is, /0, /ccu8/0/cc8/0/srs_e0sr, /0, /ccu8/0/cc8/0/srs_e1sr, /0, /ccu8/0/cc8/0/srs_e2sr, /0, /ccu8/0/cc8/0/srs_posr, /0, /ccu8/0/cc8/0/srs_cm1sr, /0, /ccu8/0/cc8/0/srs_cm2sr, /0, /ccu8/0/cc8/3/ins_ev1is, /0, /ccu8/0/cc8/3/ins_ev0is, /0, /ccu8/0/cc8/3/ins_ev2is, /0, /ccu8/0/cc8/3/cmc_tce, /0, /ccu8/0/cc8/3/srs_e0sr, /0, /ccu8/0/cc8/3/srs_e1sr, /0, /ccu8/0/cc8/3/srs_e2sr, /0, /ccu8/0/cc8/3/srs_posr, /0, /ccu8/0/cc8/3/srs_cm1sr, /0, /ccu8/0/cc8/3/srs_cm2sr, /0, /ccu8/0/cc8/2/ins_ev1is, /0, /ccu8/0/cc8/2/ins_ev0is, /0, /ccu8/0/cc8/2/ins_ev2is, /0, /ccu8/0/cc8/2/cmc_tce, /0, /ccu8/0/cc8/2/srs_e0sr, /0, /ccu8/0/cc8/2/srs_e1sr, /0, /ccu8/0/cc8/2/srs_e2sr, /0, /ccu8/0/cc8/2/srs_posr, /0, /ccu8/0/cc8/2/srs_cm1sr, /0, /ccu8/0/cc8/2/srs_cm2sr, /0, /ccu8/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /posif/0/posif/hsc_qd/pconf_dsel, /0, /posif/0/posif/hsc_qd/pconf_ewis, /0, /posif/0/posif/hsc_qd/pconf_insel0, /0, /posif/0/posif/hsc_qd/pconf_insel1, /0, /posif/0/posif/hsc_qd/pconf_insel2, /0, /posif/0/posif/hsc_qd/pflge_eche, /0, /posif/0/posif/hsc_qd/pflge_chesel, /0, /posif/0/posif/hsc_qd/pflge_cnte, /0, /posif/0/posif/hsc_qd/pflge_cntsel, /0, /posif/0/posif/hsc_qd/pflge_dire, /0, /posif/0/posif/hsc_qd/pflge_dirsel, /0, /posif/0/posif/hsc_qd/pflge_erre, /0, /posif/0/posif/hsc_qd/pflge_errsel, /0, /posif/0/posif/hsc_qd/pflge_ehie, /0, /posif/0/posif/hsc_qd/pflge_hiesel, /0, /posif/0/posif/hsc_qd/pflge_indxe, /0, /posif/0/posif/hsc_qd/pflge_indsel, /0, /posif/0/posif/hsc_qd/pflge_pclke, /0, /posif/0/posif/hsc_qd/pflge_pclsel, /0, /posif/0/posif/hsc_qd/pflge_ewhe, /0, /posif/0/posif/hsc_qd/pflge_whesel, /0, /posif/0/posif/mcm/pconf_msets, /0, /posif/0/posif/mcm/pconf_msyns, /0, /posif/0/posif/mcm/pflge_emst, /0, /posif/0/posif/mcm/pflge_mstsel, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/emux/0/emuxsel_emuxgrp, /0, /vadc/0/emux/1/emuxsel_emuxgrp, /0, /vadc/0/global_result/globevnp_revnp, /0, /vadc/0/group/0/ch/0/gchctr_iclsel, /0, /vadc/0/group/0/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/0/gchctr_resreg, /0, /vadc/0/group/0/ch/0/galias_alias0, /0, /vadc/0/group/0/ch/1/gchctr_iclsel, /0, /vadc/0/group/0/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/1/gchctr_resreg, /0, /vadc/0/group/0/ch/1/galias_alias1, /0, /vadc/0/group/0/ch/2/gchctr_iclsel, /0, /vadc/0/group/0/ch/2/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/2/gchctr_resreg, /0, /vadc/0/group/0/ch/3/gchctr_iclsel, /0, /vadc/0/group/0/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/3/gchctr_resreg, /0, /vadc/0/group/0/ch/4/gchctr_iclsel, /0, /vadc/0/group/0/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/4/gchctr_resreg, /0, /vadc/0/group/0/ch/5/gchctr_iclsel, /0, /vadc/0/group/0/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/5/gchctr_resreg, /0, /vadc/0/group/0/ch/6/gchctr_iclsel, /0, /vadc/0/group/0/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/6/gchctr_resreg, /0, /vadc/0/group/0/ch/7/gchctr_iclsel, /0, /vadc/0/group/0/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/7/gchctr_resreg, /0, /vadc/0/group/0/queue/gqctrl0_xtsel, /0, /vadc/0/group/0/queue/gqctrl0_gtsel, /0, /vadc/0/group/0/queue/gsevnp_sev0np, /0, /vadc/0/group/0/result/10/grevnp_revnp, /0, /vadc/0/group/0/result/11/grevnp_revnp, /0, /vadc/0/group/0/result/12/grevnp_revnp, /0, /vadc/0/group/0/result/13/grevnp_revnp, /0, /vadc/0/group/0/result/14/grevnp_revnp, /0, /vadc/0/group/0/result/4/grevnp_revnp, /0, /vadc/0/group/0/result/5/grevnp_revnp, /0, /vadc/0/group/0/result/6/grevnp_revnp, /0, /vadc/0/group/0/result/8/grevnp_revnp, /0, /vadc/0/group/0/result/9/grevnp_revnp, /0, /vadc/0/group/0/result_adv/0/grevnp_revnp, /0, /vadc/0/group/0/result_adv/1/grevnp_revnp, /0, /vadc/0/group/0/result_adv/2/grevnp_revnp, /0, /vadc/0/group/0/result_adv/3/grevnp_revnp, /0, /vadc/0/group/0/result_filter/15/grevnp_revnp, /0, /vadc/0/group/0/result_filter/7/grevnp_revnp, /0, /vadc/0/group/0/scan/gasctrl_xtsel, /0, /vadc/0/group/0/scan/gasctrl_gtsel, /0, /vadc/0/group/0/scan/gsevnp_sev1np, /0, /vadc/0/group/0/sync/gsynctr_stsel, /0, /vadc/0/group/0/sync/gsynctr_evalr1, /0, /vadc/0/group/0/sync/gsynctr_evalr2, /0, /vadc/0/group/0/sync/gsynctr_evalr3, /0, /vadc/0/group/1/ch/0/gchctr_iclsel, /0, /vadc/0/group/1/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/0/gchctr_resreg, /0, /vadc/0/group/1/ch/0/galias_alias0, /0, /vadc/0/group/1/ch/1/gchctr_iclsel, /0, /vadc/0/group/1/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/1/gchctr_resreg, /0, /vadc/0/group/1/ch/1/galias_alias1, /0, /vadc/0/group/1/ch/2/gchctr_iclsel, /0, /vadc/0/group/1/ch/2/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/2/gchctr_resreg, /0, /vadc/0/group/1/ch/3/gchctr_iclsel, /0, /vadc/0/group/1/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/3/gchctr_resreg, /0, /vadc/0/group/1/ch/4/gchctr_iclsel, /0, /vadc/0/group/1/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/4/gchctr_resreg, /0, /vadc/0/group/1/ch/5/gchctr_iclsel, /0, /vadc/0/group/1/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/5/gchctr_resreg, /0, /vadc/0/group/1/ch/6/gchctr_iclsel, /0, /vadc/0/group/1/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/6/gchctr_resreg, /0, /vadc/0/group/1/ch/7/gchctr_iclsel, /0, /vadc/0/group/1/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/7/gchctr_resreg, /0, /vadc/0/group/1/queue/gqctrl0_xtsel, /0, /vadc/0/group/1/queue/gqctrl0_gtsel, /0, /vadc/0/group/1/queue/gsevnp_sev0np, /0, /vadc/0/group/1/result/10/grevnp_revnp, /0, /vadc/0/group/1/result/11/grevnp_revnp, /0, /vadc/0/group/1/result/12/grevnp_revnp, /0, /vadc/0/group/1/result/13/grevnp_revnp, /0, /vadc/0/group/1/result/14/grevnp_revnp, /0, /vadc/0/group/1/result/4/grevnp_revnp, /0, /vadc/0/group/1/result/5/grevnp_revnp, /0, /vadc/0/group/1/result/6/grevnp_revnp, /0, /vadc/0/group/1/result/8/grevnp_revnp, /0, /vadc/0/group/1/result/9/grevnp_revnp, /0, /vadc/0/group/1/result_adv/0/grevnp_revnp, /0, /vadc/0/group/1/result_adv/1/grevnp_revnp, /0, /vadc/0/group/1/result_adv/2/grevnp_revnp, /0, /vadc/0/group/1/result_adv/3/grevnp_revnp, /0, /vadc/0/group/1/result_filter/15/grevnp_revnp, /0, /vadc/0/group/1/result_filter/7/grevnp_revnp, /0, /vadc/0/group/1/scan/gasctrl_xtsel, /0, /vadc/0/group/1/scan/gasctrl_gtsel, /0, /vadc/0/group/1/scan/gsevnp_sev1np, /0, /vadc/0/group/1/sync/gsynctr_stsel, /0, /vadc/0/group/1/sync/gsynctr_evalr1, /0, /vadc/0/group/1/sync/gsynctr_evalr2, /0, /vadc/0/group/1/sync/gsynctr_evalr3, /0]


Mar 27, 2024 8:29:33 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Wed Mar 27 08:29:33 CET 2024


Mar 27, 2024 8:29:33 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([ccu8,GLOBAL_CCU80sv0,global],'global_ccu8$1465655520$0'),
reserved([scu,_,gcu,ccu8_global_enable,GLOBAL_CCU80sv0],'global_ccu8$1118816002$0'),
reserved([scu,0,dco,_],'clock_xmc1$01180654739$0'),
reserved([scu,0,ccu,config],'clock_xmc1$031780984$0'),
reserved([ccu8,_,cc8,_],'pwm_ccu8$01113979708$0'),
reserved([p,_,pad,_],'pwm_ccu8$1493401886$0'),
reserved([p,_,pad,_],'pwm_ccu8$1493401887$0'),
reserved([devicepackage,0,_],'pwm_ccu8$0353352492$0'),
reserved([devicepackage,0,_],'pwm_ccu8$0353352491$0'),
signal('global_ccu8$1465655520$0',global_signal,'global_ccu8$1465655520$0$global_signal'),
signal('global_ccu8$1465655520$0',clk,'global_ccu8$1465655520$0$clk'),
signal('global_ccu8$1118816002$0',gsc_enable,'global_ccu8$1118816002$0$gsc_enable'),
signal('clock_xmc1$01180654739$0',clkout,'clock_xmc1$01180654739$0$clkout'),
signal('clock_xmc1$031780984$0',frtc,'clock_xmc1$031780984$0$frtc'),
signal('pwm_ccu8$01113979708$0',global_signal,'pwm_ccu8$01113979708$0$global_signal'),
signal('pwm_ccu8$01113979708$0',st,'pwm_ccu8$01113979708$0$st'),
signal('pwm_ccu8$01113979708$0',sta,'pwm_ccu8$01113979708$0$sta'),
signal('pwm_ccu8$01113979708$0',stb,'pwm_ccu8$01113979708$0$stb'),
signal('pwm_ccu8$01113979708$0',out0,'pwm_ccu8$01113979708$0$out0'),
signal('pwm_ccu8$01113979708$0',out1,'pwm_ccu8$01113979708$0$out1'),
signal('pwm_ccu8$01113979708$0',out2,'pwm_ccu8$01113979708$0$out2'),
signal('pwm_ccu8$01113979708$0',out3,'pwm_ccu8$01113979708$0$out3'),
signal('pwm_ccu8$01113979708$0',gp0_unsync,'pwm_ccu8$01113979708$0$gp0_unsync'),
signal('pwm_ccu8$01113979708$0',gp1_unsync,'pwm_ccu8$01113979708$0$gp1_unsync'),
signal('pwm_ccu8$01113979708$0',gp2_unsync,'pwm_ccu8$01113979708$0$gp2_unsync'),
signal('pwm_ccu8$01113979708$0',gp0,'pwm_ccu8$01113979708$0$gp0'),
signal('pwm_ccu8$01113979708$0',gp1,'pwm_ccu8$01113979708$0$gp1'),
signal('pwm_ccu8$01113979708$0',gp2,'pwm_ccu8$01113979708$0$gp2'),
signal('pwm_ccu8$01113979708$0',ps,'pwm_ccu8$01113979708$0$ps'),
signal('pwm_ccu8$01113979708$0',mci0,'pwm_ccu8$01113979708$0$mci0'),
signal('pwm_ccu8$01113979708$0',mci1,'pwm_ccu8$01113979708$0$mci1'),
signal('pwm_ccu8$01113979708$0',mci2,'pwm_ccu8$01113979708$0$mci2'),
signal('pwm_ccu8$01113979708$0',mci3,'pwm_ccu8$01113979708$0$mci3'),
signal('pwm_ccu8$01113979708$0',mcss,'pwm_ccu8$01113979708$0$mcss'),
signal('pwm_ccu8$1493401886$0',pad,'pwm_ccu8$1493401886$0$pad'),
signal('pwm_ccu8$1493401887$0',pad,'pwm_ccu8$1493401887$0$pad'),
signal('pwm_ccu8$0353352492$0',pin,'pwm_ccu8$0353352492$0$pin'),
signal('pwm_ccu8$0353352491$0',pin,'pwm_ccu8$0353352491$0$pin'),
connected('clock_xmc1$01180654739$0$clkout','clock_xmc1$031780984$0$frtc',1),
connected('global_ccu8$1465655520$0$global_signal','pwm_ccu8$01113979708$0$global_signal',1),
connected('pwm_ccu8$0353352492$0$pin','pwm_ccu8$1493401886$0$pad',1),
connected('pwm_ccu8$0353352491$0$pin','pwm_ccu8$1493401887$0$pad',1),
connected('pwm_ccu8$01113979708$0$out0','pwm_ccu8$1493401886$0$pad',1),
connected('pwm_ccu8$01113979708$0$out1','pwm_ccu8$1493401887$0$pad',1),
connected('pwm_ccu8$1493401886$0$pad','pwm_ccu8$0353352492$0$pin',1),
connected('pwm_ccu8$1493401887$0$pad','pwm_ccu8$0353352491$0$pin',1)],'pwm_ccu8$0353352492$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Mar 27, 2024 8:29:33 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 19


Mar 27, 2024 8:29:33 AM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/37, /devicepackage/0/18, /devicepackage/0/11, /devicepackage/0/30, /devicepackage/0/33, /devicepackage/0/25, /devicepackage/0/40, /devicepackage/0/20, /devicepackage/0/22, /devicepackage/0/23, /devicepackage/0/1]


Mar 27, 2024 8:31:54 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Wed Mar 27 08:31:54 CET 2024


Mar 27, 2024 8:31:54 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([ccu8,GLOBAL_CCU80sv0,global],'global_ccu8$1465655520$0'),
reserved([scu,_,gcu,ccu8_global_enable,GLOBAL_CCU80sv0],'global_ccu8$1118816002$0'),
reserved([scu,0,dco,_],'clock_xmc1$01180654739$0'),
reserved([scu,0,ccu,config],'clock_xmc1$031780984$0'),
reserved([ccu8,_,cc8,_],'pwm_ccu8$01113979708$0'),
reserved([p,_,pad,_],'pwm_ccu8$1493401886$0'),
reserved([p,_,pad,_],'pwm_ccu8$1493401887$0'),
reserved([devicepackage,0,_],'pwm_ccu8$0353352492$0'),
reserved([devicepackage,0,_],'pwm_ccu8$0353352491$0'),
signal('global_ccu8$1465655520$0',global_signal,'global_ccu8$1465655520$0$global_signal'),
signal('global_ccu8$1465655520$0',clk,'global_ccu8$1465655520$0$clk'),
signal('global_ccu8$1118816002$0',gsc_enable,'global_ccu8$1118816002$0$gsc_enable'),
signal('clock_xmc1$01180654739$0',clkout,'clock_xmc1$01180654739$0$clkout'),
signal('clock_xmc1$031780984$0',frtc,'clock_xmc1$031780984$0$frtc'),
signal('pwm_ccu8$01113979708$0',global_signal,'pwm_ccu8$01113979708$0$global_signal'),
signal('pwm_ccu8$01113979708$0',st,'pwm_ccu8$01113979708$0$st'),
signal('pwm_ccu8$01113979708$0',sta,'pwm_ccu8$01113979708$0$sta'),
signal('pwm_ccu8$01113979708$0',stb,'pwm_ccu8$01113979708$0$stb'),
signal('pwm_ccu8$01113979708$0',out0,'pwm_ccu8$01113979708$0$out0'),
signal('pwm_ccu8$01113979708$0',out1,'pwm_ccu8$01113979708$0$out1'),
signal('pwm_ccu8$01113979708$0',out2,'pwm_ccu8$01113979708$0$out2'),
signal('pwm_ccu8$01113979708$0',out3,'pwm_ccu8$01113979708$0$out3'),
signal('pwm_ccu8$01113979708$0',gp0_unsync,'pwm_ccu8$01113979708$0$gp0_unsync'),
signal('pwm_ccu8$01113979708$0',gp1_unsync,'pwm_ccu8$01113979708$0$gp1_unsync'),
signal('pwm_ccu8$01113979708$0',gp2_unsync,'pwm_ccu8$01113979708$0$gp2_unsync'),
signal('pwm_ccu8$01113979708$0',gp0,'pwm_ccu8$01113979708$0$gp0'),
signal('pwm_ccu8$01113979708$0',gp1,'pwm_ccu8$01113979708$0$gp1'),
signal('pwm_ccu8$01113979708$0',gp2,'pwm_ccu8$01113979708$0$gp2'),
signal('pwm_ccu8$01113979708$0',ps,'pwm_ccu8$01113979708$0$ps'),
signal('pwm_ccu8$01113979708$0',mci0,'pwm_ccu8$01113979708$0$mci0'),
signal('pwm_ccu8$01113979708$0',mci1,'pwm_ccu8$01113979708$0$mci1'),
signal('pwm_ccu8$01113979708$0',mci2,'pwm_ccu8$01113979708$0$mci2'),
signal('pwm_ccu8$01113979708$0',mci3,'pwm_ccu8$01113979708$0$mci3'),
signal('pwm_ccu8$01113979708$0',mcss,'pwm_ccu8$01113979708$0$mcss'),
signal('pwm_ccu8$1493401886$0',pad,'pwm_ccu8$1493401886$0$pad'),
signal('pwm_ccu8$1493401887$0',pad,'pwm_ccu8$1493401887$0$pad'),
signal('pwm_ccu8$0353352492$0',pin,'pwm_ccu8$0353352492$0$pin'),
signal('pwm_ccu8$0353352491$0',pin,'pwm_ccu8$0353352491$0$pin'),
connected('clock_xmc1$01180654739$0$clkout','clock_xmc1$031780984$0$frtc',1),
connected('global_ccu8$1465655520$0$global_signal','pwm_ccu8$01113979708$0$global_signal',1),
connected('pwm_ccu8$0353352492$0$pin','pwm_ccu8$1493401886$0$pad',1),
connected('pwm_ccu8$0353352491$0$pin','pwm_ccu8$1493401887$0$pad',1),
connected('pwm_ccu8$01113979708$0$out0','pwm_ccu8$1493401886$0$pad',1),
connected('pwm_ccu8$01113979708$0$out1','pwm_ccu8$1493401887$0$pad',1),
connected('pwm_ccu8$1493401886$0$pad','pwm_ccu8$0353352492$0$pin',1),
connected('pwm_ccu8$1493401887$0$pad','pwm_ccu8$0353352491$0$pin',1)],'pwm_ccu8$0353352492$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Mar 27, 2024 8:31:55 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 25


Mar 27, 2024 8:31:55 AM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/37, /devicepackage/0/18, /devicepackage/0/11, /devicepackage/0/30, /devicepackage/0/33, /devicepackage/0/25, /devicepackage/0/40, /devicepackage/0/20, /devicepackage/0/22, /devicepackage/0/23, /devicepackage/0/1]


Mar 27, 2024 8:31:56 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Wed Mar 27 08:31:56 CET 2024


Mar 27, 2024 8:31:56 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([ccu8,GLOBAL_CCU80sv0,global],'global_ccu8$1465655520$0'),
reserved([scu,_,gcu,ccu8_global_enable,GLOBAL_CCU80sv0],'global_ccu8$1118816002$0'),
reserved([scu,0,dco,_],'clock_xmc1$01180654739$0'),
reserved([scu,0,ccu,config],'clock_xmc1$031780984$0'),
reserved([ccu8,_,cc8,_],'pwm_ccu8$01113979708$0'),
reserved([p,_,pad,_],'pwm_ccu8$1493401886$0'),
reserved([p,_,pad,_],'pwm_ccu8$1493401887$0'),
reserved([devicepackage,0,_],'pwm_ccu8$0353352492$0'),
uri([devicepackage,0,23],'pwm_ccu8$0353352492$0'),
reserved([devicepackage,0,_],'pwm_ccu8$0353352491$0'),
signal('global_ccu8$1465655520$0',global_signal,'global_ccu8$1465655520$0$global_signal'),
signal('global_ccu8$1465655520$0',clk,'global_ccu8$1465655520$0$clk'),
signal('global_ccu8$1118816002$0',gsc_enable,'global_ccu8$1118816002$0$gsc_enable'),
signal('clock_xmc1$01180654739$0',clkout,'clock_xmc1$01180654739$0$clkout'),
signal('clock_xmc1$031780984$0',frtc,'clock_xmc1$031780984$0$frtc'),
signal('pwm_ccu8$01113979708$0',global_signal,'pwm_ccu8$01113979708$0$global_signal'),
signal('pwm_ccu8$01113979708$0',st,'pwm_ccu8$01113979708$0$st'),
signal('pwm_ccu8$01113979708$0',sta,'pwm_ccu8$01113979708$0$sta'),
signal('pwm_ccu8$01113979708$0',stb,'pwm_ccu8$01113979708$0$stb'),
signal('pwm_ccu8$01113979708$0',out0,'pwm_ccu8$01113979708$0$out0'),
signal('pwm_ccu8$01113979708$0',out1,'pwm_ccu8$01113979708$0$out1'),
signal('pwm_ccu8$01113979708$0',out2,'pwm_ccu8$01113979708$0$out2'),
signal('pwm_ccu8$01113979708$0',out3,'pwm_ccu8$01113979708$0$out3'),
signal('pwm_ccu8$01113979708$0',gp0_unsync,'pwm_ccu8$01113979708$0$gp0_unsync'),
signal('pwm_ccu8$01113979708$0',gp1_unsync,'pwm_ccu8$01113979708$0$gp1_unsync'),
signal('pwm_ccu8$01113979708$0',gp2_unsync,'pwm_ccu8$01113979708$0$gp2_unsync'),
signal('pwm_ccu8$01113979708$0',gp0,'pwm_ccu8$01113979708$0$gp0'),
signal('pwm_ccu8$01113979708$0',gp1,'pwm_ccu8$01113979708$0$gp1'),
signal('pwm_ccu8$01113979708$0',gp2,'pwm_ccu8$01113979708$0$gp2'),
signal('pwm_ccu8$01113979708$0',ps,'pwm_ccu8$01113979708$0$ps'),
signal('pwm_ccu8$01113979708$0',mci0,'pwm_ccu8$01113979708$0$mci0'),
signal('pwm_ccu8$01113979708$0',mci1,'pwm_ccu8$01113979708$0$mci1'),
signal('pwm_ccu8$01113979708$0',mci2,'pwm_ccu8$01113979708$0$mci2'),
signal('pwm_ccu8$01113979708$0',mci3,'pwm_ccu8$01113979708$0$mci3'),
signal('pwm_ccu8$01113979708$0',mcss,'pwm_ccu8$01113979708$0$mcss'),
signal('pwm_ccu8$1493401886$0',pad,'pwm_ccu8$1493401886$0$pad'),
signal('pwm_ccu8$1493401887$0',pad,'pwm_ccu8$1493401887$0$pad'),
signal('pwm_ccu8$0353352492$0',pin,'pwm_ccu8$0353352492$0$pin'),
signal('pwm_ccu8$0353352491$0',pin,'pwm_ccu8$0353352491$0$pin'),
connected('clock_xmc1$01180654739$0$clkout','clock_xmc1$031780984$0$frtc',1),
connected('global_ccu8$1465655520$0$global_signal','pwm_ccu8$01113979708$0$global_signal',1),
connected('pwm_ccu8$0353352492$0$pin','pwm_ccu8$1493401886$0$pad',1),
connected('pwm_ccu8$0353352491$0$pin','pwm_ccu8$1493401887$0$pad',1),
connected('pwm_ccu8$01113979708$0$out0','pwm_ccu8$1493401886$0$pad',1),
connected('pwm_ccu8$01113979708$0$out1','pwm_ccu8$1493401887$0$pad',1),
connected('pwm_ccu8$1493401886$0$pad','pwm_ccu8$0353352492$0$pin',1),
connected('pwm_ccu8$1493401887$0$pad','pwm_ccu8$0353352491$0$pin',1)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Mar 27, 2024 8:31:56 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 54


Mar 27, 2024 8:31:57 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Wed Mar 27 08:31:57 CET 2024


Mar 27, 2024 8:31:57 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([ccu8,GLOBAL_CCU80sv0,global],'global_ccu8$1465655520$0'),
reserved([scu,_,gcu,ccu8_global_enable,GLOBAL_CCU80sv0],'global_ccu8$1118816002$0'),
reserved([scu,0,dco,_],'clock_xmc1$01180654739$0'),
reserved([scu,0,ccu,config],'clock_xmc1$031780984$0'),
reserved([ccu8,_,cc8,_],'pwm_ccu8$01113979708$0'),
reserved([p,_,pad,_],'pwm_ccu8$1493401886$0'),
reserved([p,_,pad,_],'pwm_ccu8$1493401887$0'),
reserved([devicepackage,0,_],'pwm_ccu8$0353352492$0'),
uri([devicepackage,0,23],'pwm_ccu8$0353352492$0'),
reserved([devicepackage,0,_],'pwm_ccu8$0353352491$0'),
signal('global_ccu8$1465655520$0',global_signal,'global_ccu8$1465655520$0$global_signal'),
signal('global_ccu8$1465655520$0',clk,'global_ccu8$1465655520$0$clk'),
signal('global_ccu8$1118816002$0',gsc_enable,'global_ccu8$1118816002$0$gsc_enable'),
signal('clock_xmc1$01180654739$0',clkout,'clock_xmc1$01180654739$0$clkout'),
signal('clock_xmc1$031780984$0',frtc,'clock_xmc1$031780984$0$frtc'),
signal('pwm_ccu8$01113979708$0',global_signal,'pwm_ccu8$01113979708$0$global_signal'),
signal('pwm_ccu8$01113979708$0',st,'pwm_ccu8$01113979708$0$st'),
signal('pwm_ccu8$01113979708$0',sta,'pwm_ccu8$01113979708$0$sta'),
signal('pwm_ccu8$01113979708$0',stb,'pwm_ccu8$01113979708$0$stb'),
signal('pwm_ccu8$01113979708$0',out0,'pwm_ccu8$01113979708$0$out0'),
signal('pwm_ccu8$01113979708$0',out1,'pwm_ccu8$01113979708$0$out1'),
signal('pwm_ccu8$01113979708$0',out2,'pwm_ccu8$01113979708$0$out2'),
signal('pwm_ccu8$01113979708$0',out3,'pwm_ccu8$01113979708$0$out3'),
signal('pwm_ccu8$01113979708$0',gp0_unsync,'pwm_ccu8$01113979708$0$gp0_unsync'),
signal('pwm_ccu8$01113979708$0',gp1_unsync,'pwm_ccu8$01113979708$0$gp1_unsync'),
signal('pwm_ccu8$01113979708$0',gp2_unsync,'pwm_ccu8$01113979708$0$gp2_unsync'),
signal('pwm_ccu8$01113979708$0',gp0,'pwm_ccu8$01113979708$0$gp0'),
signal('pwm_ccu8$01113979708$0',gp1,'pwm_ccu8$01113979708$0$gp1'),
signal('pwm_ccu8$01113979708$0',gp2,'pwm_ccu8$01113979708$0$gp2'),
signal('pwm_ccu8$01113979708$0',ps,'pwm_ccu8$01113979708$0$ps'),
signal('pwm_ccu8$01113979708$0',mci0,'pwm_ccu8$01113979708$0$mci0'),
signal('pwm_ccu8$01113979708$0',mci1,'pwm_ccu8$01113979708$0$mci1'),
signal('pwm_ccu8$01113979708$0',mci2,'pwm_ccu8$01113979708$0$mci2'),
signal('pwm_ccu8$01113979708$0',mci3,'pwm_ccu8$01113979708$0$mci3'),
signal('pwm_ccu8$01113979708$0',mcss,'pwm_ccu8$01113979708$0$mcss'),
signal('pwm_ccu8$1493401886$0',pad,'pwm_ccu8$1493401886$0$pad'),
signal('pwm_ccu8$1493401887$0',pad,'pwm_ccu8$1493401887$0$pad'),
signal('pwm_ccu8$0353352492$0',pin,'pwm_ccu8$0353352492$0$pin'),
signal('pwm_ccu8$0353352491$0',pin,'pwm_ccu8$0353352491$0$pin'),
connected('clock_xmc1$01180654739$0$clkout','clock_xmc1$031780984$0$frtc',1),
connected('global_ccu8$1465655520$0$global_signal','pwm_ccu8$01113979708$0$global_signal',1),
connected('pwm_ccu8$0353352492$0$pin','pwm_ccu8$1493401886$0$pad',1),
connected('pwm_ccu8$0353352491$0$pin','pwm_ccu8$1493401887$0$pad',1),
connected('pwm_ccu8$01113979708$0$out0','pwm_ccu8$1493401886$0$pad',1),
connected('pwm_ccu8$01113979708$0$out1','pwm_ccu8$1493401887$0$pad',1),
connected('pwm_ccu8$1493401886$0$pad','pwm_ccu8$0353352492$0$pin',1),
connected('pwm_ccu8$1493401887$0$pad','pwm_ccu8$0353352491$0$pin',1)],'pwm_ccu8$0353352491$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Mar 27, 2024 8:31:57 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 20


Mar 27, 2024 8:31:57 AM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/24, /devicepackage/0/28, /devicepackage/0/21]


Mar 27, 2024 8:32:13 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Wed Mar 27 08:32:13 CET 2024


Mar 27, 2024 8:32:13 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([ccu8,GLOBAL_CCU80sv0,global],'global_ccu8$1465655520$0'),
reserved([scu,_,gcu,ccu8_global_enable,GLOBAL_CCU80sv0],'global_ccu8$1118816002$0'),
reserved([scu,0,dco,_],'clock_xmc1$01180654739$0'),
reserved([scu,0,ccu,config],'clock_xmc1$031780984$0'),
reserved([ccu8,_,cc8,_],'pwm_ccu8$01113979708$0'),
reserved([p,_,pad,_],'pwm_ccu8$1493401886$0'),
reserved([p,_,pad,_],'pwm_ccu8$1493401887$0'),
reserved([devicepackage,0,_],'pwm_ccu8$0353352492$0'),
uri([devicepackage,0,23],'pwm_ccu8$0353352492$0'),
reserved([devicepackage,0,_],'pwm_ccu8$0353352491$0'),
signal('global_ccu8$1465655520$0',global_signal,'global_ccu8$1465655520$0$global_signal'),
signal('global_ccu8$1465655520$0',clk,'global_ccu8$1465655520$0$clk'),
signal('global_ccu8$1118816002$0',gsc_enable,'global_ccu8$1118816002$0$gsc_enable'),
signal('clock_xmc1$01180654739$0',clkout,'clock_xmc1$01180654739$0$clkout'),
signal('clock_xmc1$031780984$0',frtc,'clock_xmc1$031780984$0$frtc'),
signal('pwm_ccu8$01113979708$0',global_signal,'pwm_ccu8$01113979708$0$global_signal'),
signal('pwm_ccu8$01113979708$0',st,'pwm_ccu8$01113979708$0$st'),
signal('pwm_ccu8$01113979708$0',sta,'pwm_ccu8$01113979708$0$sta'),
signal('pwm_ccu8$01113979708$0',stb,'pwm_ccu8$01113979708$0$stb'),
signal('pwm_ccu8$01113979708$0',out0,'pwm_ccu8$01113979708$0$out0'),
signal('pwm_ccu8$01113979708$0',out1,'pwm_ccu8$01113979708$0$out1'),
signal('pwm_ccu8$01113979708$0',out2,'pwm_ccu8$01113979708$0$out2'),
signal('pwm_ccu8$01113979708$0',out3,'pwm_ccu8$01113979708$0$out3'),
signal('pwm_ccu8$01113979708$0',gp0_unsync,'pwm_ccu8$01113979708$0$gp0_unsync'),
signal('pwm_ccu8$01113979708$0',gp1_unsync,'pwm_ccu8$01113979708$0$gp1_unsync'),
signal('pwm_ccu8$01113979708$0',gp2_unsync,'pwm_ccu8$01113979708$0$gp2_unsync'),
signal('pwm_ccu8$01113979708$0',gp0,'pwm_ccu8$01113979708$0$gp0'),
signal('pwm_ccu8$01113979708$0',gp1,'pwm_ccu8$01113979708$0$gp1'),
signal('pwm_ccu8$01113979708$0',gp2,'pwm_ccu8$01113979708$0$gp2'),
signal('pwm_ccu8$01113979708$0',ps,'pwm_ccu8$01113979708$0$ps'),
signal('pwm_ccu8$01113979708$0',mci0,'pwm_ccu8$01113979708$0$mci0'),
signal('pwm_ccu8$01113979708$0',mci1,'pwm_ccu8$01113979708$0$mci1'),
signal('pwm_ccu8$01113979708$0',mci2,'pwm_ccu8$01113979708$0$mci2'),
signal('pwm_ccu8$01113979708$0',mci3,'pwm_ccu8$01113979708$0$mci3'),
signal('pwm_ccu8$01113979708$0',mcss,'pwm_ccu8$01113979708$0$mcss'),
signal('pwm_ccu8$1493401886$0',pad,'pwm_ccu8$1493401886$0$pad'),
signal('pwm_ccu8$1493401887$0',pad,'pwm_ccu8$1493401887$0$pad'),
signal('pwm_ccu8$0353352492$0',pin,'pwm_ccu8$0353352492$0$pin'),
signal('pwm_ccu8$0353352491$0',pin,'pwm_ccu8$0353352491$0$pin'),
connected('clock_xmc1$01180654739$0$clkout','clock_xmc1$031780984$0$frtc',1),
connected('global_ccu8$1465655520$0$global_signal','pwm_ccu8$01113979708$0$global_signal',1),
connected('pwm_ccu8$0353352492$0$pin','pwm_ccu8$1493401886$0$pad',1),
connected('pwm_ccu8$0353352491$0$pin','pwm_ccu8$1493401887$0$pad',1),
connected('pwm_ccu8$01113979708$0$out0','pwm_ccu8$1493401886$0$pad',1),
connected('pwm_ccu8$01113979708$0$out1','pwm_ccu8$1493401887$0$pad',1),
connected('pwm_ccu8$1493401886$0$pad','pwm_ccu8$0353352492$0$pin',1),
connected('pwm_ccu8$1493401887$0$pad','pwm_ccu8$0353352491$0$pin',1)],'pwm_ccu8$0353352491$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Mar 27, 2024 8:32:13 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 22


Mar 27, 2024 8:32:13 AM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/24, /devicepackage/0/28, /devicepackage/0/21]


Mar 27, 2024 8:32:14 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Wed Mar 27 08:32:14 CET 2024


Mar 27, 2024 8:32:14 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([ccu8,GLOBAL_CCU80sv0,global],'global_ccu8$1465655520$0'),
reserved([scu,_,gcu,ccu8_global_enable,GLOBAL_CCU80sv0],'global_ccu8$1118816002$0'),
reserved([scu,0,dco,_],'clock_xmc1$01180654739$0'),
reserved([scu,0,ccu,config],'clock_xmc1$031780984$0'),
reserved([ccu8,_,cc8,_],'pwm_ccu8$01113979708$0'),
reserved([p,_,pad,_],'pwm_ccu8$1493401886$0'),
reserved([p,_,pad,_],'pwm_ccu8$1493401887$0'),
reserved([devicepackage,0,_],'pwm_ccu8$0353352492$0'),
uri([devicepackage,0,23],'pwm_ccu8$0353352492$0'),
reserved([devicepackage,0,_],'pwm_ccu8$0353352491$0'),
uri([devicepackage,0,28],'pwm_ccu8$0353352491$0'),
signal('global_ccu8$1465655520$0',global_signal,'global_ccu8$1465655520$0$global_signal'),
signal('global_ccu8$1465655520$0',clk,'global_ccu8$1465655520$0$clk'),
signal('global_ccu8$1118816002$0',gsc_enable,'global_ccu8$1118816002$0$gsc_enable'),
signal('clock_xmc1$01180654739$0',clkout,'clock_xmc1$01180654739$0$clkout'),
signal('clock_xmc1$031780984$0',frtc,'clock_xmc1$031780984$0$frtc'),
signal('pwm_ccu8$01113979708$0',global_signal,'pwm_ccu8$01113979708$0$global_signal'),
signal('pwm_ccu8$01113979708$0',st,'pwm_ccu8$01113979708$0$st'),
signal('pwm_ccu8$01113979708$0',sta,'pwm_ccu8$01113979708$0$sta'),
signal('pwm_ccu8$01113979708$0',stb,'pwm_ccu8$01113979708$0$stb'),
signal('pwm_ccu8$01113979708$0',out0,'pwm_ccu8$01113979708$0$out0'),
signal('pwm_ccu8$01113979708$0',out1,'pwm_ccu8$01113979708$0$out1'),
signal('pwm_ccu8$01113979708$0',out2,'pwm_ccu8$01113979708$0$out2'),
signal('pwm_ccu8$01113979708$0',out3,'pwm_ccu8$01113979708$0$out3'),
signal('pwm_ccu8$01113979708$0',gp0_unsync,'pwm_ccu8$01113979708$0$gp0_unsync'),
signal('pwm_ccu8$01113979708$0',gp1_unsync,'pwm_ccu8$01113979708$0$gp1_unsync'),
signal('pwm_ccu8$01113979708$0',gp2_unsync,'pwm_ccu8$01113979708$0$gp2_unsync'),
signal('pwm_ccu8$01113979708$0',gp0,'pwm_ccu8$01113979708$0$gp0'),
signal('pwm_ccu8$01113979708$0',gp1,'pwm_ccu8$01113979708$0$gp1'),
signal('pwm_ccu8$01113979708$0',gp2,'pwm_ccu8$01113979708$0$gp2'),
signal('pwm_ccu8$01113979708$0',ps,'pwm_ccu8$01113979708$0$ps'),
signal('pwm_ccu8$01113979708$0',mci0,'pwm_ccu8$01113979708$0$mci0'),
signal('pwm_ccu8$01113979708$0',mci1,'pwm_ccu8$01113979708$0$mci1'),
signal('pwm_ccu8$01113979708$0',mci2,'pwm_ccu8$01113979708$0$mci2'),
signal('pwm_ccu8$01113979708$0',mci3,'pwm_ccu8$01113979708$0$mci3'),
signal('pwm_ccu8$01113979708$0',mcss,'pwm_ccu8$01113979708$0$mcss'),
signal('pwm_ccu8$1493401886$0',pad,'pwm_ccu8$1493401886$0$pad'),
signal('pwm_ccu8$1493401887$0',pad,'pwm_ccu8$1493401887$0$pad'),
signal('pwm_ccu8$0353352492$0',pin,'pwm_ccu8$0353352492$0$pin'),
signal('pwm_ccu8$0353352491$0',pin,'pwm_ccu8$0353352491$0$pin'),
connected('clock_xmc1$01180654739$0$clkout','clock_xmc1$031780984$0$frtc',1),
connected('global_ccu8$1465655520$0$global_signal','pwm_ccu8$01113979708$0$global_signal',1),
connected('pwm_ccu8$0353352492$0$pin','pwm_ccu8$1493401886$0$pad',1),
connected('pwm_ccu8$0353352491$0$pin','pwm_ccu8$1493401887$0$pad',1),
connected('pwm_ccu8$01113979708$0$out0','pwm_ccu8$1493401886$0$pad',1),
connected('pwm_ccu8$01113979708$0$out1','pwm_ccu8$1493401887$0$pad',1),
connected('pwm_ccu8$1493401886$0$pad','pwm_ccu8$0353352492$0$pin',1),
connected('pwm_ccu8$1493401887$0$pad','pwm_ccu8$0353352491$0$pin',1)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Mar 27, 2024 8:32:15 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 72


Mar 27, 2024 8:32:16 AM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/dco/2, /clock_xmc1$01180654739$0, /scu/0/ccu/config, /clock_xmc1$031780984$0, /scu/0/gcu/ccu8_global_enable/0, /global_ccu8$1118816002$0, /ccu8/0/global, /global_ccu8$1465655520$0, /ccu8/0/cc8/0, /pwm_ccu8$01113979708$0, /devicepackage/0/28, /pwm_ccu8$0353352491$0, /devicepackage/0/23, /pwm_ccu8$0353352492$0, /p/0/pad/0, /pwm_ccu8$1493401886$0, /p/0/pad/5, /pwm_ccu8$1493401887$0]


Mar 27, 2024 8:32:16 AM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /0, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/1/pad/4/iocr_pcr, /0, /p/1/pad/4/iocr_oe, /0, /p/1/pad/4/hwsel_hw, /0, /p/1/pad/5/iocr_pcr, /0, /p/1/pad/5/iocr_oe, /0, /p/1/pad/5/hwsel_hw, /0, /p/1/pad/6/iocr_pcr, /0, /p/1/pad/6/iocr_oe, /0, /p/1/pad/6/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/3/iocr_pcr, /0, /p/2/pad/3/iocr_oe, /0, /p/2/pad/3/pdisc_pdis, /1, /p/2/pad/4/iocr_pcr, /0, /p/2/pad/4/iocr_oe, /0, /p/2/pad/4/hwsel_hw, /0, /p/2/pad/4/pdisc_pdis, /1, /p/2/pad/5/iocr_pcr, /0, /p/2/pad/5/iocr_oe, /0, /p/2/pad/5/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /5, /p/0/pad/0/iocr_oe, /1, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/1/iocr_pcr, /0, /p/0/pad/1/iocr_oe, /0, /p/0/pad/1/hwsel_hw, /0, /p/0/pad/10/iocr_pcr, /0, /p/0/pad/10/iocr_oe, /0, /p/0/pad/10/hwsel_hw, /0, /p/0/pad/11/iocr_pcr, /0, /p/0/pad/11/iocr_oe, /0, /p/0/pad/11/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/2/iocr_pcr, /0, /p/0/pad/2/iocr_oe, /0, /p/0/pad/2/hwsel_hw, /0, /p/0/pad/3/iocr_pcr, /0, /p/0/pad/3/iocr_oe, /0, /p/0/pad/3/hwsel_hw, /0, /p/0/pad/4/iocr_pcr, /0, /p/0/pad/4/iocr_oe, /0, /p/0/pad/4/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /7, /p/0/pad/5/iocr_oe, /1, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /bccu/0/channel/0/chconfig_dsel, /0, /bccu/0/channel/1/chconfig_dsel, /0, /bccu/0/channel/2/chconfig_dsel, /0, /bccu/0/channel/3/chconfig_dsel, /0, /bccu/0/channel/4/chconfig_dsel, /0, /bccu/0/channel/5/chconfig_dsel, /0, /bccu/0/channel/6/chconfig_dsel, /0, /bccu/0/channel/7/chconfig_dsel, /0, /bccu/0/channel/8/chconfig_dsel, /0, /bccu/0/packer_fifo_event/evier_eien, /0, /bccu/0/packer_fifo_event/evier_fien, /0, /bccu/0/trap/evier_tpien, /0, /bccu/0/trap/globcon_trapis, /0, /bccu/0/trigger/evier_t0ien, /0, /bccu/0/trigger/evier_t1ien, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/global/gctrl_pcis, /0, /ccu8/0/cc8/1/ins_ev1is, /0, /ccu8/0/cc8/1/ins_ev0is, /0, /ccu8/0/cc8/1/ins_ev2is, /0, /ccu8/0/cc8/1/cmc_tce, /0, /ccu8/0/cc8/1/srs_e0sr, /0, /ccu8/0/cc8/1/srs_e1sr, /0, /ccu8/0/cc8/1/srs_e2sr, /0, /ccu8/0/cc8/1/srs_posr, /0, /ccu8/0/cc8/1/srs_cm1sr, /0, /ccu8/0/cc8/1/srs_cm2sr, /0, /ccu8/0/cc8/0/ins_ev1is, /0, /ccu8/0/cc8/0/ins_ev0is, /0, /ccu8/0/cc8/0/ins_ev2is, /0, /ccu8/0/cc8/0/srs_e0sr, /0, /ccu8/0/cc8/0/srs_e1sr, /0, /ccu8/0/cc8/0/srs_e2sr, /0, /ccu8/0/cc8/0/srs_posr, /0, /ccu8/0/cc8/0/srs_cm1sr, /0, /ccu8/0/cc8/0/srs_cm2sr, /0, /ccu8/0/cc8/3/ins_ev1is, /0, /ccu8/0/cc8/3/ins_ev0is, /0, /ccu8/0/cc8/3/ins_ev2is, /0, /ccu8/0/cc8/3/cmc_tce, /0, /ccu8/0/cc8/3/srs_e0sr, /0, /ccu8/0/cc8/3/srs_e1sr, /0, /ccu8/0/cc8/3/srs_e2sr, /0, /ccu8/0/cc8/3/srs_posr, /0, /ccu8/0/cc8/3/srs_cm1sr, /0, /ccu8/0/cc8/3/srs_cm2sr, /0, /ccu8/0/cc8/2/ins_ev1is, /0, /ccu8/0/cc8/2/ins_ev0is, /0, /ccu8/0/cc8/2/ins_ev2is, /0, /ccu8/0/cc8/2/cmc_tce, /0, /ccu8/0/cc8/2/srs_e0sr, /0, /ccu8/0/cc8/2/srs_e1sr, /0, /ccu8/0/cc8/2/srs_e2sr, /0, /ccu8/0/cc8/2/srs_posr, /0, /ccu8/0/cc8/2/srs_cm1sr, /0, /ccu8/0/cc8/2/srs_cm2sr, /0, /ccu8/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /posif/0/posif/hsc_qd/pconf_dsel, /0, /posif/0/posif/hsc_qd/pconf_ewis, /0, /posif/0/posif/hsc_qd/pconf_insel0, /0, /posif/0/posif/hsc_qd/pconf_insel1, /0, /posif/0/posif/hsc_qd/pconf_insel2, /0, /posif/0/posif/hsc_qd/pflge_eche, /0, /posif/0/posif/hsc_qd/pflge_chesel, /0, /posif/0/posif/hsc_qd/pflge_cnte, /0, /posif/0/posif/hsc_qd/pflge_cntsel, /0, /posif/0/posif/hsc_qd/pflge_dire, /0, /posif/0/posif/hsc_qd/pflge_dirsel, /0, /posif/0/posif/hsc_qd/pflge_erre, /0, /posif/0/posif/hsc_qd/pflge_errsel, /0, /posif/0/posif/hsc_qd/pflge_ehie, /0, /posif/0/posif/hsc_qd/pflge_hiesel, /0, /posif/0/posif/hsc_qd/pflge_indxe, /0, /posif/0/posif/hsc_qd/pflge_indsel, /0, /posif/0/posif/hsc_qd/pflge_pclke, /0, /posif/0/posif/hsc_qd/pflge_pclsel, /0, /posif/0/posif/hsc_qd/pflge_ewhe, /0, /posif/0/posif/hsc_qd/pflge_whesel, /0, /posif/0/posif/mcm/pconf_msets, /0, /posif/0/posif/mcm/pconf_msyns, /0, /posif/0/posif/mcm/pflge_emst, /0, /posif/0/posif/mcm/pflge_mstsel, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/emux/0/emuxsel_emuxgrp, /0, /vadc/0/emux/1/emuxsel_emuxgrp, /0, /vadc/0/global_result/globevnp_revnp, /0, /vadc/0/group/0/ch/0/gchctr_iclsel, /0, /vadc/0/group/0/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/0/gchctr_resreg, /0, /vadc/0/group/0/ch/0/galias_alias0, /0, /vadc/0/group/0/ch/1/gchctr_iclsel, /0, /vadc/0/group/0/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/1/gchctr_resreg, /0, /vadc/0/group/0/ch/1/galias_alias1, /0, /vadc/0/group/0/ch/2/gchctr_iclsel, /0, /vadc/0/group/0/ch/2/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/2/gchctr_resreg, /0, /vadc/0/group/0/ch/3/gchctr_iclsel, /0, /vadc/0/group/0/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/3/gchctr_resreg, /0, /vadc/0/group/0/ch/4/gchctr_iclsel, /0, /vadc/0/group/0/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/4/gchctr_resreg, /0, /vadc/0/group/0/ch/5/gchctr_iclsel, /0, /vadc/0/group/0/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/5/gchctr_resreg, /0, /vadc/0/group/0/ch/6/gchctr_iclsel, /0, /vadc/0/group/0/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/6/gchctr_resreg, /0, /vadc/0/group/0/ch/7/gchctr_iclsel, /0, /vadc/0/group/0/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/7/gchctr_resreg, /0, /vadc/0/group/0/queue/gqctrl0_xtsel, /0, /vadc/0/group/0/queue/gqctrl0_gtsel, /0, /vadc/0/group/0/queue/gsevnp_sev0np, /0, /vadc/0/group/0/result/10/grevnp_revnp, /0, /vadc/0/group/0/result/11/grevnp_revnp, /0, /vadc/0/group/0/result/12/grevnp_revnp, /0, /vadc/0/group/0/result/13/grevnp_revnp, /0, /vadc/0/group/0/result/14/grevnp_revnp, /0, /vadc/0/group/0/result/4/grevnp_revnp, /0, /vadc/0/group/0/result/5/grevnp_revnp, /0, /vadc/0/group/0/result/6/grevnp_revnp, /0, /vadc/0/group/0/result/8/grevnp_revnp, /0, /vadc/0/group/0/result/9/grevnp_revnp, /0, /vadc/0/group/0/result_adv/0/grevnp_revnp, /0, /vadc/0/group/0/result_adv/1/grevnp_revnp, /0, /vadc/0/group/0/result_adv/2/grevnp_revnp, /0, /vadc/0/group/0/result_adv/3/grevnp_revnp, /0, /vadc/0/group/0/result_filter/15/grevnp_revnp, /0, /vadc/0/group/0/result_filter/7/grevnp_revnp, /0, /vadc/0/group/0/scan/gasctrl_xtsel, /0, /vadc/0/group/0/scan/gasctrl_gtsel, /0, /vadc/0/group/0/scan/gsevnp_sev1np, /0, /vadc/0/group/0/sync/gsynctr_stsel, /0, /vadc/0/group/0/sync/gsynctr_evalr1, /0, /vadc/0/group/0/sync/gsynctr_evalr2, /0, /vadc/0/group/0/sync/gsynctr_evalr3, /0, /vadc/0/group/1/ch/0/gchctr_iclsel, /0, /vadc/0/group/1/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/0/gchctr_resreg, /0, /vadc/0/group/1/ch/0/galias_alias0, /0, /vadc/0/group/1/ch/1/gchctr_iclsel, /0, /vadc/0/group/1/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/1/gchctr_resreg, /0, /vadc/0/group/1/ch/1/galias_alias1, /0, /vadc/0/group/1/ch/2/gchctr_iclsel, /0, /vadc/0/group/1/ch/2/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/2/gchctr_resreg, /0, /vadc/0/group/1/ch/3/gchctr_iclsel, /0, /vadc/0/group/1/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/3/gchctr_resreg, /0, /vadc/0/group/1/ch/4/gchctr_iclsel, /0, /vadc/0/group/1/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/4/gchctr_resreg, /0, /vadc/0/group/1/ch/5/gchctr_iclsel, /0, /vadc/0/group/1/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/5/gchctr_resreg, /0, /vadc/0/group/1/ch/6/gchctr_iclsel, /0, /vadc/0/group/1/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/6/gchctr_resreg, /0, /vadc/0/group/1/ch/7/gchctr_iclsel, /0, /vadc/0/group/1/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/7/gchctr_resreg, /0, /vadc/0/group/1/queue/gqctrl0_xtsel, /0, /vadc/0/group/1/queue/gqctrl0_gtsel, /0, /vadc/0/group/1/queue/gsevnp_sev0np, /0, /vadc/0/group/1/result/10/grevnp_revnp, /0, /vadc/0/group/1/result/11/grevnp_revnp, /0, /vadc/0/group/1/result/12/grevnp_revnp, /0, /vadc/0/group/1/result/13/grevnp_revnp, /0, /vadc/0/group/1/result/14/grevnp_revnp, /0, /vadc/0/group/1/result/4/grevnp_revnp, /0, /vadc/0/group/1/result/5/grevnp_revnp, /0, /vadc/0/group/1/result/6/grevnp_revnp, /0, /vadc/0/group/1/result/8/grevnp_revnp, /0, /vadc/0/group/1/result/9/grevnp_revnp, /0, /vadc/0/group/1/result_adv/0/grevnp_revnp, /0, /vadc/0/group/1/result_adv/1/grevnp_revnp, /0, /vadc/0/group/1/result_adv/2/grevnp_revnp, /0, /vadc/0/group/1/result_adv/3/grevnp_revnp, /0, /vadc/0/group/1/result_filter/15/grevnp_revnp, /0, /vadc/0/group/1/result_filter/7/grevnp_revnp, /0, /vadc/0/group/1/scan/gasctrl_xtsel, /0, /vadc/0/group/1/scan/gasctrl_gtsel, /0, /vadc/0/group/1/scan/gsevnp_sev1np, /0, /vadc/0/group/1/sync/gsynctr_stsel, /0, /vadc/0/group/1/sync/gsynctr_evalr1, /0, /vadc/0/group/1/sync/gsynctr_evalr2, /0, /vadc/0/group/1/sync/gsynctr_evalr3, /0]


