<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>S32 SDK: middleware/sbc/sbc_uja113x/include/sbc_uja113x_map.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top" style="height:auto; width:100%"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
  <img id="projectlogo" style="height:auto; width:100%" alt="Logo" src="s32sdk_logo_small.jpg"/>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('sbc__uja113x__map_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">sbc_uja113x_map.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="sbc__uja113x__map_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aaef872320cddb8f47b37be7bb2916d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aaef872320cddb8f47b37be7bb2916d6f">UJA113X_REG_ADDR_MASK</a>&#160;&#160;&#160;(0xFEU)</td></tr>
<tr class="memdesc:aaef872320cddb8f47b37be7bb2916d6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register address macros.  <a href="#aaef872320cddb8f47b37be7bb2916d6f">More...</a><br /></td></tr>
<tr class="separator:aaef872320cddb8f47b37be7bb2916d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab40bca07880470f1c389508246c333f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ab40bca07880470f1c389508246c333f1">UJA113X_REG_ADDR_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ab40bca07880470f1c389508246c333f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08e922a2c231539d72c15e0851492a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a08e922a2c231539d72c15e0851492a46">UJA113X_REG_ADDR_F</a>(x)                            &#160;&#160;&#160;((uint8_t)((uint8_t)(x)&lt;&lt;<a class="el" href="sbc__uja113x__map_8h.html#ab40bca07880470f1c389508246c333f1">UJA113X_REG_ADDR_SHIFT</a>)&amp;<a class="el" href="sbc__uja113x__map_8h.html#aaef872320cddb8f47b37be7bb2916d6f">UJA113X_REG_ADDR_MASK</a>)</td></tr>
<tr class="separator:a08e922a2c231539d72c15e0851492a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad60d1419541a34bd3b7f42bc242fe3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aad60d1419541a34bd3b7f42bc242fe3e">UJA113X_SYSIE_OTWIE_MASK</a>&#160;&#160;&#160;(0x04U)</td></tr>
<tr class="memdesc:aad60d1419541a34bd3b7f42bc242fe3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">System interrupt enable register, overtemperature warning interrupt enable macros.  <a href="#aad60d1419541a34bd3b7f42bc242fe3e">More...</a><br /></td></tr>
<tr class="separator:aad60d1419541a34bd3b7f42bc242fe3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac03165536e811248bdca7ea01bce26b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ac03165536e811248bdca7ea01bce26b0">UJA113X_SYSIE_OTWIE_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ac03165536e811248bdca7ea01bce26b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3a163b5afdc150d6ffc73eb085a087a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aa3a163b5afdc150d6ffc73eb085a087a">UJA113X_SYSIE_OTWIE_F</a>(x)            </td></tr>
<tr class="separator:aa3a163b5afdc150d6ffc73eb085a087a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cca25b1a2e6e13a1868aa4d90ed31c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a3cca25b1a2e6e13a1868aa4d90ed31c9">UJA113X_SYSIE_SPIFIE_MASK</a>&#160;&#160;&#160;(0x02U)</td></tr>
<tr class="memdesc:a3cca25b1a2e6e13a1868aa4d90ed31c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">System interrupt enable register, SPI failure enable.  <a href="#a3cca25b1a2e6e13a1868aa4d90ed31c9">More...</a><br /></td></tr>
<tr class="separator:a3cca25b1a2e6e13a1868aa4d90ed31c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a167c6967bf1112b31fae8e19cf0a0702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a167c6967bf1112b31fae8e19cf0a0702">UJA113X_SYSIE_SPIFIE_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a167c6967bf1112b31fae8e19cf0a0702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a095d01bac3a91df2a06abe264a1dc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2a095d01bac3a91df2a06abe264a1dc7">UJA113X_SYSIE_SPIFIE_F</a>(x)          </td></tr>
<tr class="separator:a2a095d01bac3a91df2a06abe264a1dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dda0f2f9e3d61cb27f06691d9e282d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a3dda0f2f9e3d61cb27f06691d9e282d1">UJA113X_SYSIE_MASK</a>&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#aad60d1419541a34bd3b7f42bc242fe3e">UJA113X_SYSIE_OTWIE_MASK</a> | <a class="el" href="sbc__uja113x__map_8h.html#a3cca25b1a2e6e13a1868aa4d90ed31c9">UJA113X_SYSIE_SPIFIE_MASK</a>)</td></tr>
<tr class="memdesc:a3dda0f2f9e3d61cb27f06691d9e282d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">System interrupt enable register.  <a href="#a3dda0f2f9e3d61cb27f06691d9e282d1">More...</a><br /></td></tr>
<tr class="separator:a3dda0f2f9e3d61cb27f06691d9e282d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a715d72043f0d88a5228927fdcd3dcc3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a715d72043f0d88a5228927fdcd3dcc3e">UJA113X_SYSIE_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a715d72043f0d88a5228927fdcd3dcc3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521aa8acd9ed55ca194b4227a47380a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a521aa8acd9ed55ca194b4227a47380a4">UJA113X_SYSIE_F</a>(x)                        </td></tr>
<tr class="separator:a521aa8acd9ed55ca194b4227a47380a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52e8349f63af305cac45d0382ef52181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a52e8349f63af305cac45d0382ef52181">UJA113X_MC_MC_MASK</a>&#160;&#160;&#160;(0x07U)</td></tr>
<tr class="memdesc:a52e8349f63af305cac45d0382ef52181"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode control register, mode control macros.  <a href="#a52e8349f63af305cac45d0382ef52181">More...</a><br /></td></tr>
<tr class="separator:a52e8349f63af305cac45d0382ef52181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1917898aade67c4a8389c3b39ed0e8af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a1917898aade67c4a8389c3b39ed0e8af">UJA113X_MC_MC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a1917898aade67c4a8389c3b39ed0e8af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb3de8ec2d8f05aa6714e5a0523af656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#adb3de8ec2d8f05aa6714e5a0523af656">UJA113X_MC_MC_F</a>(x)                     	</td></tr>
<tr class="separator:adb3de8ec2d8f05aa6714e5a0523af656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a492488386b94acd8813e3f676076b31c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a492488386b94acd8813e3f676076b31c">UJA113X_MSS_OTWS_MASK</a>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="memdesc:a492488386b94acd8813e3f676076b31c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main status register, overtemperature warning status macros.  <a href="#a492488386b94acd8813e3f676076b31c">More...</a><br /></td></tr>
<tr class="separator:a492488386b94acd8813e3f676076b31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad85e782127f22d26b70d6adb183d1441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ad85e782127f22d26b70d6adb183d1441">UJA113X_MSS_OTWS_SHIFT</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ad85e782127f22d26b70d6adb183d1441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7410d91a71ce0e4a602568ea343f2034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a7410d91a71ce0e4a602568ea343f2034">UJA113X_MSS_OTWS_F</a>(x)                 	</td></tr>
<tr class="separator:a7410d91a71ce0e4a602568ea343f2034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a285c3d0c80e3f77ce99a22910de68a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a285c3d0c80e3f77ce99a22910de68a14">UJA113X_MSS_NMS_MASK</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="memdesc:a285c3d0c80e3f77ce99a22910de68a14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main status register, Normal mode status macros.  <a href="#a285c3d0c80e3f77ce99a22910de68a14">More...</a><br /></td></tr>
<tr class="separator:a285c3d0c80e3f77ce99a22910de68a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a998f8ee1fa0168cf91ec6899b13bb971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a998f8ee1fa0168cf91ec6899b13bb971">UJA113X_MSS_NMS_SHIFT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:a998f8ee1fa0168cf91ec6899b13bb971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5744b89cf3bd3ddf6ee93c8b7a4bc30c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a5744b89cf3bd3ddf6ee93c8b7a4bc30c">UJA113X_MSS_NMS_F</a>(x)                   	</td></tr>
<tr class="separator:a5744b89cf3bd3ddf6ee93c8b7a4bc30c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fd30b445bf6d281e9e9af5bb3a2013b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a3fd30b445bf6d281e9e9af5bb3a2013b">UJA113X_MSS_RSS_MASK</a>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="memdesc:a3fd30b445bf6d281e9e9af5bb3a2013b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main status register, Reset source status macros.  <a href="#a3fd30b445bf6d281e9e9af5bb3a2013b">More...</a><br /></td></tr>
<tr class="separator:a3fd30b445bf6d281e9e9af5bb3a2013b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3d3832043f23a01bf819ab817abb14a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ac3d3832043f23a01bf819ab817abb14a">UJA113X_MSS_RSS_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ac3d3832043f23a01bf819ab817abb14a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1aa3be276e3aee222d79fb20b3a52dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae1aa3be276e3aee222d79fb20b3a52dc">UJA113X_MSS_RSS_F</a>(x)                   	</td></tr>
<tr class="separator:ae1aa3be276e3aee222d79fb20b3a52dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a756030a83c8913a3c5dba1bf448dffd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a756030a83c8913a3c5dba1bf448dffd0">UJA113X_MSS_MASK</a></td></tr>
<tr class="memdesc:a756030a83c8913a3c5dba1bf448dffd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main status register macros.  <a href="#a756030a83c8913a3c5dba1bf448dffd0">More...</a><br /></td></tr>
<tr class="separator:a756030a83c8913a3c5dba1bf448dffd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1d1407075b7621cd5b93e8018c1a562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ad1d1407075b7621cd5b93e8018c1a562">UJA113X_MSS_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ad1d1407075b7621cd5b93e8018c1a562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e288e955146160f1b75e32bd0324d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a1e288e955146160f1b75e32bd0324d16">UJA113X_MSS_F</a>(x)                            </td></tr>
<tr class="separator:a1e288e955146160f1b75e32bd0324d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ae3c2a405d8bd48351efcf5e8e2df24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a4ae3c2a405d8bd48351efcf5e8e2df24">UJA113X_WDC_WMC_MASK</a>&#160;&#160;&#160;(0xE0U)</td></tr>
<tr class="memdesc:a4ae3c2a405d8bd48351efcf5e8e2df24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog control register, watchdog mode control macros.  <a href="#a4ae3c2a405d8bd48351efcf5e8e2df24">More...</a><br /></td></tr>
<tr class="separator:a4ae3c2a405d8bd48351efcf5e8e2df24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2a54e071f28c4fe3e55870fe4f48a69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aa2a54e071f28c4fe3e55870fe4f48a69">UJA113X_WDC_WMC_SHIFT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:aa2a54e071f28c4fe3e55870fe4f48a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbd438d47fc91f9365a5fc1811236c00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#abbd438d47fc91f9365a5fc1811236c00">UJA113X_WTDOG_CTR_WMC_F</a>(x)        </td></tr>
<tr class="separator:abbd438d47fc91f9365a5fc1811236c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d6610af34d5d95b73997251fa510dac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2d6610af34d5d95b73997251fa510dac">UJA113X_WDC_NWP_MASK</a>&#160;&#160;&#160;(0x0FU)</td></tr>
<tr class="memdesc:a2d6610af34d5d95b73997251fa510dac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog control register, nominal watchdog period macros.  <a href="#a2d6610af34d5d95b73997251fa510dac">More...</a><br /></td></tr>
<tr class="separator:a2d6610af34d5d95b73997251fa510dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ea87338206a564e638d41366815e96e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a8ea87338206a564e638d41366815e96e">UJA113X_WDC_NWP_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a8ea87338206a564e638d41366815e96e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53d8307da8b2ac141d1eaeda3b6cb618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a53d8307da8b2ac141d1eaeda3b6cb618">UJA113X_WDC_NWP_F</a>(x)                   	</td></tr>
<tr class="separator:a53d8307da8b2ac141d1eaeda3b6cb618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a190bb086d10dc03d1e32e8b9fbe46fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a190bb086d10dc03d1e32e8b9fbe46fa1">UJA113X_WDC_MASK</a>&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#a4ae3c2a405d8bd48351efcf5e8e2df24">UJA113X_WDC_WMC_MASK</a> | <a class="el" href="sbc__uja113x__map_8h.html#a2d6610af34d5d95b73997251fa510dac">UJA113X_WDC_NWP_MASK</a>)</td></tr>
<tr class="memdesc:a190bb086d10dc03d1e32e8b9fbe46fa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog control register macros.  <a href="#a190bb086d10dc03d1e32e8b9fbe46fa1">More...</a><br /></td></tr>
<tr class="separator:a190bb086d10dc03d1e32e8b9fbe46fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeddd0bf705bab712daebc4e98520963"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#afeddd0bf705bab712daebc4e98520963">UJA113X_WDC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:afeddd0bf705bab712daebc4e98520963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfc5ec2925b907915675bae5ec336bf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#acfc5ec2925b907915675bae5ec336bf0">UJA113X_WDC_F</a>(x)                           	</td></tr>
<tr class="separator:acfc5ec2925b907915675bae5ec336bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00dce9e0876aa4316815a69e1900edcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a00dce9e0876aa4316815a69e1900edcb">UJA113X_WDS_FNMS_MASK</a>&#160;&#160;&#160;(0x08U)</td></tr>
<tr class="memdesc:a00dce9e0876aa4316815a69e1900edcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog status register, forced Normal mode status macros.  <a href="#a00dce9e0876aa4316815a69e1900edcb">More...</a><br /></td></tr>
<tr class="separator:a00dce9e0876aa4316815a69e1900edcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a752d5f71418132bd4551b364cfd9306c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a752d5f71418132bd4551b364cfd9306c">UJA113X_WDS_FNMS_SHIFT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:a752d5f71418132bd4551b364cfd9306c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86b97f3c68d52808a9e8e2ffb589f4d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a86b97f3c68d52808a9e8e2ffb589f4d3">UJA113X_WDS_FNMS_F</a>(x)               	</td></tr>
<tr class="separator:a86b97f3c68d52808a9e8e2ffb589f4d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2272c17339aacba94ba83e8211d5b799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2272c17339aacba94ba83e8211d5b799">UJA113X_WDS_SDMS_MASK</a>&#160;&#160;&#160;(0x04U)</td></tr>
<tr class="memdesc:a2272c17339aacba94ba83e8211d5b799"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog status register, Software Development mode status macros.  <a href="#a2272c17339aacba94ba83e8211d5b799">More...</a><br /></td></tr>
<tr class="separator:a2272c17339aacba94ba83e8211d5b799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0797fb9b474c382976a52a79fa0c525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ab0797fb9b474c382976a52a79fa0c525">UJA113X_WDS_SDMS_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ab0797fb9b474c382976a52a79fa0c525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38453c0f12f344b4d6dcfcb67dcaf7bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a38453c0f12f344b4d6dcfcb67dcaf7bb">UJA113X_WDS_SDMS_F</a>(x)               	</td></tr>
<tr class="separator:a38453c0f12f344b4d6dcfcb67dcaf7bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a783219bff7f4054f84ef0d3cf6e203ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a783219bff7f4054f84ef0d3cf6e203ce">UJA113X_WDS_WDS_MASK</a>&#160;&#160;&#160;(0x03U)</td></tr>
<tr class="memdesc:a783219bff7f4054f84ef0d3cf6e203ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog status register, watchdog status macros.  <a href="#a783219bff7f4054f84ef0d3cf6e203ce">More...</a><br /></td></tr>
<tr class="separator:a783219bff7f4054f84ef0d3cf6e203ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5410c02173a677dab0d8519a58dbf79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae5410c02173a677dab0d8519a58dbf79">UJA113X_WDS_WDS_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ae5410c02173a677dab0d8519a58dbf79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ed378f7da0c904b01903d27f34f98c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2ed378f7da0c904b01903d27f34f98c0">UJA113X_WDS_WDS_F</a>(x)                 	</td></tr>
<tr class="separator:a2ed378f7da0c904b01903d27f34f98c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a369ab0e54d1e50b990f7250dcda775fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a369ab0e54d1e50b990f7250dcda775fd">UJA113X_WDS_MASK</a></td></tr>
<tr class="memdesc:a369ab0e54d1e50b990f7250dcda775fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog status register macros.  <a href="#a369ab0e54d1e50b990f7250dcda775fd">More...</a><br /></td></tr>
<tr class="separator:a369ab0e54d1e50b990f7250dcda775fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6202979efb55df2b3134b6657fe9c655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6202979efb55df2b3134b6657fe9c655">UJA113X_WDS_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a6202979efb55df2b3134b6657fe9c655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa43a1db6befb08da385b1f7584921b68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aa43a1db6befb08da385b1f7584921b68">UJA113X_WDS_F</a>(x)                         	</td></tr>
<tr class="separator:aa43a1db6befb08da385b1f7584921b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8477d1c36dfc3fab4a5f9820e67e642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aa8477d1c36dfc3fab4a5f9820e67e642">UJA113X_FSC_ENSC_MASK</a>&#160;&#160;&#160;(0xC0U)</td></tr>
<tr class="memdesc:aa8477d1c36dfc3fab4a5f9820e67e642"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fail-safe control register, EN shut-down control macros.  <a href="#aa8477d1c36dfc3fab4a5f9820e67e642">More...</a><br /></td></tr>
<tr class="separator:aa8477d1c36dfc3fab4a5f9820e67e642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fb90301a749500bd1d44e55d09b247b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a1fb90301a749500bd1d44e55d09b247b">UJA113X_FSC_ENSC_SHIFT</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:a1fb90301a749500bd1d44e55d09b247b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb443ba1d4e808b806179cae6fb51e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6eb443ba1d4e808b806179cae6fb51e7">UJA113X_FSC_ENSC_F</a>(x)         	</td></tr>
<tr class="separator:a6eb443ba1d4e808b806179cae6fb51e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2054ab04785df2c4d73bebf1b3887878"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2054ab04785df2c4d73bebf1b3887878">UJA113X_FSC_ENDC_MASK</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="memdesc:a2054ab04785df2c4d73bebf1b3887878"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fail-safe control register, EN high-side driver activation macros.  <a href="#a2054ab04785df2c4d73bebf1b3887878">More...</a><br /></td></tr>
<tr class="separator:a2054ab04785df2c4d73bebf1b3887878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1591126ce8ee59851f2c8ee7ece5569c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a1591126ce8ee59851f2c8ee7ece5569c">UJA113X_FSC_ENDC_SHIFT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:a1591126ce8ee59851f2c8ee7ece5569c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad6e599e9b25c49f3a2273f09b770592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aad6e599e9b25c49f3a2273f09b770592">UJA113X_FSC_ENDC_F</a>(x)         	</td></tr>
<tr class="separator:aad6e599e9b25c49f3a2273f09b770592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b8730ddcd0cadea5fe7685034e2964d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a4b8730ddcd0cadea5fe7685034e2964d">UJA113X_FSC_ENC_MASK</a>&#160;&#160;&#160;(0x18U)</td></tr>
<tr class="memdesc:a4b8730ddcd0cadea5fe7685034e2964d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fail-safe control register, EN output configuration macros.  <a href="#a4b8730ddcd0cadea5fe7685034e2964d">More...</a><br /></td></tr>
<tr class="separator:a4b8730ddcd0cadea5fe7685034e2964d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0ecc5015bd4d733fad40932f59927da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae0ecc5015bd4d733fad40932f59927da">UJA113X_FSC_ENC_SHIFT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ae0ecc5015bd4d733fad40932f59927da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad325c0aafc5eae0d037583b3a08738e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ad325c0aafc5eae0d037583b3a08738e4">UJA113X_FSC_ENC_F</a>(x)         	</td></tr>
<tr class="separator:ad325c0aafc5eae0d037583b3a08738e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66c81d9022e7f5d70c05fbbf6b0a6dc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a66c81d9022e7f5d70c05fbbf6b0a6dc7">UJA113X_FSC_LHC_MASK</a>&#160;&#160;&#160;(0x04U)</td></tr>
<tr class="memdesc:a66c81d9022e7f5d70c05fbbf6b0a6dc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fail-safe control register, LIMP home control macros.  <a href="#a66c81d9022e7f5d70c05fbbf6b0a6dc7">More...</a><br /></td></tr>
<tr class="separator:a66c81d9022e7f5d70c05fbbf6b0a6dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf2c76abea0268998c317c60d81d2ea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#acf2c76abea0268998c317c60d81d2ea4">UJA113X_FSC_LHC_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:acf2c76abea0268998c317c60d81d2ea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfde3c7bdf2297e0505e2343f1e992cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#abfde3c7bdf2297e0505e2343f1e992cf">UJA113X_FSC_LHC_F</a>(x)         	</td></tr>
<tr class="separator:abfde3c7bdf2297e0505e2343f1e992cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bb0fe70a4690b7e47a4b9f675fc3645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6bb0fe70a4690b7e47a4b9f675fc3645">UJA113X_FSC_RCC_MASK</a>&#160;&#160;&#160;(0x03U)</td></tr>
<tr class="memdesc:a6bb0fe70a4690b7e47a4b9f675fc3645"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fail-safe control register, reset counter control macros.  <a href="#a6bb0fe70a4690b7e47a4b9f675fc3645">More...</a><br /></td></tr>
<tr class="separator:a6bb0fe70a4690b7e47a4b9f675fc3645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c2527b8793c274a6ebaa5dacb628070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a8c2527b8793c274a6ebaa5dacb628070">UJA113X_FSC_RCC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a8c2527b8793c274a6ebaa5dacb628070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56aedb158a359bf3c7ab945d8144b96d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a56aedb158a359bf3c7ab945d8144b96d">UJA113X_FSC_RCC_F</a>(x)         	</td></tr>
<tr class="separator:a56aedb158a359bf3c7ab945d8144b96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a364205b666e6f2f5bd3920c2fd9fdc84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a364205b666e6f2f5bd3920c2fd9fdc84">UJA113X_FSC_MASK</a></td></tr>
<tr class="memdesc:a364205b666e6f2f5bd3920c2fd9fdc84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fail-safe control register macros.  <a href="#a364205b666e6f2f5bd3920c2fd9fdc84">More...</a><br /></td></tr>
<tr class="separator:a364205b666e6f2f5bd3920c2fd9fdc84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62776724e01d854eee5a938828f929d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a62776724e01d854eee5a938828f929d0">UJA113X_FSC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a62776724e01d854eee5a938828f929d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e0f64ab1dcbe9c075a37b4dd8dc91b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a8e0f64ab1dcbe9c075a37b4dd8dc91b5">UJA113X_FSC_F</a>(x)                           	&#160;&#160;&#160;((uint8_t)((uint8_t)(x)&lt;&lt;UJA113X_FAIL_SAFE_SHIFT)&amp;UJA113X_FAIL_SAFE_MASK)</td></tr>
<tr class="separator:a8e0f64ab1dcbe9c075a37b4dd8dc91b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3191523ba586106a0a98a7c411ae07ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a3191523ba586106a0a98a7c411ae07ad">UJA113X_LC_LK6C_MASK</a>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="memdesc:a3191523ba586106a0a98a7c411ae07ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock control 6: address area 0x68 to 0x6F macros.  <a href="#a3191523ba586106a0a98a7c411ae07ad">More...</a><br /></td></tr>
<tr class="separator:a3191523ba586106a0a98a7c411ae07ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fa0eb2a97f996355765ae5d87fdd7fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a7fa0eb2a97f996355765ae5d87fdd7fa">UJA113X_LC_LK6C_SHIFT</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:a7fa0eb2a97f996355765ae5d87fdd7fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a898137955fa73e678aa04327acf041c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a898137955fa73e678aa04327acf041c8">UJA113X_LC_LK6C_F</a>(x)                    </td></tr>
<tr class="separator:a898137955fa73e678aa04327acf041c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e0136b8ae1f544cb6033435302a4d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a8e0136b8ae1f544cb6033435302a4d0f">UJA113X_LC_LK5C_MASK</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="memdesc:a8e0136b8ae1f544cb6033435302a4d0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock control control 5: address area 0x50 to 0x5F - Timer control macros.  <a href="#a8e0136b8ae1f544cb6033435302a4d0f">More...</a><br /></td></tr>
<tr class="separator:a8e0136b8ae1f544cb6033435302a4d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f76854853ed3acea496f20eef6b89fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a5f76854853ed3acea496f20eef6b89fa">UJA113X_LC_LK5C_SHIFT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:a5f76854853ed3acea496f20eef6b89fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f85e128f8cedf19ab8f7574e627e8e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6f85e128f8cedf19ab8f7574e627e8e5">UJA113X_LC_LK5C_F</a>(x)                    </td></tr>
<tr class="separator:a6f85e128f8cedf19ab8f7574e627e8e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f1969a8cd1142df23671c80461de312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a0f1969a8cd1142df23671c80461de312">UJA113X_LC_LK4C_MASK</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="memdesc:a0f1969a8cd1142df23671c80461de312"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock control 4: address area 0x40 to 0x4F - HVIO5 to HVIO8 control macros.  <a href="#a0f1969a8cd1142df23671c80461de312">More...</a><br /></td></tr>
<tr class="separator:a0f1969a8cd1142df23671c80461de312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a433ac45b45f7fe4d9c5a53afe95d5511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a433ac45b45f7fe4d9c5a53afe95d5511">UJA113X_LC_LK4C_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a433ac45b45f7fe4d9c5a53afe95d5511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae86ad50dc7734266cbdd776776739c66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae86ad50dc7734266cbdd776776739c66">UJA113X_LC_LK4C_F</a>(x)                    </td></tr>
<tr class="separator:ae86ad50dc7734266cbdd776776739c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadf5c4ef722bd8d52562c8e6022e821a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aadf5c4ef722bd8d52562c8e6022e821a">UJA113X_LC_LK3C_MASK</a>&#160;&#160;&#160;(0x08U)</td></tr>
<tr class="memdesc:aadf5c4ef722bd8d52562c8e6022e821a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock control 3: address area 0x30 to 0x3F - address area 0x30 to 0x3F - HVIO1 to HVIO4 control macros.  <a href="#aadf5c4ef722bd8d52562c8e6022e821a">More...</a><br /></td></tr>
<tr class="separator:aadf5c4ef722bd8d52562c8e6022e821a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92b99fa86486a53fd644d199a55c5d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a92b99fa86486a53fd644d199a55c5d46">UJA113X_LC_LK3C_SHIFT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:a92b99fa86486a53fd644d199a55c5d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20a604dcb48fc7773a34b7b2871b5598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a20a604dcb48fc7773a34b7b2871b5598">UJA113X_LC_LK3C_F</a>(x)                    </td></tr>
<tr class="separator:a20a604dcb48fc7773a34b7b2871b5598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19e91c07f8d49ef7571f843c8ce8e057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a19e91c07f8d49ef7571f843c8ce8e057">UJA113X_LC_LK2C_MASK</a>&#160;&#160;&#160;(0x04U)</td></tr>
<tr class="memdesc:a19e91c07f8d49ef7571f843c8ce8e057"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock control 2: address area 0x20 to 0x2F - transceiver control macros.  <a href="#a19e91c07f8d49ef7571f843c8ce8e057">More...</a><br /></td></tr>
<tr class="separator:a19e91c07f8d49ef7571f843c8ce8e057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a95c4b45190e77595ff49533ea27d62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a0a95c4b45190e77595ff49533ea27d62">UJA113X_LC_LK2C_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a0a95c4b45190e77595ff49533ea27d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a73d880aacb303717bbb3ecb0111dbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a1a73d880aacb303717bbb3ecb0111dbd">UJA113X_LC_LK2C_F</a>(x)                    </td></tr>
<tr class="separator:a1a73d880aacb303717bbb3ecb0111dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f5ac6230f4831b46cd0476422f015ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a9f5ac6230f4831b46cd0476422f015ff">UJA113X_LC_LK1C_MASK</a>&#160;&#160;&#160;(0x02U)</td></tr>
<tr class="memdesc:a9f5ac6230f4831b46cd0476422f015ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock control 1: address area 0x10 to 0x1F - supply control macros.  <a href="#a9f5ac6230f4831b46cd0476422f015ff">More...</a><br /></td></tr>
<tr class="separator:a9f5ac6230f4831b46cd0476422f015ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7dc9704c5cd87d2e497b8a8c4d7e522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#af7dc9704c5cd87d2e497b8a8c4d7e522">UJA113X_LC_LK1C_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:af7dc9704c5cd87d2e497b8a8c4d7e522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc02962d6fd624d5b318449db41694e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#abcc02962d6fd624d5b318449db41694e">UJA113X_LC_LK1C_F</a>(x)                    </td></tr>
<tr class="separator:abcc02962d6fd624d5b318449db41694e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2ba630e6609f0beabd83c2b48de66f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ad2ba630e6609f0beabd83c2b48de66f7">UJA113X_LC_LK0C_MASK</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:ad2ba630e6609f0beabd83c2b48de66f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock control 0: address area 0x06 to 0x09 - general-purpose memory macros.  <a href="#ad2ba630e6609f0beabd83c2b48de66f7">More...</a><br /></td></tr>
<tr class="separator:ad2ba630e6609f0beabd83c2b48de66f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae37c91fe1dea78f594e8f82ebe7ad762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae37c91fe1dea78f594e8f82ebe7ad762">UJA113X_LC_LK0C_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ae37c91fe1dea78f594e8f82ebe7ad762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7be34777be3f4599d557e49d8e36e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ac7be34777be3f4599d557e49d8e36e4b">UJA113X_LC_LK0C_F</a>(x)                    </td></tr>
<tr class="separator:ac7be34777be3f4599d557e49d8e36e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a696af2e40fad2952af022ffa98930aa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a696af2e40fad2952af022ffa98930aa0">UJA113X_LC_MASK</a></td></tr>
<tr class="memdesc:a696af2e40fad2952af022ffa98930aa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock control register macros.  <a href="#a696af2e40fad2952af022ffa98930aa0">More...</a><br /></td></tr>
<tr class="separator:a696af2e40fad2952af022ffa98930aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff134f4cb15ac67de4c290d50e489bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a9ff134f4cb15ac67de4c290d50e489bb">UJA113X_LC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a9ff134f4cb15ac67de4c290d50e489bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf8615322fa1ddefe8f8ea04f17e3d7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#adf8615322fa1ddefe8f8ea04f17e3d7d">UJA113X_LC_F</a>(x)                           	</td></tr>
<tr class="separator:adf8615322fa1ddefe8f8ea04f17e3d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39db5f3935defa1db642b9e844df3cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a39db5f3935defa1db642b9e844df3cf9">UJA113X_RC_V2SC_MASK</a>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="memdesc:a39db5f3935defa1db642b9e844df3cf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator control register, V2 shutdown response to a battery over- or undervoltage macros.  <a href="#a39db5f3935defa1db642b9e844df3cf9">More...</a><br /></td></tr>
<tr class="separator:a39db5f3935defa1db642b9e844df3cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a727afc6187fc5bce6af56f5b8aca721e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a727afc6187fc5bce6af56f5b8aca721e">UJA113X_RC_V2SC_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a727afc6187fc5bce6af56f5b8aca721e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68ee2805b108a3a5f9d7cdb1ef072b90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a68ee2805b108a3a5f9d7cdb1ef072b90">UJA113X_RC_V2SC_F</a>(x)                   	</td></tr>
<tr class="separator:a68ee2805b108a3a5f9d7cdb1ef072b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d31496993cfceb585a254c8b349e56a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a4d31496993cfceb585a254c8b349e56a">UJA113X_RC_V2C_MASK</a>&#160;&#160;&#160;(0x0CU)</td></tr>
<tr class="memdesc:a4d31496993cfceb585a254c8b349e56a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator control register, V2 control macros.  <a href="#a4d31496993cfceb585a254c8b349e56a">More...</a><br /></td></tr>
<tr class="separator:a4d31496993cfceb585a254c8b349e56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a814c757cde6a0a0c01e86b122861eca2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a814c757cde6a0a0c01e86b122861eca2">UJA113X_RC_V2C_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a814c757cde6a0a0c01e86b122861eca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4efcf451ab61936c3f499539be73d94e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a4efcf451ab61936c3f499539be73d94e">UJA113X_RC_V2C_F</a>(x)                   	</td></tr>
<tr class="separator:a4efcf451ab61936c3f499539be73d94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8dbdf3101a79bd6175b336f5fc8b4d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aa8dbdf3101a79bd6175b336f5fc8b4d3">UJA113X_RC_V1RTC_MASK</a>&#160;&#160;&#160;(0x03U)</td></tr>
<tr class="memdesc:aa8dbdf3101a79bd6175b336f5fc8b4d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator control register, V1 undervoltage reset threshold macros.  <a href="#aa8dbdf3101a79bd6175b336f5fc8b4d3">More...</a><br /></td></tr>
<tr class="separator:aa8dbdf3101a79bd6175b336f5fc8b4d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6515637db74a5e0e91cbb8e79f9cb883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6515637db74a5e0e91cbb8e79f9cb883">UJA113X_RC_V1RTC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a6515637db74a5e0e91cbb8e79f9cb883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac78f6b0c69a3b7a92c2c958dd4b27941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ac78f6b0c69a3b7a92c2c958dd4b27941">UJA113X_RC_V1RTC_F</a>(x)               	</td></tr>
<tr class="separator:ac78f6b0c69a3b7a92c2c958dd4b27941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a217a11672e689b0d0961c97c15340f23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a217a11672e689b0d0961c97c15340f23">UJA113X_RC_MASK</a></td></tr>
<tr class="memdesc:a217a11672e689b0d0961c97c15340f23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator control register macros.  <a href="#a217a11672e689b0d0961c97c15340f23">More...</a><br /></td></tr>
<tr class="separator:a217a11672e689b0d0961c97c15340f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb64f23f789c2a9c2085917790cb3acd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#adb64f23f789c2a9c2085917790cb3acd">UJA113X_RC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:adb64f23f789c2a9c2085917790cb3acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e1016107a85ed7c6af280d9a534fae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a9e1016107a85ed7c6af280d9a534fae7">UJA113X_RC_F</a>(x)                           	</td></tr>
<tr class="separator:a9e1016107a85ed7c6af280d9a534fae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b35f912f9869b032aa377f4ebef244e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a4b35f912f9869b032aa377f4ebef244e">UJA113X_BMETSC_BMSC_MASK</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:a4b35f912f9869b032aa377f4ebef244e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Battery monitor event trigger source control register, trigger source for generating battery monitoring/overvoltage/undervoltage/shutdown events.  <a href="#a4b35f912f9869b032aa377f4ebef244e">More...</a><br /></td></tr>
<tr class="separator:a4b35f912f9869b032aa377f4ebef244e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c190b9dd986c36a95b58b4190e2c824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a7c190b9dd986c36a95b58b4190e2c824">UJA113X_BMETSC_BMSC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a7c190b9dd986c36a95b58b4190e2c824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac620351f52dda981a2a83dae333bc1e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ac620351f52dda981a2a83dae333bc1e3">UJA113X_BMETSC_BMSC_F</a>(x)            </td></tr>
<tr class="separator:ac620351f52dda981a2a83dae333bc1e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11b976975df60389c5bc11fb86ceb50b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a11b976975df60389c5bc11fb86ceb50b">UJA113X_BMETSC_MASK</a>&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#a4b35f912f9869b032aa377f4ebef244e">UJA113X_BMETSC_BMSC_MASK</a>)</td></tr>
<tr class="memdesc:a11b976975df60389c5bc11fb86ceb50b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Battery monitor event trigger source control register macros.  <a href="#a11b976975df60389c5bc11fb86ceb50b">More...</a><br /></td></tr>
<tr class="separator:a11b976975df60389c5bc11fb86ceb50b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a067e79740d7eef9deb27e2a07b55b270"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a067e79740d7eef9deb27e2a07b55b270">UJA113X_BMETSC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a067e79740d7eef9deb27e2a07b55b270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4616ed89c62e429ee6b0d4d97441cb7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a4616ed89c62e429ee6b0d4d97441cb7c">UJA113X_BMETSC_F</a>(x)                      </td></tr>
<tr class="separator:a4616ed89c62e429ee6b0d4d97441cb7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6e3e585b44d79e13a9f31f5709a62da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aa6e3e585b44d79e13a9f31f5709a62da">UJA113X_BMUTC_BMUTC_MASK</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="memdesc:aa6e3e585b44d79e13a9f31f5709a62da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Battery monitor undervoltage threshold control register, threshold for triggering a battery undervoltage event and BMUI interrupt.  <a href="#aa6e3e585b44d79e13a9f31f5709a62da">More...</a><br /></td></tr>
<tr class="separator:aa6e3e585b44d79e13a9f31f5709a62da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34ed25ffc826d98a1ce3f58ae2c83d92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a34ed25ffc826d98a1ce3f58ae2c83d92">UJA113X_BMUTC_BMUTC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a34ed25ffc826d98a1ce3f58ae2c83d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3254a7d78ec7c8f14562d55f4e229614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a3254a7d78ec7c8f14562d55f4e229614">UJA113X_BMUTC_BMUTC_F</a>(x)            </td></tr>
<tr class="separator:a3254a7d78ec7c8f14562d55f4e229614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67767705a279e8a9251f3c4ee44952a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a67767705a279e8a9251f3c4ee44952a4">UJA113X_BMUTC_MASK</a>&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#aa6e3e585b44d79e13a9f31f5709a62da">UJA113X_BMUTC_BMUTC_MASK</a>)</td></tr>
<tr class="memdesc:a67767705a279e8a9251f3c4ee44952a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Battery monitor event trigger source control register macros.  <a href="#a67767705a279e8a9251f3c4ee44952a4">More...</a><br /></td></tr>
<tr class="separator:a67767705a279e8a9251f3c4ee44952a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a983e753b5f612e20008d2ef032c60d8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a983e753b5f612e20008d2ef032c60d8d">UJA113X_BMUTC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a983e753b5f612e20008d2ef032c60d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80db09eb2d2f6324eb45814a851fa6c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a80db09eb2d2f6324eb45814a851fa6c5">UJA113X_BMUTC_F</a>(x)                       	</td></tr>
<tr class="separator:a80db09eb2d2f6324eb45814a851fa6c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a652af397e309fca84a53751c65e23d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a652af397e309fca84a53751c65e23d0e">UJA113X_BMOTC_BMOTC_MASK</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="memdesc:a652af397e309fca84a53751c65e23d0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Battery monitor overvoltage threshold control register, threshold for triggering a battery overvoltage event and BMOI interrupt.  <a href="#a652af397e309fca84a53751c65e23d0e">More...</a><br /></td></tr>
<tr class="separator:a652af397e309fca84a53751c65e23d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a672f6ae0cb726e36f10bf69656a444ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a672f6ae0cb726e36f10bf69656a444ef">UJA113X_BMOTC_BMOTC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a672f6ae0cb726e36f10bf69656a444ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd160368740bae0d1e47c6fe95a5694b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#abd160368740bae0d1e47c6fe95a5694b">UJA113X_BMOTC_BMOTC_F</a>(x)            </td></tr>
<tr class="separator:abd160368740bae0d1e47c6fe95a5694b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4df8e080ab10a197d3cf1cff70e235f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae4df8e080ab10a197d3cf1cff70e235f">UJA113X_BMOTC_MASK</a>&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#a652af397e309fca84a53751c65e23d0e">UJA113X_BMOTC_BMOTC_MASK</a>)</td></tr>
<tr class="memdesc:ae4df8e080ab10a197d3cf1cff70e235f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Battery monitor event trigger source control register macros.  <a href="#ae4df8e080ab10a197d3cf1cff70e235f">More...</a><br /></td></tr>
<tr class="separator:ae4df8e080ab10a197d3cf1cff70e235f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f3f1edbe631b953b1a6a6172c44532f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a3f3f1edbe631b953b1a6a6172c44532f">UJA113X_BMOTC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a3f3f1edbe631b953b1a6a6172c44532f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae595f7902750570b8a102285dcc3e576"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae595f7902750570b8a102285dcc3e576">UJA113X_BMOTC_F</a>(x)                       	</td></tr>
<tr class="separator:ae595f7902750570b8a102285dcc3e576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb836fb952b009a93df104c0810a1d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6eb836fb952b009a93df104c0810a1d9">UJA113X_BMHC_BMHOC_MASK</a>&#160;&#160;&#160;(0xF0U)</td></tr>
<tr class="memdesc:a6eb836fb952b009a93df104c0810a1d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Battery monitor hysteresis control register, battery monitor overvoltage threshold release level.  <a href="#a6eb836fb952b009a93df104c0810a1d9">More...</a><br /></td></tr>
<tr class="separator:a6eb836fb952b009a93df104c0810a1d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18c588bdaa284f70d73d75701c60b8d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a18c588bdaa284f70d73d75701c60b8d9">UJA113X_BMHC_BMHOC_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a18c588bdaa284f70d73d75701c60b8d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96ede5fd40ec5dcae29b77f3942ceb01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a96ede5fd40ec5dcae29b77f3942ceb01">UJA113X_BMHC_BMHOC_F</a>(x)             	</td></tr>
<tr class="separator:a96ede5fd40ec5dcae29b77f3942ceb01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a422c2154a37d1da8481ed1ff7f088ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a422c2154a37d1da8481ed1ff7f088ca3">UJA113X_BMHC_BMHUC_MASK</a>&#160;&#160;&#160;(0x0FU)</td></tr>
<tr class="memdesc:a422c2154a37d1da8481ed1ff7f088ca3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Battery monitor hysteresis control register, battery monitor undervoltage threshold release level.  <a href="#a422c2154a37d1da8481ed1ff7f088ca3">More...</a><br /></td></tr>
<tr class="separator:a422c2154a37d1da8481ed1ff7f088ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a176cb59c4f87cc04ed9a3ace53c55995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a176cb59c4f87cc04ed9a3ace53c55995">UJA113X_BMHC_BMHUC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a176cb59c4f87cc04ed9a3ace53c55995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a6d09b101d93676292188fbdaf2b171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a4a6d09b101d93676292188fbdaf2b171">UJA113X_BMHC_BMHUC_F</a>(x)             	</td></tr>
<tr class="separator:a4a6d09b101d93676292188fbdaf2b171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6007b5d59b44ff66276024c4cf13e62a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6007b5d59b44ff66276024c4cf13e62a">UJA113X_BMHC_MASK</a>&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#a6eb836fb952b009a93df104c0810a1d9">UJA113X_BMHC_BMHOC_MASK</a> | <a class="el" href="sbc__uja113x__map_8h.html#a422c2154a37d1da8481ed1ff7f088ca3">UJA113X_BMHC_BMHUC_MASK</a>)</td></tr>
<tr class="memdesc:a6007b5d59b44ff66276024c4cf13e62a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Battery monitor event trigger source control register macros.  <a href="#a6007b5d59b44ff66276024c4cf13e62a">More...</a><br /></td></tr>
<tr class="separator:a6007b5d59b44ff66276024c4cf13e62a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26966359d4d84158e1e7d632751b3b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a26966359d4d84158e1e7d632751b3b44">UJA113X_BMHC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a26966359d4d84158e1e7d632751b3b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7cc5013cecb870d7c513e3ea233c80b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#af7cc5013cecb870d7c513e3ea233c80b">UJA113X_BMHC_F</a>(x)                       	</td></tr>
<tr class="separator:af7cc5013cecb870d7c513e3ea233c80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa450b8d559eb4eb91a5c05ad21b75eaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aa450b8d559eb4eb91a5c05ad21b75eaf">UJA113X_ACRVBAT1_BMBCD_MASK</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="memdesc:aa450b8d559eb4eb91a5c05ad21b75eaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC conversion results for VBAT register 1, ADC conversion results for voltage measured on pin BAT; 8 most significant bits.  <a href="#aa450b8d559eb4eb91a5c05ad21b75eaf">More...</a><br /></td></tr>
<tr class="separator:aa450b8d559eb4eb91a5c05ad21b75eaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1009bf34dd8511a3a471cb3b94d71e15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a1009bf34dd8511a3a471cb3b94d71e15">UJA113X_ACRVBAT1_BMBCD_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a1009bf34dd8511a3a471cb3b94d71e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34d4511759ff6846c5bb1bb53f0db66d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a34d4511759ff6846c5bb1bb53f0db66d">UJA113X_ACRVBAT1_BMBCD_F</a>(x)      </td></tr>
<tr class="separator:a34d4511759ff6846c5bb1bb53f0db66d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7769b9ab2ea4d3e285cd6ac5311d1069"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a7769b9ab2ea4d3e285cd6ac5311d1069">UJA113X_ACRVBAT1_MASK</a>&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#aa450b8d559eb4eb91a5c05ad21b75eaf">UJA113X_ACRVBAT1_BMBCD_MASK</a>)</td></tr>
<tr class="memdesc:a7769b9ab2ea4d3e285cd6ac5311d1069"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC conversion results for VBAT register 1 macros.  <a href="#a7769b9ab2ea4d3e285cd6ac5311d1069">More...</a><br /></td></tr>
<tr class="separator:a7769b9ab2ea4d3e285cd6ac5311d1069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35fbc49f74fa975869a6ad2a693bfa4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a35fbc49f74fa975869a6ad2a693bfa4e">UJA113X_ACRVBAT1_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a35fbc49f74fa975869a6ad2a693bfa4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1be7294805a058876108a280f9b059c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a1be7294805a058876108a280f9b059c8">UJA113X_ACRVBAT1_F</a>(x)                  </td></tr>
<tr class="separator:a1be7294805a058876108a280f9b059c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cefb76cd14e4a8c5d08e1c7be87ac81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a4cefb76cd14e4a8c5d08e1c7be87ac81">UJA113X_ACRVBAT2_BMBCS_MASK</a>&#160;&#160;&#160;(0x04U)</td></tr>
<tr class="memdesc:a4cefb76cd14e4a8c5d08e1c7be87ac81"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC conversion results for VBAT register 2, ADC conversion results for VBAT read out via SPI.  <a href="#a4cefb76cd14e4a8c5d08e1c7be87ac81">More...</a><br /></td></tr>
<tr class="separator:a4cefb76cd14e4a8c5d08e1c7be87ac81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19c1bec3c42bed335afe857d5c3d6c7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a19c1bec3c42bed335afe857d5c3d6c7e">UJA113X_ACRVBAT2_BMBCS_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a19c1bec3c42bed335afe857d5c3d6c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1b0b7ac347788441ab74fad3721d561"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ad1b0b7ac347788441ab74fad3721d561">UJA113X_ACRVBAT2_BMBCS_F</a>(x)      </td></tr>
<tr class="separator:ad1b0b7ac347788441ab74fad3721d561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a629c5dcccc9362279b21cfabe6e87a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a629c5dcccc9362279b21cfabe6e87a09">UJA113X_ACRVBAT2_BMBCD_MASK</a>&#160;&#160;&#160;(0x03U)</td></tr>
<tr class="memdesc:a629c5dcccc9362279b21cfabe6e87a09"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC conversion results for VBAT register 2, ADC conversion results for voltage measured on pin BAT; 2 least significant bits.  <a href="#a629c5dcccc9362279b21cfabe6e87a09">More...</a><br /></td></tr>
<tr class="separator:a629c5dcccc9362279b21cfabe6e87a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49e1858f6b94b36a2851b44191ab95aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a49e1858f6b94b36a2851b44191ab95aa">UJA113X_ACRVBAT2_BMBCD_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a49e1858f6b94b36a2851b44191ab95aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a439c71adec1536c3a4dcef3360d854c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a439c71adec1536c3a4dcef3360d854c2">UJA113X_ACRVBAT2_BMBCD_F</a>(x)      </td></tr>
<tr class="separator:a439c71adec1536c3a4dcef3360d854c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c5b795823aba8e3347b609901491d0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6c5b795823aba8e3347b609901491d0a">UJA113X_ACRVBAT2_MASK</a>&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#a4cefb76cd14e4a8c5d08e1c7be87ac81">UJA113X_ACRVBAT2_BMBCS_MASK</a> | <a class="el" href="sbc__uja113x__map_8h.html#a629c5dcccc9362279b21cfabe6e87a09">UJA113X_ACRVBAT2_BMBCD_MASK</a>)</td></tr>
<tr class="memdesc:a6c5b795823aba8e3347b609901491d0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC conversion results for VBATSENSE register 2 macros.  <a href="#a6c5b795823aba8e3347b609901491d0a">More...</a><br /></td></tr>
<tr class="separator:a6c5b795823aba8e3347b609901491d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc5c7256ff09ef6461c721a379eb686f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#acc5c7256ff09ef6461c721a379eb686f">UJA113X_ACRVBAT2_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:acc5c7256ff09ef6461c721a379eb686f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc0ec86ea21b7117dd712ea575007d44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#adc0ec86ea21b7117dd712ea575007d44">UJA113X_ACRVBAT2_F</a>(x)                  </td></tr>
<tr class="separator:adc0ec86ea21b7117dd712ea575007d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f97d7a70d4de4f3a3fcc464da54c006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2f97d7a70d4de4f3a3fcc464da54c006">UJA113X_ACRVBATSEN1_BMSCD_MASK</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="memdesc:a2f97d7a70d4de4f3a3fcc464da54c006"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC conversion results for VBATSENSE register 1, ADC conversion results for voltage measured on pin BAT; 8 most significant bits.  <a href="#a2f97d7a70d4de4f3a3fcc464da54c006">More...</a><br /></td></tr>
<tr class="separator:a2f97d7a70d4de4f3a3fcc464da54c006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace618228bee8f4bf8d453fb6a99939d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ace618228bee8f4bf8d453fb6a99939d2">UJA113X_ACRVBATSEN1_BMSCD_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ace618228bee8f4bf8d453fb6a99939d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4d3ca7fdb9088a7baebc005ad5895ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ab4d3ca7fdb9088a7baebc005ad5895ab">UJA113X_ACRVBATSEN1_BMSCD_F</a>(x)</td></tr>
<tr class="separator:ab4d3ca7fdb9088a7baebc005ad5895ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f3dacf37d5b2308ea8c6242e7f83370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a8f3dacf37d5b2308ea8c6242e7f83370">UJA113X_ACRVBATSEN1_MASK</a>&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#a2f97d7a70d4de4f3a3fcc464da54c006">UJA113X_ACRVBATSEN1_BMSCD_MASK</a>)</td></tr>
<tr class="memdesc:a8f3dacf37d5b2308ea8c6242e7f83370"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC conversion results for VBATSENSE register 1 macros.  <a href="#a8f3dacf37d5b2308ea8c6242e7f83370">More...</a><br /></td></tr>
<tr class="separator:a8f3dacf37d5b2308ea8c6242e7f83370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5517bfe5134bd356c2ce9d421992c60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#af5517bfe5134bd356c2ce9d421992c60">UJA113X_ACRVBATSEN1_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:af5517bfe5134bd356c2ce9d421992c60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a944d80734b4d0b3d49afb079b309e17b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a944d80734b4d0b3d49afb079b309e17b">UJA113X_ACRVBATSEN1_F</a>(x)            </td></tr>
<tr class="separator:a944d80734b4d0b3d49afb079b309e17b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa50956457d0222c306b261a092f31316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aa50956457d0222c306b261a092f31316">UJA113X_ACRVBATSEN2_BMSCS_MASK</a>&#160;&#160;&#160;(0x04U)</td></tr>
<tr class="memdesc:aa50956457d0222c306b261a092f31316"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC conversion results for VBATSENSE register 2, ADC conversion results for VBATSENSE read out via SPI.  <a href="#aa50956457d0222c306b261a092f31316">More...</a><br /></td></tr>
<tr class="separator:aa50956457d0222c306b261a092f31316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e9ed25f51c6c4ae156e6cf47955edff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a3e9ed25f51c6c4ae156e6cf47955edff">UJA113X_ACRVBATSEN2_BMSCS_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a3e9ed25f51c6c4ae156e6cf47955edff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebcf94aa8e35ca2d38417b68dd6d47c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aebcf94aa8e35ca2d38417b68dd6d47c5">UJA113X_ACRVBATSEN2_BMSCS_F</a>(x)</td></tr>
<tr class="separator:aebcf94aa8e35ca2d38417b68dd6d47c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a817e5da9d6a6d5f31d67480a4833ec37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a817e5da9d6a6d5f31d67480a4833ec37">UJA113X_ACRVBATSEN2_BMSCD_MASK</a>&#160;&#160;&#160;(0x03U)</td></tr>
<tr class="memdesc:a817e5da9d6a6d5f31d67480a4833ec37"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC conversion results for VBATSENSE register 2, ADC conversion results for voltage measured on pin BATSENSE; 2 least significant bits.  <a href="#a817e5da9d6a6d5f31d67480a4833ec37">More...</a><br /></td></tr>
<tr class="separator:a817e5da9d6a6d5f31d67480a4833ec37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae41488183c0fa9eaedfe4fa234156a4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae41488183c0fa9eaedfe4fa234156a4c">UJA113X_ACRVBATSEN2_BMSCD_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ae41488183c0fa9eaedfe4fa234156a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3264ca2e6b631ae29c9ce9a80f1cd602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a3264ca2e6b631ae29c9ce9a80f1cd602">UJA113X_ACRVBATSEN2_BMSCD_F</a>(x)</td></tr>
<tr class="separator:a3264ca2e6b631ae29c9ce9a80f1cd602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb25b250976a28cd3fad1434c2a30254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#afb25b250976a28cd3fad1434c2a30254">UJA113X_ACRVBATSEN2_MASK</a>&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#aa50956457d0222c306b261a092f31316">UJA113X_ACRVBATSEN2_BMSCS_MASK</a> | <a class="el" href="sbc__uja113x__map_8h.html#a817e5da9d6a6d5f31d67480a4833ec37">UJA113X_ACRVBATSEN2_BMSCD_MASK</a>)</td></tr>
<tr class="memdesc:afb25b250976a28cd3fad1434c2a30254"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC conversion results for VBATSENSE register 2 macros.  <a href="#afb25b250976a28cd3fad1434c2a30254">More...</a><br /></td></tr>
<tr class="separator:afb25b250976a28cd3fad1434c2a30254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39f038d7e834db806d7128ce611bd43a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a39f038d7e834db806d7128ce611bd43a">UJA113X_ACRVBATSEN2_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a39f038d7e834db806d7128ce611bd43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aa816500e9895c871e1e09b611a8f00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a0aa816500e9895c871e1e09b611a8f00">UJA113X_ACRVBATSEN2_F</a>(x)            </td></tr>
<tr class="separator:a0aa816500e9895c871e1e09b611a8f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06339e0ac5fe843254f457bf5f46f5bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a06339e0ac5fe843254f457bf5f46f5bf">UJA113X_SMPSC_SMPSOTC_MASK</a>&#160;&#160;&#160;(0x08U)</td></tr>
<tr class="memdesc:a06339e0ac5fe843254f457bf5f46f5bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMPS control register, SMPS overtemperature control macros.  <a href="#a06339e0ac5fe843254f457bf5f46f5bf">More...</a><br /></td></tr>
<tr class="separator:a06339e0ac5fe843254f457bf5f46f5bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4909f25d68fde7d8d43cb67750aef86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ac4909f25d68fde7d8d43cb67750aef86">UJA113X_SMPSC_SMPSOTC_SHIFT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ac4909f25d68fde7d8d43cb67750aef86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ed6d96e44ac678b8013858bc10f980a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a5ed6d96e44ac678b8013858bc10f980a">UJA113X_SMPSC_SMPSOTC_F</a>(x)        </td></tr>
<tr class="separator:a5ed6d96e44ac678b8013858bc10f980a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a039f1600b294490e89ccc9dd37a55b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a039f1600b294490e89ccc9dd37a55b2a">UJA113X_SMPSC_SMPSC_MASK</a>&#160;&#160;&#160;(0x03U)</td></tr>
<tr class="memdesc:a039f1600b294490e89ccc9dd37a55b2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMPS control register, SMPS on/off control macros.  <a href="#a039f1600b294490e89ccc9dd37a55b2a">More...</a><br /></td></tr>
<tr class="separator:a039f1600b294490e89ccc9dd37a55b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec97497297443cc79155e9f1d740fc64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aec97497297443cc79155e9f1d740fc64">UJA113X_SMPSC_SMPSC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:aec97497297443cc79155e9f1d740fc64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0f7749b417d4c51b35ae1c72a606785"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae0f7749b417d4c51b35ae1c72a606785">UJA113X_SMPSC_SMPSC_F</a>(x)         	</td></tr>
<tr class="separator:ae0f7749b417d4c51b35ae1c72a606785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad354271622c9b19f1c213bb527db3b0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ad354271622c9b19f1c213bb527db3b0c">UJA113X_SMPSC_MASK</a>&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#a06339e0ac5fe843254f457bf5f46f5bf">UJA113X_SMPSC_SMPSOTC_MASK</a> | <a class="el" href="sbc__uja113x__map_8h.html#a039f1600b294490e89ccc9dd37a55b2a">UJA113X_SMPSC_SMPSC_MASK</a>)</td></tr>
<tr class="memdesc:ad354271622c9b19f1c213bb527db3b0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply voltage status register macros.  <a href="#ad354271622c9b19f1c213bb527db3b0c">More...</a><br /></td></tr>
<tr class="separator:ad354271622c9b19f1c213bb527db3b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eedaf67742aa51d4a23aa081eff0036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a0eedaf67742aa51d4a23aa081eff0036">UJA113X_SMPSC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a0eedaf67742aa51d4a23aa081eff0036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fbe8e515a3b2138875992b98fec6bc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a9fbe8e515a3b2138875992b98fec6bc9">UJA113X_SMPSC_F</a>(x)                       	</td></tr>
<tr class="separator:a9fbe8e515a3b2138875992b98fec6bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14f9b63921a0a09f46fcb6baf1cdfb35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a14f9b63921a0a09f46fcb6baf1cdfb35">UJA113X_SMPSOVC_SMPOC_MASK</a>&#160;&#160;&#160;(0x0FU)</td></tr>
<tr class="memdesc:a14f9b63921a0a09f46fcb6baf1cdfb35"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMPS output voltage control register, SMPS output voltage macros.  <a href="#a14f9b63921a0a09f46fcb6baf1cdfb35">More...</a><br /></td></tr>
<tr class="separator:a14f9b63921a0a09f46fcb6baf1cdfb35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa01121e381d25b29df5c9fc86f06b86b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aa01121e381d25b29df5c9fc86f06b86b">UJA113X_SMPSOVC_SMPOC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:aa01121e381d25b29df5c9fc86f06b86b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54babb9e770335e6b7852badd06dfce6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a54babb9e770335e6b7852badd06dfce6">UJA113X_SMPSOVC_SMPOC_F</a>(x)        </td></tr>
<tr class="separator:a54babb9e770335e6b7852badd06dfce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a151f972c8bbf1c4e381546eac915f7af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a151f972c8bbf1c4e381546eac915f7af">UJA113X_SMPSOVC_MASK</a>&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#a14f9b63921a0a09f46fcb6baf1cdfb35">UJA113X_SMPSOVC_SMPOC_MASK</a>)</td></tr>
<tr class="memdesc:a151f972c8bbf1c4e381546eac915f7af"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMPS output voltage control register macros.  <a href="#a151f972c8bbf1c4e381546eac915f7af">More...</a><br /></td></tr>
<tr class="separator:a151f972c8bbf1c4e381546eac915f7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a451e91ee32bcf071545a7de2d42c4640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a451e91ee32bcf071545a7de2d42c4640">UJA113X_SMPSOVC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a451e91ee32bcf071545a7de2d42c4640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f84cb72ce80f0d56c9e0e030dc29101"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a8f84cb72ce80f0d56c9e0e030dc29101">UJA113X_SMPSOVC_F</a>(x)                    </td></tr>
<tr class="separator:a8f84cb72ce80f0d56c9e0e030dc29101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a765c1ac53e8aaffb9f63e724841a3862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a765c1ac53e8aaffb9f63e724841a3862">UJA113X_SVS_BMOVS_MASK</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="memdesc:a765c1ac53e8aaffb9f63e724841a3862"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply voltage status register, overvoltage status of voltage on selected (via BMSC) event trigger source (BAT or BATSENSE) macros.  <a href="#a765c1ac53e8aaffb9f63e724841a3862">More...</a><br /></td></tr>
<tr class="separator:a765c1ac53e8aaffb9f63e724841a3862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8938c1f0ba220bee593a08d91ac257fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a8938c1f0ba220bee593a08d91ac257fe">UJA113X_SVS_BMOVS_SHIFT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:a8938c1f0ba220bee593a08d91ac257fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0986d908b75d6a111642bc54cde73c35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a0986d908b75d6a111642bc54cde73c35">UJA113X_SVS_BMOVS_F</a>(x)               	</td></tr>
<tr class="separator:a0986d908b75d6a111642bc54cde73c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a234e3857978627261af340fd964ed77c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a234e3857978627261af340fd964ed77c">UJA113X_SVS_BMUVS_MASK</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="memdesc:a234e3857978627261af340fd964ed77c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply voltage status register, undervoltage status of voltage on selected (via BMSC) event trigger source (BAT or BATSENSE) macros.  <a href="#a234e3857978627261af340fd964ed77c">More...</a><br /></td></tr>
<tr class="separator:a234e3857978627261af340fd964ed77c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adec708e3064d7c915b4c3d83b36b1462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#adec708e3064d7c915b4c3d83b36b1462">UJA113X_SVS_BMUVS_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:adec708e3064d7c915b4c3d83b36b1462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2a843d56078e8b784517dbba10a3ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ac2a843d56078e8b784517dbba10a3ef2">UJA113X_SVS_BMUVS_F</a>(x)               	</td></tr>
<tr class="separator:ac2a843d56078e8b784517dbba10a3ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a073182a8ca52f5773a34b65fa1843e7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a073182a8ca52f5773a34b65fa1843e7a">UJA113X_SVS_SMPSS_MASK</a>&#160;&#160;&#160;(0x08U)</td></tr>
<tr class="memdesc:a073182a8ca52f5773a34b65fa1843e7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply voltage status register, status of voltage on pin VSMPS macros.  <a href="#a073182a8ca52f5773a34b65fa1843e7a">More...</a><br /></td></tr>
<tr class="separator:a073182a8ca52f5773a34b65fa1843e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d68a026d0d504ed416636cfcef16271"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a8d68a026d0d504ed416636cfcef16271">UJA113X_SVS_SMPSS_SHIFT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:a8d68a026d0d504ed416636cfcef16271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa87a84c326e58bb620dcabbd63930715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aa87a84c326e58bb620dcabbd63930715">UJA113X_SVS_SMPSS_F</a>(x)               	</td></tr>
<tr class="separator:aa87a84c326e58bb620dcabbd63930715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05289d767759c9083660d3e137b8750c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a05289d767759c9083660d3e137b8750c">UJA113X_SVS_VEXTS_MASK</a>&#160;&#160;&#160;(0x06U)</td></tr>
<tr class="memdesc:a05289d767759c9083660d3e137b8750c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply voltage status register, VEXT status macros.  <a href="#a05289d767759c9083660d3e137b8750c">More...</a><br /></td></tr>
<tr class="separator:a05289d767759c9083660d3e137b8750c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a625a2f5f520975e000bccee6b96c45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2a625a2f5f520975e000bccee6b96c45">UJA113X_SVS_VEXTS_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a2a625a2f5f520975e000bccee6b96c45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d3b573fa0c551705f8defacbbd27896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a4d3b573fa0c551705f8defacbbd27896">UJA113X_SVS_VEXTS_F</a>(x)               	</td></tr>
<tr class="separator:a4d3b573fa0c551705f8defacbbd27896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d0aa2bf718c3e2a78fd36d6e63d43ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2d0aa2bf718c3e2a78fd36d6e63d43ba">UJA113X_SVS_V1S_MASK</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:a2d0aa2bf718c3e2a78fd36d6e63d43ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply voltage status register, V1 status macros.  <a href="#a2d0aa2bf718c3e2a78fd36d6e63d43ba">More...</a><br /></td></tr>
<tr class="separator:a2d0aa2bf718c3e2a78fd36d6e63d43ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae53697e592254efd55c96dd07d807aa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae53697e592254efd55c96dd07d807aa6">UJA113X_SVS_V1S_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ae53697e592254efd55c96dd07d807aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ab3dae855a12181310fc70633aa33b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a90ab3dae855a12181310fc70633aa33b">UJA113X_SVS_V1S_F</a>(x)               	</td></tr>
<tr class="separator:a90ab3dae855a12181310fc70633aa33b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae82c5ac910a577d68c966ba487d27b10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae82c5ac910a577d68c966ba487d27b10">UJA113X_SVS_MASK</a>&#160;&#160;&#160;(UJA113X_SVS_V2S_MASK | <a class="el" href="sbc__uja113x__map_8h.html#a2d0aa2bf718c3e2a78fd36d6e63d43ba">UJA113X_SVS_V1S_MASK</a>)</td></tr>
<tr class="memdesc:ae82c5ac910a577d68c966ba487d27b10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply voltage status register macros.  <a href="#ae82c5ac910a577d68c966ba487d27b10">More...</a><br /></td></tr>
<tr class="separator:ae82c5ac910a577d68c966ba487d27b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a511befaadaf75da9c6c5bd8fdee08fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a511befaadaf75da9c6c5bd8fdee08fb1">UJA113X_SVS_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a511befaadaf75da9c6c5bd8fdee08fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb46fb6bd848b62475a20ffa269bb2b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#abb46fb6bd848b62475a20ffa269bb2b0">UJA113X_SVS_F</a>(x)                       	</td></tr>
<tr class="separator:abb46fb6bd848b62475a20ffa269bb2b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26bed9fe240afe9cdaef6f76b03af76b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a26bed9fe240afe9cdaef6f76b03af76b">UJA113X_SUPIE_SMPSSIE_MASK</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="memdesc:a26bed9fe240afe9cdaef6f76b03af76b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply interrupt enable register, SMPS status interrupt enable macros.  <a href="#a26bed9fe240afe9cdaef6f76b03af76b">More...</a><br /></td></tr>
<tr class="separator:a26bed9fe240afe9cdaef6f76b03af76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8062b4df0593a72a58110963b9f8865b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a8062b4df0593a72a58110963b9f8865b">UJA113X_SUPIE_SMPSSIE_SHIFT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:a8062b4df0593a72a58110963b9f8865b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04ec3c2f4a917fc7f158b49e8d4753d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a04ec3c2f4a917fc7f158b49e8d4753d1">UJA113X_SUPIE_SMPSSIE_F</a>(x)        </td></tr>
<tr class="separator:a04ec3c2f4a917fc7f158b49e8d4753d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5841ec3171a329256ef6b562a892a341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a5841ec3171a329256ef6b562a892a341">UJA113X_SUPIE_BMOIE_MASK</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="memdesc:a5841ec3171a329256ef6b562a892a341"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply interrupt enable register, battery monitor overvoltage interrupt enable macros.  <a href="#a5841ec3171a329256ef6b562a892a341">More...</a><br /></td></tr>
<tr class="separator:a5841ec3171a329256ef6b562a892a341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6283c8de3432ea31daf489fe837509de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6283c8de3432ea31daf489fe837509de">UJA113X_SUPIE_BMOIE_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a6283c8de3432ea31daf489fe837509de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accfabf786992e755773eb5718d0acafb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#accfabf786992e755773eb5718d0acafb">UJA113X_SUPIE_BMOIE_F</a>(x)         	</td></tr>
<tr class="separator:accfabf786992e755773eb5718d0acafb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70f8d3d5b4f01d475590ee18840ad57b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a70f8d3d5b4f01d475590ee18840ad57b">UJA113X_SUPIE_BMUIE_MASK</a>&#160;&#160;&#160;(0x08U)</td></tr>
<tr class="memdesc:a70f8d3d5b4f01d475590ee18840ad57b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply interrupt enable register, battery monitor undervoltage interrupt enable macros.  <a href="#a70f8d3d5b4f01d475590ee18840ad57b">More...</a><br /></td></tr>
<tr class="separator:a70f8d3d5b4f01d475590ee18840ad57b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a643a9fb538a31693d663b9e17c75cb1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a643a9fb538a31693d663b9e17c75cb1a">UJA113X_SUPIE_BMUIE_SHIFT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:a643a9fb538a31693d663b9e17c75cb1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86f1b04df9dbbd186bc44c73363f9841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a86f1b04df9dbbd186bc44c73363f9841">UJA113X_SUPIE_BMUIE_F</a>(x)         	</td></tr>
<tr class="separator:a86f1b04df9dbbd186bc44c73363f9841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a265d6587e491fff7bf172927dfcb8079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a265d6587e491fff7bf172927dfcb8079">UJA113X_SUPIE_VEXTOIE_MASK</a>&#160;&#160;&#160;(0x04U)</td></tr>
<tr class="memdesc:a265d6587e491fff7bf172927dfcb8079"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply interrupt enable register, VEXT overvoltage interrupt enable macros.  <a href="#a265d6587e491fff7bf172927dfcb8079">More...</a><br /></td></tr>
<tr class="separator:a265d6587e491fff7bf172927dfcb8079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdef7eaaef5504bd70d7c7ae5f9d3939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#acdef7eaaef5504bd70d7c7ae5f9d3939">UJA113X_SUPIE_VEXTOIE_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:acdef7eaaef5504bd70d7c7ae5f9d3939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad341745d64d85f3c5f6dbba04a72a75f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ad341745d64d85f3c5f6dbba04a72a75f">UJA113X_SUPIE_VEXTOIE_F</a>(x)        </td></tr>
<tr class="separator:ad341745d64d85f3c5f6dbba04a72a75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05744ca7a6db5646455c8ae46668f56a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a05744ca7a6db5646455c8ae46668f56a">UJA113X_SUPIE_VEXTUIE_MASK</a>&#160;&#160;&#160;(0x02U)</td></tr>
<tr class="memdesc:a05744ca7a6db5646455c8ae46668f56a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply interrupt enable register, VEXT undervoltage interrupt enable macros.  <a href="#a05744ca7a6db5646455c8ae46668f56a">More...</a><br /></td></tr>
<tr class="separator:a05744ca7a6db5646455c8ae46668f56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac47054c21411c877e1f0c52eb969c6a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ac47054c21411c877e1f0c52eb969c6a2">UJA113X_SUPIE_VEXTUIE_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ac47054c21411c877e1f0c52eb969c6a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5d3457340aae8c6921ee61288e50b5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae5d3457340aae8c6921ee61288e50b5e">UJA113X_SUPIE_VEXTUIE_F</a>(x)        </td></tr>
<tr class="separator:ae5d3457340aae8c6921ee61288e50b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e24e923c11d6f97130cf552a7801c6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a5e24e923c11d6f97130cf552a7801c6b">UJA113X_SUPIE_V1UIE_MASK</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:a5e24e923c11d6f97130cf552a7801c6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply interrupt enable register, V1 undervoltage enable macros.  <a href="#a5e24e923c11d6f97130cf552a7801c6b">More...</a><br /></td></tr>
<tr class="separator:a5e24e923c11d6f97130cf552a7801c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac56db9967a3f6b7ffd49055d8b885bea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ac56db9967a3f6b7ffd49055d8b885bea">UJA113X_SUPIE_V1UIE_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ac56db9967a3f6b7ffd49055d8b885bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81745da597be5f932e1ab4afb747ee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae81745da597be5f932e1ab4afb747ee3">UJA113X_SUPIE_V1UIE_F</a>(x)            </td></tr>
<tr class="separator:ae81745da597be5f932e1ab4afb747ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a338186a7fa8dbee8fc29693f2c949c9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a338186a7fa8dbee8fc29693f2c949c9d">UJA113X_SUPIE_MASK</a></td></tr>
<tr class="memdesc:a338186a7fa8dbee8fc29693f2c949c9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply interrupt enable register macros.  <a href="#a338186a7fa8dbee8fc29693f2c949c9d">More...</a><br /></td></tr>
<tr class="separator:a338186a7fa8dbee8fc29693f2c949c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89f22dcbd298798a5cfd873a4681ce81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a89f22dcbd298798a5cfd873a4681ce81">UJA113X_SUPIE_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a89f22dcbd298798a5cfd873a4681ce81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa00e00fa3d9c592d96c5b4a3e47ffaf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aa00e00fa3d9c592d96c5b4a3e47ffaf1">UJA113X_SUPIE_F</a>(x)                       	</td></tr>
<tr class="separator:aa00e00fa3d9c592d96c5b4a3e47ffaf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3919fc045ed74ac7067b33c7bd91aa2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a3919fc045ed74ac7067b33c7bd91aa2d">UJA113X_CANC_CFDC_MASK</a>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="memdesc:a3919fc045ed74ac7067b33c7bd91aa2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN control register, CAN FD control macros.  <a href="#a3919fc045ed74ac7067b33c7bd91aa2d">More...</a><br /></td></tr>
<tr class="separator:a3919fc045ed74ac7067b33c7bd91aa2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedb436657c805abc8213f73ee1a4afa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aedb436657c805abc8213f73ee1a4afa7">UJA113X_CANC_CFDC_SHIFT</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:aedb436657c805abc8213f73ee1a4afa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97e14e6ef7b30b3e0b6b9098055cb24f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a97e14e6ef7b30b3e0b6b9098055cb24f">UJA113X_CANC_CFDC_F</a>(x)                </td></tr>
<tr class="separator:a97e14e6ef7b30b3e0b6b9098055cb24f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a995597dfe9d473965d64374b0601460c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a995597dfe9d473965d64374b0601460c">UJA113X_CANC_PNCOK_MASK</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="memdesc:a995597dfe9d473965d64374b0601460c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN control register, CAN partial networking configuration OK macros.  <a href="#a995597dfe9d473965d64374b0601460c">More...</a><br /></td></tr>
<tr class="separator:a995597dfe9d473965d64374b0601460c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58a206471fb3bae8b951c19ad404e995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a58a206471fb3bae8b951c19ad404e995">UJA113X_CANC_PNCOK_SHIFT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:a58a206471fb3bae8b951c19ad404e995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7de6d605239dac8dfe0809fc8881a33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#af7de6d605239dac8dfe0809fc8881a33">UJA113X_CANC_PNCOK_F</a>(x)              </td></tr>
<tr class="separator:af7de6d605239dac8dfe0809fc8881a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30ccbf0c9f7817e70b9d2e1887ceaf56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a30ccbf0c9f7817e70b9d2e1887ceaf56">UJA113X_CANC_CPNC_MASK</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="memdesc:a30ccbf0c9f7817e70b9d2e1887ceaf56"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN control register, CAN partial networking control macros.  <a href="#a30ccbf0c9f7817e70b9d2e1887ceaf56">More...</a><br /></td></tr>
<tr class="separator:a30ccbf0c9f7817e70b9d2e1887ceaf56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea38ed9db3567a46e38b9d9d4e330bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aea38ed9db3567a46e38b9d9d4e330bba">UJA113X_CANC_CPNC_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:aea38ed9db3567a46e38b9d9d4e330bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3015d621ef221c2e9baafe011b99162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ac3015d621ef221c2e9baafe011b99162">UJA113X_CANC_CPNC_F</a>(x)                </td></tr>
<tr class="separator:ac3015d621ef221c2e9baafe011b99162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39b72c376045a2df1695702753561935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a39b72c376045a2df1695702753561935">UJA113X_CANC_CSC_MASK</a>&#160;&#160;&#160;(0x0CU)</td></tr>
<tr class="memdesc:a39b72c376045a2df1695702753561935"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN control register, CAN shut-down control macros.  <a href="#a39b72c376045a2df1695702753561935">More...</a><br /></td></tr>
<tr class="separator:a39b72c376045a2df1695702753561935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4db6c5d15475456878776c4b2eec1887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a4db6c5d15475456878776c4b2eec1887">UJA113X_CANC_CSC_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a4db6c5d15475456878776c4b2eec1887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb626dbc7dcbad600910b50c854c1e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#afbb626dbc7dcbad600910b50c854c1e4">UJA113X_CANC_CSC_F</a>(x)                 	</td></tr>
<tr class="separator:afbb626dbc7dcbad600910b50c854c1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8542394874292486a051c958023f2247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a8542394874292486a051c958023f2247">UJA113X_CANC_CMC_MASK</a>&#160;&#160;&#160;(0x03U)</td></tr>
<tr class="memdesc:a8542394874292486a051c958023f2247"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN control register, CAN transceiver operating mode selection macros.  <a href="#a8542394874292486a051c958023f2247">More...</a><br /></td></tr>
<tr class="separator:a8542394874292486a051c958023f2247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adba0b9c190651beacee7da21426127cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#adba0b9c190651beacee7da21426127cb">UJA113X_CANC_CMC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:adba0b9c190651beacee7da21426127cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a022b8e5cdf1e08461d2159874e857e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a022b8e5cdf1e08461d2159874e857e41">UJA113X_CANC_CMC_F</a>(x)                  </td></tr>
<tr class="separator:a022b8e5cdf1e08461d2159874e857e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af30e70adf80d651c6a76651de1ab98db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#af30e70adf80d651c6a76651de1ab98db">UJA113X_CANC_MASK</a></td></tr>
<tr class="memdesc:af30e70adf80d651c6a76651de1ab98db"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN control register macros.  <a href="#af30e70adf80d651c6a76651de1ab98db">More...</a><br /></td></tr>
<tr class="separator:af30e70adf80d651c6a76651de1ab98db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95f825c5f3927404e1d35ed87f6ede37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a95f825c5f3927404e1d35ed87f6ede37">UJA113X_CANC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a95f825c5f3927404e1d35ed87f6ede37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4815db00013bb74242c2bd994f171c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a4815db00013bb74242c2bd994f171c3a">UJA113X_CANC_F</a>(x)                          </td></tr>
<tr class="separator:a4815db00013bb74242c2bd994f171c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5193b4375919ff323d859e8b98128341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a5193b4375919ff323d859e8b98128341">UJA113X_LINC_LSC2_MASK</a>&#160;&#160;&#160;(0xC0U)</td></tr>
<tr class="memdesc:a5193b4375919ff323d859e8b98128341"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN control register, LIN2 slope control macros.  <a href="#a5193b4375919ff323d859e8b98128341">More...</a><br /></td></tr>
<tr class="separator:a5193b4375919ff323d859e8b98128341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf14288b45b9e8e1994e9024bd9c2692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#abf14288b45b9e8e1994e9024bd9c2692">UJA113X_LINC_LSC2_SHIFT</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:abf14288b45b9e8e1994e9024bd9c2692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfabbe387a7b4f313e5f06b7104a9cdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#acfabbe387a7b4f313e5f06b7104a9cdd">UJA113X_LINC_LSC2_F</a>(x)                </td></tr>
<tr class="separator:acfabbe387a7b4f313e5f06b7104a9cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0876c324bb3ef7154a24590be34ce62c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a0876c324bb3ef7154a24590be34ce62c">UJA113X_LINC_LMC2_MASK</a>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="memdesc:a0876c324bb3ef7154a24590be34ce62c"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN control register, LIN2 transceiver operating mode selection macros.  <a href="#a0876c324bb3ef7154a24590be34ce62c">More...</a><br /></td></tr>
<tr class="separator:a0876c324bb3ef7154a24590be34ce62c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab73e134d618b42c482d2eb8801d0b25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aab73e134d618b42c482d2eb8801d0b25">UJA113X_LINC_LMC2_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:aab73e134d618b42c482d2eb8801d0b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71a6a0866d0a0075ccc2fd364a9240d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a71a6a0866d0a0075ccc2fd364a9240d8">UJA113X_LINC_LMC2_F</a>(x)                </td></tr>
<tr class="separator:a71a6a0866d0a0075ccc2fd364a9240d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67acc14dd7b44478801eda1379c932f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a67acc14dd7b44478801eda1379c932f7">UJA113X_LINC_LSC1_MASK</a>&#160;&#160;&#160;(0x0CU)</td></tr>
<tr class="memdesc:a67acc14dd7b44478801eda1379c932f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN control register, LIN1 slope control macros.  <a href="#a67acc14dd7b44478801eda1379c932f7">More...</a><br /></td></tr>
<tr class="separator:a67acc14dd7b44478801eda1379c932f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f15dc2fcd1c9f962eed3f455910ee56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6f15dc2fcd1c9f962eed3f455910ee56">UJA113X_LINC_LSC1_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a6f15dc2fcd1c9f962eed3f455910ee56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae34e564e64b5f187f63405aecc21e9f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae34e564e64b5f187f63405aecc21e9f2">UJA113X_LINC_LSC1_F</a>(x)                </td></tr>
<tr class="separator:ae34e564e64b5f187f63405aecc21e9f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfa2743b348e6f44b292b85db0e54d95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#adfa2743b348e6f44b292b85db0e54d95">UJA113X_LINC_LMC1_MASK</a>&#160;&#160;&#160;(0x03U)</td></tr>
<tr class="memdesc:adfa2743b348e6f44b292b85db0e54d95"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN control register, LIN1 transceiver operating mode selection macros.  <a href="#adfa2743b348e6f44b292b85db0e54d95">More...</a><br /></td></tr>
<tr class="separator:adfa2743b348e6f44b292b85db0e54d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab2f19f5d0d1f40daad058f52e3a5bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aab2f19f5d0d1f40daad058f52e3a5bd4">UJA113X_LINC_LMC1_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:aab2f19f5d0d1f40daad058f52e3a5bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0debb16a4750d173c93c1d125f6c13c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a0debb16a4750d173c93c1d125f6c13c0">UJA113X_LINC_LMC1_F</a>(x)                </td></tr>
<tr class="separator:a0debb16a4750d173c93c1d125f6c13c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23991eee0c3b3908e076769e1f51b9f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a23991eee0c3b3908e076769e1f51b9f1">UJA113X_LINC_MASK</a></td></tr>
<tr class="memdesc:a23991eee0c3b3908e076769e1f51b9f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN control register macros.  <a href="#a23991eee0c3b3908e076769e1f51b9f1">More...</a><br /></td></tr>
<tr class="separator:a23991eee0c3b3908e076769e1f51b9f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a1344cf2ff4be5d2b2de496b5818405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a4a1344cf2ff4be5d2b2de496b5818405">UJA113X_LINC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a4a1344cf2ff4be5d2b2de496b5818405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad95edb917215f2bfb2fff0da7a5a7bcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ad95edb917215f2bfb2fff0da7a5a7bcf">UJA113X_LINC_F</a>(x)                          </td></tr>
<tr class="separator:ad95edb917215f2bfb2fff0da7a5a7bcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3c3cfa28986352b8701aae571e56708"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ac3c3cfa28986352b8701aae571e56708">UJA113X_TS_CTS_MASK</a>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="memdesc:ac3c3cfa28986352b8701aae571e56708"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver status register, CAN transmitter status macros.  <a href="#ac3c3cfa28986352b8701aae571e56708">More...</a><br /></td></tr>
<tr class="separator:ac3c3cfa28986352b8701aae571e56708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab14d378bd877833444c853a99ea266e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ab14d378bd877833444c853a99ea266e8">UJA113X_TS_CTS_SHIFT</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ab14d378bd877833444c853a99ea266e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2011450d65b267b7746c1ca0385473b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2011450d65b267b7746c1ca0385473b8">UJA113X_TS_CTS_F</a>(x)                 	</td></tr>
<tr class="separator:a2011450d65b267b7746c1ca0385473b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfaf904124a5ab0d70309aaa23edb71e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#abfaf904124a5ab0d70309aaa23edb71e">UJA113X_TS_CPNERR_MASK</a>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="memdesc:abfaf904124a5ab0d70309aaa23edb71e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver status register, CAN partial networking error macros.  <a href="#abfaf904124a5ab0d70309aaa23edb71e">More...</a><br /></td></tr>
<tr class="separator:abfaf904124a5ab0d70309aaa23edb71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a1bb5c78990804f27f4ee9340518bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a5a1bb5c78990804f27f4ee9340518bac">UJA113X_TS_CPNERR_SHIFT</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:a5a1bb5c78990804f27f4ee9340518bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16160c73489a2ca3a1816541085b9ff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a16160c73489a2ca3a1816541085b9ff8">UJA113X_TS_CPNERR_F</a>(x)           	</td></tr>
<tr class="separator:a16160c73489a2ca3a1816541085b9ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48ea94188ba6dd65955c7f54044c0f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a48ea94188ba6dd65955c7f54044c0f7a">UJA113X_TS_CPNS_MASK</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="memdesc:a48ea94188ba6dd65955c7f54044c0f7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver status register, CAN partial networking status macros.  <a href="#a48ea94188ba6dd65955c7f54044c0f7a">More...</a><br /></td></tr>
<tr class="separator:a48ea94188ba6dd65955c7f54044c0f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56da5d5cc55775ba9af8107472ec413f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a56da5d5cc55775ba9af8107472ec413f">UJA113X_TS_CPNS_SHIFT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:a56da5d5cc55775ba9af8107472ec413f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98ecd0568ab11b44c3b549241c4c04b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a98ecd0568ab11b44c3b549241c4c04b8">UJA113X_TS_CPNS_F</a>(x)               	</td></tr>
<tr class="separator:a98ecd0568ab11b44c3b549241c4c04b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14894ebde35da19e43931ef37b26b25a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a14894ebde35da19e43931ef37b26b25a">UJA113X_TS_COSCS_MASK</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="memdesc:a14894ebde35da19e43931ef37b26b25a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver status register, CAN oscillator status macros.  <a href="#a14894ebde35da19e43931ef37b26b25a">More...</a><br /></td></tr>
<tr class="separator:a14894ebde35da19e43931ef37b26b25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bff294b8c6efc2a0cd2d3178345380f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a8bff294b8c6efc2a0cd2d3178345380f">UJA113X_TS_COSCS_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a8bff294b8c6efc2a0cd2d3178345380f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61314b9c0af3a1a97d15e6d70e00aa0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a61314b9c0af3a1a97d15e6d70e00aa0b">UJA113X_TS_COSCS_F</a>(x)             	</td></tr>
<tr class="separator:a61314b9c0af3a1a97d15e6d70e00aa0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8471716963e370be9debfdf5071dc47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a8471716963e370be9debfdf5071dc47e">UJA113X_TS_CBSS_MASK</a>&#160;&#160;&#160;(0x08U)</td></tr>
<tr class="memdesc:a8471716963e370be9debfdf5071dc47e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver status register, CAN-bus silence status macros.  <a href="#a8471716963e370be9debfdf5071dc47e">More...</a><br /></td></tr>
<tr class="separator:a8471716963e370be9debfdf5071dc47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cb82f83c6c7e1079fa94349362e3f44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6cb82f83c6c7e1079fa94349362e3f44">UJA113X_TS_CBSS_SHIFT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:a6cb82f83c6c7e1079fa94349362e3f44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc096f54c6051df3450c1607aeb07d35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#abc096f54c6051df3450c1607aeb07d35">UJA113X_TS_CBSS_F</a>(x)               	</td></tr>
<tr class="separator:abc096f54c6051df3450c1607aeb07d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab275c0764d4e525b9bfb7cc957a395eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ab275c0764d4e525b9bfb7cc957a395eb">UJA113X_TS_VLINS_MASK</a>&#160;&#160;&#160;(0x04U)</td></tr>
<tr class="memdesc:ab275c0764d4e525b9bfb7cc957a395eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver status register, LIN supply status macros.  <a href="#ab275c0764d4e525b9bfb7cc957a395eb">More...</a><br /></td></tr>
<tr class="separator:ab275c0764d4e525b9bfb7cc957a395eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a8aa6fb0bf2620a28e7f1bab5912ec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2a8aa6fb0bf2620a28e7f1bab5912ec2">UJA113X_TS_VLINS_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a2a8aa6fb0bf2620a28e7f1bab5912ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af54d764ef37849feef94029cf8ab13b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#af54d764ef37849feef94029cf8ab13b3">UJA113X_TS_VLINS_F</a>(x)               	</td></tr>
<tr class="separator:af54d764ef37849feef94029cf8ab13b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ec91ad4c1096fe8c5cda250c5974e0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a7ec91ad4c1096fe8c5cda250c5974e0b">UJA113X_TS_VCS_MASK</a>&#160;&#160;&#160;(0x02U)</td></tr>
<tr class="memdesc:a7ec91ad4c1096fe8c5cda250c5974e0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver status register, CAN supply status macros.  <a href="#a7ec91ad4c1096fe8c5cda250c5974e0b">More...</a><br /></td></tr>
<tr class="separator:a7ec91ad4c1096fe8c5cda250c5974e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5a92a979e4ca1ed78b44c805e18ec98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ab5a92a979e4ca1ed78b44c805e18ec98">UJA113X_TS_VCS_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ab5a92a979e4ca1ed78b44c805e18ec98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a606434d60cd7082d08b51dabcbc20b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a606434d60cd7082d08b51dabcbc20b91">UJA113X_TS_VCS_F</a>(x)                 	</td></tr>
<tr class="separator:a606434d60cd7082d08b51dabcbc20b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add40b6a365bfb6fe2b49f694541f1248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#add40b6a365bfb6fe2b49f694541f1248">UJA113X_TS_CFS_MASK</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:add40b6a365bfb6fe2b49f694541f1248"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver status register, CAN failure status macros.  <a href="#add40b6a365bfb6fe2b49f694541f1248">More...</a><br /></td></tr>
<tr class="separator:add40b6a365bfb6fe2b49f694541f1248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4375312e0e77a3add86c66f372917a06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a4375312e0e77a3add86c66f372917a06">UJA113X_TS_CFS_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a4375312e0e77a3add86c66f372917a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ddf60a8521b80df7f9a6564d78c665c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a0ddf60a8521b80df7f9a6564d78c665c">UJA113X_TS_CFS_F</a>(x)                 	</td></tr>
<tr class="separator:a0ddf60a8521b80df7f9a6564d78c665c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bf945d923668855fbe629fa9eab1a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a8bf945d923668855fbe629fa9eab1a02">UJA113X_TS_MASK</a></td></tr>
<tr class="memdesc:a8bf945d923668855fbe629fa9eab1a02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver status register macros.  <a href="#a8bf945d923668855fbe629fa9eab1a02">More...</a><br /></td></tr>
<tr class="separator:a8bf945d923668855fbe629fa9eab1a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0a581aa76b65de00e4ad915249f038a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ab0a581aa76b65de00e4ad915249f038a">UJA113X_TS_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ab0a581aa76b65de00e4ad915249f038a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab79a3b468ae4c3249ce42d2cab157bec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ab79a3b468ae4c3249ce42d2cab157bec">UJA113X_TS_F</a>(x)                         	</td></tr>
<tr class="separator:ab79a3b468ae4c3249ce42d2cab157bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9e6c76d4ee788a649abc8656f8a7330"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ac9e6c76d4ee788a649abc8656f8a7330">UJA113X_TIE_CBSIE_MASK</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="memdesc:ac9e6c76d4ee788a649abc8656f8a7330"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver interrupt enable register, CAN-bus silence interrupt enable macros.  <a href="#ac9e6c76d4ee788a649abc8656f8a7330">More...</a><br /></td></tr>
<tr class="separator:ac9e6c76d4ee788a649abc8656f8a7330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2304bb85dfd9e89ce040bd09254fd50f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2304bb85dfd9e89ce040bd09254fd50f">UJA113X_TIE_CBSIE_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a2304bb85dfd9e89ce040bd09254fd50f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb9a1ec4d8202982634a30725d6e11db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#abb9a1ec4d8202982634a30725d6e11db">UJA113X_TIE_CBSIE_F</a>(x)               	</td></tr>
<tr class="separator:abb9a1ec4d8202982634a30725d6e11db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc1b95b03bbf23ea9ef215842e906ed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#adc1b95b03bbf23ea9ef215842e906ed2">UJA113X_TIE_LWI2E_MASK</a>&#160;&#160;&#160;(0x08U)</td></tr>
<tr class="memdesc:adc1b95b03bbf23ea9ef215842e906ed2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver interrupt enable register, LIN2 wake-up interrupt enable macros.  <a href="#adc1b95b03bbf23ea9ef215842e906ed2">More...</a><br /></td></tr>
<tr class="separator:adc1b95b03bbf23ea9ef215842e906ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71ac2af25cc38117595e83bbd6af7ef8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a71ac2af25cc38117595e83bbd6af7ef8">UJA113X_TIE_LWI2E_SHIFT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:a71ac2af25cc38117595e83bbd6af7ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77b3a31de057256a1ffc17e2b97ab097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a77b3a31de057256a1ffc17e2b97ab097">UJA113X_TIE_LWI2E_F</a>(x)               	</td></tr>
<tr class="separator:a77b3a31de057256a1ffc17e2b97ab097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a144a3d9befcf02acb70aadd4adf5ebe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a144a3d9befcf02acb70aadd4adf5ebe2">UJA113X_TIE_LWI1E_MASK</a>&#160;&#160;&#160;(0x04U)</td></tr>
<tr class="memdesc:a144a3d9befcf02acb70aadd4adf5ebe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver interrupt enable register, LIN1 wake-up interrupt enable macros.  <a href="#a144a3d9befcf02acb70aadd4adf5ebe2">More...</a><br /></td></tr>
<tr class="separator:a144a3d9befcf02acb70aadd4adf5ebe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07bcfd4797ae40454cb1ce6978ec1ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a07bcfd4797ae40454cb1ce6978ec1ee8">UJA113X_TIE_LWI1E_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a07bcfd4797ae40454cb1ce6978ec1ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb2000264a23c00aa562ae8872d47602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#abb2000264a23c00aa562ae8872d47602">UJA113X_TIE_LWI1E_F</a>(x)               	</td></tr>
<tr class="separator:abb2000264a23c00aa562ae8872d47602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44fc2fefb84a47fe5dc330283cf46ad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a44fc2fefb84a47fe5dc330283cf46ad7">UJA113X_TIE_CFIE_MASK</a>&#160;&#160;&#160;(0x02U)</td></tr>
<tr class="memdesc:a44fc2fefb84a47fe5dc330283cf46ad7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver interrupt enable register, CAN failure enable interrupt macros.  <a href="#a44fc2fefb84a47fe5dc330283cf46ad7">More...</a><br /></td></tr>
<tr class="separator:a44fc2fefb84a47fe5dc330283cf46ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34ad0aadd18c39f57788d7f596019584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a34ad0aadd18c39f57788d7f596019584">UJA113X_TIE_CFIE_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a34ad0aadd18c39f57788d7f596019584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8c775750fa4628ead635dcb34aa7acc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae8c775750fa4628ead635dcb34aa7acc">UJA113X_TIE_CFIE_F</a>(x)                 	</td></tr>
<tr class="separator:ae8c775750fa4628ead635dcb34aa7acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8bbf04ceb27a7427a3e1dc7f7d72511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aa8bbf04ceb27a7427a3e1dc7f7d72511">UJA113X_TIE_CWIE_MASK</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:aa8bbf04ceb27a7427a3e1dc7f7d72511"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver interrupt enable register, CAN wake-up interrupt enable macros.  <a href="#aa8bbf04ceb27a7427a3e1dc7f7d72511">More...</a><br /></td></tr>
<tr class="separator:aa8bbf04ceb27a7427a3e1dc7f7d72511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96a8aa3cf32165789fbcd160834adf3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a96a8aa3cf32165789fbcd160834adf3f">UJA113X_TIE_CWIE_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a96a8aa3cf32165789fbcd160834adf3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac168a8048a86c16b73d9313ba0da2afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ac168a8048a86c16b73d9313ba0da2afd">UJA113X_TIE_CWIE_F</a>(x)                 	</td></tr>
<tr class="separator:ac168a8048a86c16b73d9313ba0da2afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa07d85edc8d3c4272ac0dc173def2c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aa07d85edc8d3c4272ac0dc173def2c5c">UJA113X_TIE_MASK</a></td></tr>
<tr class="memdesc:aa07d85edc8d3c4272ac0dc173def2c5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver interrupt enable register macros.  <a href="#aa07d85edc8d3c4272ac0dc173def2c5c">More...</a><br /></td></tr>
<tr class="separator:aa07d85edc8d3c4272ac0dc173def2c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31c6b84b41b675cf5dbd719528c041e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a31c6b84b41b675cf5dbd719528c041e7">UJA113X_TIE_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a31c6b84b41b675cf5dbd719528c041e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2756fb41a8ff366952c271c484a071f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2756fb41a8ff366952c271c484a071f4">UJA113X_TIE_F</a>(x)                        &#160;&#160;&#160;((uint8_t)((uint8_t)(x)&lt;&lt;<a class="el" href="sbc__uja113x__map_8h.html#a31c6b84b41b675cf5dbd719528c041e7">UJA113X_TIE_SHIFT</a>)&amp;<a class="el" href="sbc__uja113x__map_8h.html#aa07d85edc8d3c4272ac0dc173def2c5c">UJA113X_TIE_MASK</a>)</td></tr>
<tr class="separator:a2756fb41a8ff366952c271c484a071f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b2ff36ec601f01297cfca3f46454501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a8b2ff36ec601f01297cfca3f46454501">UJA113X_DR_CDR_MASK</a>&#160;&#160;&#160;(0x07U)</td></tr>
<tr class="memdesc:a8b2ff36ec601f01297cfca3f46454501"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data rate register, CAN data rate selection macros.  <a href="#a8b2ff36ec601f01297cfca3f46454501">More...</a><br /></td></tr>
<tr class="separator:a8b2ff36ec601f01297cfca3f46454501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09d5c4cb5674cdf96ce7c8c5be3cdf59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a09d5c4cb5674cdf96ce7c8c5be3cdf59">UJA113X_DR_CDR_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a09d5c4cb5674cdf96ce7c8c5be3cdf59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01244b3641096c3690e4a31b252b1370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a01244b3641096c3690e4a31b252b1370">UJA113X_DR_CDR_F</a>(x)                     	</td></tr>
<tr class="separator:a01244b3641096c3690e4a31b252b1370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c7b4cb7dc3db8073f70825a7b0e395a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a3c7b4cb7dc3db8073f70825a7b0e395a">UJA113X_DR_MASK</a>&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#a8b2ff36ec601f01297cfca3f46454501">UJA113X_DR_CDR_MASK</a>)</td></tr>
<tr class="memdesc:a3c7b4cb7dc3db8073f70825a7b0e395a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data rate register macros.  <a href="#a3c7b4cb7dc3db8073f70825a7b0e395a">More...</a><br /></td></tr>
<tr class="separator:a3c7b4cb7dc3db8073f70825a7b0e395a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14ca0d65420a6d57edcd8ddf3de17927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a14ca0d65420a6d57edcd8ddf3de17927">UJA113X_DR_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a14ca0d65420a6d57edcd8ddf3de17927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ba9e36753b6c39d8b32c79d3bf706a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a4ba9e36753b6c39d8b32c79d3bf706a2">UJA113X_DR_F</a>(x)                             	</td></tr>
<tr class="separator:a4ba9e36753b6c39d8b32c79d3bf706a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accfa063f966ef740e1607ee552aa3eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#accfa063f966ef740e1607ee552aa3eeb">UJA113X_IDENTIF_0700_MASK</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="memdesc:accfa063f966ef740e1607ee552aa3eeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">bits ID7 to ID00 of the extended frame format macros.  <a href="#accfa063f966ef740e1607ee552aa3eeb">More...</a><br /></td></tr>
<tr class="separator:accfa063f966ef740e1607ee552aa3eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a1789fcbd50be4940f69d8b9bdacc79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a9a1789fcbd50be4940f69d8b9bdacc79">UJA113X_IDENTIF_0700_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a9a1789fcbd50be4940f69d8b9bdacc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d7e57a54f195c5abfbab413fbde1877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a5d7e57a54f195c5abfbab413fbde1877">UJA113X_IDENTIF_0700_F</a>(x)          </td></tr>
<tr class="separator:a5d7e57a54f195c5abfbab413fbde1877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4c6fe8cf57e9af362db8c3bf742dd54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ad4c6fe8cf57e9af362db8c3bf742dd54">UJA113X_IDENTIF_1508_MASK</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="memdesc:ad4c6fe8cf57e9af362db8c3bf742dd54"><td class="mdescLeft">&#160;</td><td class="mdescRight">bits ID15 to ID8 of the extended frame format macros.  <a href="#ad4c6fe8cf57e9af362db8c3bf742dd54">More...</a><br /></td></tr>
<tr class="separator:ad4c6fe8cf57e9af362db8c3bf742dd54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a648157ddc540cfc102efa517ecf4f78b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a648157ddc540cfc102efa517ecf4f78b">UJA113X_IDENTIF_1508_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a648157ddc540cfc102efa517ecf4f78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eea0ea3c4be209f843674e3204b2a55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a9eea0ea3c4be209f843674e3204b2a55">UJA113X_IDENTIF_1508_F</a>(x)          &#160;&#160;&#160;((uint8_t)((uint8_t)(x)&lt;&lt;<a class="el" href="sbc__uja113x__map_8h.html#a648157ddc540cfc102efa517ecf4f78b">UJA113X_IDENTIF_1508_SHIFT</a>)&amp;<a class="el" href="sbc__uja113x__map_8h.html#ad4c6fe8cf57e9af362db8c3bf742dd54">UJA113X_IDENTIF_1508_MASK</a>)</td></tr>
<tr class="separator:a9eea0ea3c4be209f843674e3204b2a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae431b66c098d8518618aa6ba5736d333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae431b66c098d8518618aa6ba5736d333">UJA113X_IDENTIF_2318_MASK</a>&#160;&#160;&#160;(0xFCU)</td></tr>
<tr class="memdesc:ae431b66c098d8518618aa6ba5736d333"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits ID23 to ID18 of the extended frame format macros.  <a href="#ae431b66c098d8518618aa6ba5736d333">More...</a><br /></td></tr>
<tr class="separator:ae431b66c098d8518618aa6ba5736d333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac02eb0560ce88dbf2cc89569e2816121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ac02eb0560ce88dbf2cc89569e2816121">UJA113X_IDENTIF_2318_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ac02eb0560ce88dbf2cc89569e2816121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba344946c2b71c147abd34ce2f145986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aba344946c2b71c147abd34ce2f145986">UJA113X_IDENTIF_2318_F</a>(x)          </td></tr>
<tr class="separator:aba344946c2b71c147abd34ce2f145986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47c80be7b495ca13a0247159385d08f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a47c80be7b495ca13a0247159385d08f6">UJA113X_IDENTIF_1716_MASK</a>&#160;&#160;&#160;(0x03U)</td></tr>
<tr class="memdesc:a47c80be7b495ca13a0247159385d08f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits ID17 to ID16 of the extended frame format macros.  <a href="#a47c80be7b495ca13a0247159385d08f6">More...</a><br /></td></tr>
<tr class="separator:a47c80be7b495ca13a0247159385d08f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a049c6dfb46139301a0a8859e494c50b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a049c6dfb46139301a0a8859e494c50b7">UJA113X_IDENTIF_1716_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a049c6dfb46139301a0a8859e494c50b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afac8375b9088b00f96fc2cf2ac74c618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#afac8375b9088b00f96fc2cf2ac74c618">UJA113X_IDENTIF_1716_F</a>(x)          </td></tr>
<tr class="separator:afac8375b9088b00f96fc2cf2ac74c618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a307a7e305de0dca075b5b4e46144028c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a307a7e305de0dca075b5b4e46144028c">UJA113X_IDENTIF_2824_MASK</a>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="memdesc:a307a7e305de0dca075b5b4e46144028c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits ID28 to ID24 of the extended frame format macros.  <a href="#a307a7e305de0dca075b5b4e46144028c">More...</a><br /></td></tr>
<tr class="separator:a307a7e305de0dca075b5b4e46144028c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad386061389d88c62ec7693e78c9ae219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ad386061389d88c62ec7693e78c9ae219">UJA113X_IDENTIF_2824_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ad386061389d88c62ec7693e78c9ae219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dd94baa044e308e68724a7db78cf745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6dd94baa044e308e68724a7db78cf745">UJA113X_IDENTIF_2824_F</a>(x)          </td></tr>
<tr class="separator:a6dd94baa044e308e68724a7db78cf745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabcac47dcaaab52282dbc966a2506df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aabcac47dcaaab52282dbc966a2506df6">UJA113X_MASK_0700_MASK</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="memdesc:aabcac47dcaaab52282dbc966a2506df6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID mask bits 7 to 0 of extended frame format.  <a href="#aabcac47dcaaab52282dbc966a2506df6">More...</a><br /></td></tr>
<tr class="separator:aabcac47dcaaab52282dbc966a2506df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4d9af3d446ca12efee8996b77dbfd67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#af4d9af3d446ca12efee8996b77dbfd67">UJA113X_MASK_0700_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:af4d9af3d446ca12efee8996b77dbfd67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d2e299401b91838cc10d9d0846307e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6d2e299401b91838cc10d9d0846307e8">UJA113X_MASK_0700_F</a>(x)                </td></tr>
<tr class="separator:a6d2e299401b91838cc10d9d0846307e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af03535475afca5f89ecefe6e0c242292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#af03535475afca5f89ecefe6e0c242292">UJA113X_MASK_1508_MASK</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="memdesc:af03535475afca5f89ecefe6e0c242292"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID mask bits 15 to 8 of extended frame format.  <a href="#af03535475afca5f89ecefe6e0c242292">More...</a><br /></td></tr>
<tr class="separator:af03535475afca5f89ecefe6e0c242292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ddd5c3027d8eac711b118aa9374d891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a5ddd5c3027d8eac711b118aa9374d891">UJA113X_MASK_1508_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a5ddd5c3027d8eac711b118aa9374d891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab09542e42fb51dac32fa2ee9997dc89e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ab09542e42fb51dac32fa2ee9997dc89e">UJA113X_MASK_1508_F</a>(x)                </td></tr>
<tr class="separator:ab09542e42fb51dac32fa2ee9997dc89e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad22ff1d794c78188c0987760b789bbac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ad22ff1d794c78188c0987760b789bbac">UJA113X_MASK_2318_MASK</a>&#160;&#160;&#160;(0xFCU)</td></tr>
<tr class="memdesc:ad22ff1d794c78188c0987760b789bbac"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID mask bits 23 to 18 of extended frame format.  <a href="#ad22ff1d794c78188c0987760b789bbac">More...</a><br /></td></tr>
<tr class="separator:ad22ff1d794c78188c0987760b789bbac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95d8c482a2fc4d7906db2bbdf4849fd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a95d8c482a2fc4d7906db2bbdf4849fd7">UJA113X_MASK_2318_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a95d8c482a2fc4d7906db2bbdf4849fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a32d653065062b55e862a7dd4949ba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a9a32d653065062b55e862a7dd4949ba7">UJA113X_MASK_2318_F</a>(x)                </td></tr>
<tr class="separator:a9a32d653065062b55e862a7dd4949ba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3653ab03ced070df2da664361318a696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a3653ab03ced070df2da664361318a696">UJA113X_MASK_1716_MASK</a>&#160;&#160;&#160;(0x03U)</td></tr>
<tr class="memdesc:a3653ab03ced070df2da664361318a696"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID mask bits 17 to 16 of extended frame format.  <a href="#a3653ab03ced070df2da664361318a696">More...</a><br /></td></tr>
<tr class="separator:a3653ab03ced070df2da664361318a696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83ece1ccd52c50a4fee2e4c896cfc333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a83ece1ccd52c50a4fee2e4c896cfc333">UJA113X_MASK_1716_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a83ece1ccd52c50a4fee2e4c896cfc333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ae6accc0fe50fc63b9f862f3e47295e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a9ae6accc0fe50fc63b9f862f3e47295e">UJA113X_MASK_1716_F</a>(x)                </td></tr>
<tr class="separator:a9ae6accc0fe50fc63b9f862f3e47295e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f425289cc6aecfad4bb6eef6f9d984f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6f425289cc6aecfad4bb6eef6f9d984f">UJA113X_MASK_2824_MASK</a>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="memdesc:a6f425289cc6aecfad4bb6eef6f9d984f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID mask bits 28 to 24 of extended frame format.  <a href="#a6f425289cc6aecfad4bb6eef6f9d984f">More...</a><br /></td></tr>
<tr class="separator:a6f425289cc6aecfad4bb6eef6f9d984f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fe81573680006e46b0214d6e04eebf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2fe81573680006e46b0214d6e04eebf3">UJA113X_MASK_2824_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a2fe81573680006e46b0214d6e04eebf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6b50b245cb2e3118cd2595e323f2863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aa6b50b245cb2e3118cd2595e323f2863">UJA113X_MASK_2824_F</a>(x)                </td></tr>
<tr class="separator:aa6b50b245cb2e3118cd2595e323f2863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2abbb237c295f95d94b2f8eff3e2354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aa2abbb237c295f95d94b2f8eff3e2354">UJA113X_FC_IDE_MASK</a>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="memdesc:aa2abbb237c295f95d94b2f8eff3e2354"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame control register, identifier format macros.  <a href="#aa2abbb237c295f95d94b2f8eff3e2354">More...</a><br /></td></tr>
<tr class="separator:aa2abbb237c295f95d94b2f8eff3e2354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabbb3a152b584340612f288524312db8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aabbb3a152b584340612f288524312db8">UJA113X_FC_IDE_SHIFT</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:aabbb3a152b584340612f288524312db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9bb0aa06a8e4cb0d272bb41432ccee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ac9bb0aa06a8e4cb0d272bb41432ccee9">UJA113X_FC_IDE_F</a>(x)                   	</td></tr>
<tr class="separator:ac9bb0aa06a8e4cb0d272bb41432ccee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11e9a30edda99bcc6e2c9ec08f05a33d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a11e9a30edda99bcc6e2c9ec08f05a33d">UJA113X_FC_PNDM_MASK</a>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="memdesc:a11e9a30edda99bcc6e2c9ec08f05a33d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame control register, partial networking data mask macros.  <a href="#a11e9a30edda99bcc6e2c9ec08f05a33d">More...</a><br /></td></tr>
<tr class="separator:a11e9a30edda99bcc6e2c9ec08f05a33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95ca27ae0b462aef5b0e1d6e005d1cc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a95ca27ae0b462aef5b0e1d6e005d1cc8">UJA113X_FC_PNDM_SHIFT</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:a95ca27ae0b462aef5b0e1d6e005d1cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa76b8e26cde591fd77fe718d5490f8eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aa76b8e26cde591fd77fe718d5490f8eb">UJA113X_FC_PNDM_F</a>(x)                 	</td></tr>
<tr class="separator:aa76b8e26cde591fd77fe718d5490f8eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cc9ff522dc168c5fd81422d8d749cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a1cc9ff522dc168c5fd81422d8d749cd7">UJA113X_FC_DLC_MASK</a>&#160;&#160;&#160;(0x0FU)</td></tr>
<tr class="memdesc:a1cc9ff522dc168c5fd81422d8d749cd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame control register, number of data bytes expected in a CAN frame macros.  <a href="#a1cc9ff522dc168c5fd81422d8d749cd7">More...</a><br /></td></tr>
<tr class="separator:a1cc9ff522dc168c5fd81422d8d749cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4316bdc546c5ffa54d25fcdd6f44ca8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a4316bdc546c5ffa54d25fcdd6f44ca8f">UJA113X_FC_DLC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a4316bdc546c5ffa54d25fcdd6f44ca8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c35ca2627ec66ec0138b6726dd55fa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a3c35ca2627ec66ec0138b6726dd55fa6">UJA113X_FC_DLC_F</a>(x)                   	</td></tr>
<tr class="separator:a3c35ca2627ec66ec0138b6726dd55fa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f230608f89d5f3406c4128709be4624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a7f230608f89d5f3406c4128709be4624">UJA113X_FC_MASK</a></td></tr>
<tr class="memdesc:a7f230608f89d5f3406c4128709be4624"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame control register macros.  <a href="#a7f230608f89d5f3406c4128709be4624">More...</a><br /></td></tr>
<tr class="separator:a7f230608f89d5f3406c4128709be4624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a117f47e254ad5f311a3310b61771c48f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a117f47e254ad5f311a3310b61771c48f">UJA113X_FC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a117f47e254ad5f311a3310b61771c48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64c017357f88e47aac95fcb1f8bcebaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a64c017357f88e47aac95fcb1f8bcebaa">UJA113X_FC_F</a>(x)                           	</td></tr>
<tr class="separator:a64c017357f88e47aac95fcb1f8bcebaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fe6386db9423dd08bfbee1e2389ebc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a3fe6386db9423dd08bfbee1e2389ebc7">UJA113X_HVIONC_IONSC_MASK</a>&#160;&#160;&#160;(0xC0U)</td></tr>
<tr class="memdesc:a3fe6386db9423dd08bfbee1e2389ebc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIOn control register, HVIOn shutdown control macros.  <a href="#a3fe6386db9423dd08bfbee1e2389ebc7">More...</a><br /></td></tr>
<tr class="separator:a3fe6386db9423dd08bfbee1e2389ebc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73a7ef5c9cea5278c78d628e6f9ad541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a73a7ef5c9cea5278c78d628e6f9ad541">UJA113X_HVIONC_IONSC_SHIFT</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:a73a7ef5c9cea5278c78d628e6f9ad541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d0589335febb7bbc8d866d909c5f46e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a5d0589335febb7bbc8d866d909c5f46e">UJA113X_HVIONC_IONSC_F</a>(x)          </td></tr>
<tr class="separator:a5d0589335febb7bbc8d866d909c5f46e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8135464e60d0e9b53d52613d7ad939f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ab8135464e60d0e9b53d52613d7ad939f">UJA113X_HVIONC_IONAC_MASK</a>&#160;&#160;&#160;(0x38U)</td></tr>
<tr class="memdesc:ab8135464e60d0e9b53d52613d7ad939f"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIOn control register, HVIOn activation control macros.  <a href="#ab8135464e60d0e9b53d52613d7ad939f">More...</a><br /></td></tr>
<tr class="separator:ab8135464e60d0e9b53d52613d7ad939f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2861eb040eb8c458d00e0b4003b9e8a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2861eb040eb8c458d00e0b4003b9e8a3">UJA113X_HVIONC_IONAC_SHIFT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:a2861eb040eb8c458d00e0b4003b9e8a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e38d9e5b28d78751ebeb9a90d709cb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a1e38d9e5b28d78751ebeb9a90d709cb1">UJA113X_HVIONC_IONAC_F</a>(x)          </td></tr>
<tr class="separator:a1e38d9e5b28d78751ebeb9a90d709cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a823d5d36104dd82500ac95da52932e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a8a823d5d36104dd82500ac95da52932e">UJA113X_HVIONC_IONCC_MASK</a>&#160;&#160;&#160;(0x07U)</td></tr>
<tr class="memdesc:a8a823d5d36104dd82500ac95da52932e"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIOn control register, HVIOn configuration control macros.  <a href="#a8a823d5d36104dd82500ac95da52932e">More...</a><br /></td></tr>
<tr class="separator:a8a823d5d36104dd82500ac95da52932e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9a1849b6cb05b03a5589bbcf5912820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#af9a1849b6cb05b03a5589bbcf5912820">UJA113X_HVIONC_IONCC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:af9a1849b6cb05b03a5589bbcf5912820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a093be9fcb7409db721055463d75a63d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a093be9fcb7409db721055463d75a63d3">UJA113X_HVIONC_IONCC_F</a>(x)          </td></tr>
<tr class="separator:a093be9fcb7409db721055463d75a63d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ebdd8c16688822322611ab787b918c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a0ebdd8c16688822322611ab787b918c5">UJA113X_HVIONC_MASK</a></td></tr>
<tr class="memdesc:a0ebdd8c16688822322611ab787b918c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIOn control register.  <a href="#a0ebdd8c16688822322611ab787b918c5">More...</a><br /></td></tr>
<tr class="separator:a0ebdd8c16688822322611ab787b918c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95bfd8d26e09a4db743a7822af147a0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a95bfd8d26e09a4db743a7822af147a0b">UJA113X_HVIONC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a95bfd8d26e09a4db743a7822af147a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a081bd823ebd3864cb9f2a6dfa3a91f56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a081bd823ebd3864cb9f2a6dfa3a91f56">UJA113X_HVIONC_F</a>(x)                      </td></tr>
<tr class="separator:a081bd823ebd3864cb9f2a6dfa3a91f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5220d2d58e101c9189fcad804154e65d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a5220d2d58e101c9189fcad804154e65d">UJA113X_BNWTC_BNWTC_MASK</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:a5220d2d58e101c9189fcad804154e65d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 wake-up threshold control register, wake-up threshold configuration macros.  <a href="#a5220d2d58e101c9189fcad804154e65d">More...</a><br /></td></tr>
<tr class="separator:a5220d2d58e101c9189fcad804154e65d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69c1d5b72c96adceb0c9ca3849424049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a69c1d5b72c96adceb0c9ca3849424049">UJA113X_BNWTC_BNWTC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a69c1d5b72c96adceb0c9ca3849424049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a950996f01e9205dc7af0bc0f12b664d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a950996f01e9205dc7af0bc0f12b664d6">UJA113X_BNWTC_BNWTC_F</a>(x)           	</td></tr>
<tr class="separator:a950996f01e9205dc7af0bc0f12b664d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab060596face5d4fddf6092f302bb2168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ab060596face5d4fddf6092f302bb2168">UJA113X_BNWTC_MASK</a>&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#a5220d2d58e101c9189fcad804154e65d">UJA113X_BNWTC_BNWTC_MASK</a>)</td></tr>
<tr class="memdesc:ab060596face5d4fddf6092f302bb2168"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 wake-up threshold control register macros.  <a href="#ab060596face5d4fddf6092f302bb2168">More...</a><br /></td></tr>
<tr class="separator:ab060596face5d4fddf6092f302bb2168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3cfb28fcf9762620daa98bbf388892a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ad3cfb28fcf9762620daa98bbf388892a">UJA113X_BNWTC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ad3cfb28fcf9762620daa98bbf388892a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5de3e53abce732bc9590367796e5629c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a5de3e53abce732bc9590367796e5629c">UJA113X_BNWTC_F</a>(x)                       	</td></tr>
<tr class="separator:a5de3e53abce732bc9590367796e5629c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b940c8dfb6a67fcc7801b1066285831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a9b940c8dfb6a67fcc7801b1066285831">UJA113X_BNWS_IO48WLS_MASK</a>&#160;&#160;&#160;(0x08U)</td></tr>
<tr class="memdesc:a9b940c8dfb6a67fcc7801b1066285831"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 wake-up status register, status of input voltage on HVIO4/HVIO8 macros.  <a href="#a9b940c8dfb6a67fcc7801b1066285831">More...</a><br /></td></tr>
<tr class="separator:a9b940c8dfb6a67fcc7801b1066285831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aa53cb3a04393a2531cc8e4566fa9ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a4aa53cb3a04393a2531cc8e4566fa9ee">UJA113X_BNWS_IO48WLS_SHIFT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:a4aa53cb3a04393a2531cc8e4566fa9ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab67c5f4e36fc8c22e55bb436d304d7c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ab67c5f4e36fc8c22e55bb436d304d7c2">UJA113X_BNWS_IO48WLS_F</a>(x)          </td></tr>
<tr class="separator:ab67c5f4e36fc8c22e55bb436d304d7c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c61e87048146adaf2b8b60cef57952b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a0c61e87048146adaf2b8b60cef57952b">UJA113X_BNWS_IO37WLS_MASK</a>&#160;&#160;&#160;(0x04U)</td></tr>
<tr class="memdesc:a0c61e87048146adaf2b8b60cef57952b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 wake-up status register, status of input voltage on HVIO3/HVIO7 macros.  <a href="#a0c61e87048146adaf2b8b60cef57952b">More...</a><br /></td></tr>
<tr class="separator:a0c61e87048146adaf2b8b60cef57952b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f9b52ec0bb53b375d250b77f895feaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2f9b52ec0bb53b375d250b77f895feaa">UJA113X_BNWS_IO37WLS_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a2f9b52ec0bb53b375d250b77f895feaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af917bc6f9e5133c3ecbf0c17e21d8e56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#af917bc6f9e5133c3ecbf0c17e21d8e56">UJA113X_BNWS_IO37WLS_F</a>(x)          </td></tr>
<tr class="separator:af917bc6f9e5133c3ecbf0c17e21d8e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a704e1a3148b1792c1441d4f530100cdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a704e1a3148b1792c1441d4f530100cdf">UJA113X_BNWS_IO26WLS_MASK</a>&#160;&#160;&#160;(0x02U)</td></tr>
<tr class="memdesc:a704e1a3148b1792c1441d4f530100cdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 wake-up status register, status of input voltage on HVIO2/HVIO6 macros.  <a href="#a704e1a3148b1792c1441d4f530100cdf">More...</a><br /></td></tr>
<tr class="separator:a704e1a3148b1792c1441d4f530100cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08cc1ea098782f03505d8bcffe5dac71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a08cc1ea098782f03505d8bcffe5dac71">UJA113X_BNWS_IO26WLS_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a08cc1ea098782f03505d8bcffe5dac71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e9f4dfce68a5b7ca8efc25154f4069e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6e9f4dfce68a5b7ca8efc25154f4069e">UJA113X_BNWS_IO26WLS_F</a>(x)          </td></tr>
<tr class="separator:a6e9f4dfce68a5b7ca8efc25154f4069e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02cf25af1d4b2afa386316c92e033afe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a02cf25af1d4b2afa386316c92e033afe">UJA113X_BNWS_IO15WLS_MASK</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:a02cf25af1d4b2afa386316c92e033afe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 wake-up status register, status of input voltage on HVIO1/HVIO5 macros.  <a href="#a02cf25af1d4b2afa386316c92e033afe">More...</a><br /></td></tr>
<tr class="separator:a02cf25af1d4b2afa386316c92e033afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a890f966141cffd02cb46d1f0d4297dac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a890f966141cffd02cb46d1f0d4297dac">UJA113X_BNWS_IO15WLS_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a890f966141cffd02cb46d1f0d4297dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c6c8b238ed96c8c02b632d51458e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a82c6c8b238ed96c8c02b632d51458e32">UJA113X_BNWS_IO15WLS_F</a>(x)          </td></tr>
<tr class="separator:a82c6c8b238ed96c8c02b632d51458e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa34966d7101a8415117c61f08c1a671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aaa34966d7101a8415117c61f08c1a671">UJA113X_BNWS_MASK</a></td></tr>
<tr class="memdesc:aaa34966d7101a8415117c61f08c1a671"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 wake-up status register macros.  <a href="#aaa34966d7101a8415117c61f08c1a671">More...</a><br /></td></tr>
<tr class="separator:aaa34966d7101a8415117c61f08c1a671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5abfd6457ffbf4c0d072829f5ba5dd83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a5abfd6457ffbf4c0d072829f5ba5dd83">UJA113X_BNWS_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a5abfd6457ffbf4c0d072829f5ba5dd83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a597a1294a24c9c51fac3862ef1ca8aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a597a1294a24c9c51fac3862ef1ca8aac">UJA113X_BNWS_F</a>(x)                       	</td></tr>
<tr class="separator:a597a1294a24c9c51fac3862ef1ca8aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5996855d6d2f4c4257ea404511c5afc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a5996855d6d2f4c4257ea404511c5afc5">UJA113X_BNDS_IO48DS_MASK</a>&#160;&#160;&#160;(0xC0U)</td></tr>
<tr class="memdesc:a5996855d6d2f4c4257ea404511c5afc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 driver status register, HVIO4/HVIO8 driver status macros.  <a href="#a5996855d6d2f4c4257ea404511c5afc5">More...</a><br /></td></tr>
<tr class="separator:a5996855d6d2f4c4257ea404511c5afc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40c32b9154e142c2f24711ffa9537c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a40c32b9154e142c2f24711ffa9537c3e">UJA113X_BNDS_IO48DS_SHIFT</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:a40c32b9154e142c2f24711ffa9537c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bd5c0542d98aa88bd1149b4656aa6b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a0bd5c0542d98aa88bd1149b4656aa6b7">UJA113X_BNDS_IO48DS_F</a>(x)           	</td></tr>
<tr class="separator:a0bd5c0542d98aa88bd1149b4656aa6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4d39d0863d821a1cf3e24253e712458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ac4d39d0863d821a1cf3e24253e712458">UJA113X_BNDS_IO37DS_MASK</a>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="memdesc:ac4d39d0863d821a1cf3e24253e712458"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 driver status register, HVIO3/HVIO7 driver status macros.  <a href="#ac4d39d0863d821a1cf3e24253e712458">More...</a><br /></td></tr>
<tr class="separator:ac4d39d0863d821a1cf3e24253e712458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab0c41e477eff8e1d5f48c641afc51fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aab0c41e477eff8e1d5f48c641afc51fd">UJA113X_BNDS_IO37DS_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:aab0c41e477eff8e1d5f48c641afc51fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae768d24db439872e992c9cc949b5dd8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae768d24db439872e992c9cc949b5dd8c">UJA113X_BNDS_IO37DS_F</a>(x)           	</td></tr>
<tr class="separator:ae768d24db439872e992c9cc949b5dd8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a861551b28815ac8e5f20984357c1f159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a861551b28815ac8e5f20984357c1f159">UJA113X_BNDS_IO26DS_MASK</a>&#160;&#160;&#160;(0x0CU)</td></tr>
<tr class="memdesc:a861551b28815ac8e5f20984357c1f159"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 driver status register, HVIO2/HVIO6 driver status macros.  <a href="#a861551b28815ac8e5f20984357c1f159">More...</a><br /></td></tr>
<tr class="separator:a861551b28815ac8e5f20984357c1f159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabc2431bdc7a924e442a33c01321a5ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aabc2431bdc7a924e442a33c01321a5ff">UJA113X_BNDS_IO26DS_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:aabc2431bdc7a924e442a33c01321a5ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f58546b763cd4f744c5040a9a17a527"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a4f58546b763cd4f744c5040a9a17a527">UJA113X_BNDS_IO26DS_F</a>(x)           	</td></tr>
<tr class="separator:a4f58546b763cd4f744c5040a9a17a527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a7744bdd2e95eb0e32026306f930d34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a7a7744bdd2e95eb0e32026306f930d34">UJA113X_BNDS_IO15DS_MASK</a>&#160;&#160;&#160;(0x03U)</td></tr>
<tr class="memdesc:a7a7744bdd2e95eb0e32026306f930d34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 driver status register, HVIO1/HVIO5 driver status macros.  <a href="#a7a7744bdd2e95eb0e32026306f930d34">More...</a><br /></td></tr>
<tr class="separator:a7a7744bdd2e95eb0e32026306f930d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab307ace0c9e94d1b3deddf099e0d8c8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ab307ace0c9e94d1b3deddf099e0d8c8c">UJA113X_BNDS_IO15DS_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ab307ace0c9e94d1b3deddf099e0d8c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa6f81dd3e3e408dbdfdd159daa88e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aaa6f81dd3e3e408dbdfdd159daa88e0c">UJA113X_BNDS_IO15DS_F</a>(x)           	</td></tr>
<tr class="separator:aaa6f81dd3e3e408dbdfdd159daa88e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af23692443aafc95367cd806dbe79ce73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#af23692443aafc95367cd806dbe79ce73">UJA113X_BNDS_MASK</a></td></tr>
<tr class="memdesc:af23692443aafc95367cd806dbe79ce73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 driver status register macros.  <a href="#af23692443aafc95367cd806dbe79ce73">More...</a><br /></td></tr>
<tr class="separator:af23692443aafc95367cd806dbe79ce73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6169fdd2dff66bcb4e322b9dfef7fd41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6169fdd2dff66bcb4e322b9dfef7fd41">UJA113X_BNDS_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a6169fdd2dff66bcb4e322b9dfef7fd41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06cf65d1ec2ee91124e85869e7705bcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a06cf65d1ec2ee91124e85869e7705bcb">UJA113X_BNDS_F</a>(x)                       	</td></tr>
<tr class="separator:a06cf65d1ec2ee91124e85869e7705bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a05788ce5939d957a60887436674d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a9a05788ce5939d957a60887436674d0f">UJA113X_BNWIE_IO48FEIE_MASK</a>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="memdesc:a9a05788ce5939d957a60887436674d0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 wake-up interrupt enable register, HVIO4/HVIO8 falling edge interrupt enable macros.  <a href="#a9a05788ce5939d957a60887436674d0f">More...</a><br /></td></tr>
<tr class="separator:a9a05788ce5939d957a60887436674d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14af976a0168e7fd9fd02b2c9006e86d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a14af976a0168e7fd9fd02b2c9006e86d">UJA113X_BNWIE_IO48FEIE_SHIFT</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:a14af976a0168e7fd9fd02b2c9006e86d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8de47a010e216d9291ed501279d3ea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ab8de47a010e216d9291ed501279d3ea4">UJA113X_BNWIE_IO48FEIE_F</a>(x)     	</td></tr>
<tr class="separator:ab8de47a010e216d9291ed501279d3ea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc4ab569422814b5aeef8188c3fa07ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#acc4ab569422814b5aeef8188c3fa07ef">UJA113X_BNWIE_IO48REIE_MASK</a>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="memdesc:acc4ab569422814b5aeef8188c3fa07ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 wake-up interrupt enable register, HVIO4/HVIO8 rising edge interrupt enable macros.  <a href="#acc4ab569422814b5aeef8188c3fa07ef">More...</a><br /></td></tr>
<tr class="separator:acc4ab569422814b5aeef8188c3fa07ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a528a23c288fd77d41127e5aed5f7ff0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a528a23c288fd77d41127e5aed5f7ff0d">UJA113X_BNWIE_IO48REIE_SHIFT</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:a528a23c288fd77d41127e5aed5f7ff0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a170e302a528edc151126f98e2586636e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a170e302a528edc151126f98e2586636e">UJA113X_BNWIE_IO48REIE_F</a>(x)     	</td></tr>
<tr class="separator:a170e302a528edc151126f98e2586636e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcac5ae90401a053c1f6cb25ae79b130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#abcac5ae90401a053c1f6cb25ae79b130">UJA113X_BNWIE_IO37FEIE_MASK</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="memdesc:abcac5ae90401a053c1f6cb25ae79b130"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 wake-up interrupt enable register, HVIO3/HVIO7 falling edge interrupt enable macros.  <a href="#abcac5ae90401a053c1f6cb25ae79b130">More...</a><br /></td></tr>
<tr class="separator:abcac5ae90401a053c1f6cb25ae79b130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1806bc375d82f3a5a29020e920395229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a1806bc375d82f3a5a29020e920395229">UJA113X_BNWIE_IO37FEIE_SHIFT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:a1806bc375d82f3a5a29020e920395229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a340cbdd967e02ee7d258b890f967258d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a340cbdd967e02ee7d258b890f967258d">UJA113X_BNWIE_IO37FEIE_F</a>(x)     	</td></tr>
<tr class="separator:a340cbdd967e02ee7d258b890f967258d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a105e5e30dbd2451d369ac801e92f417e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a105e5e30dbd2451d369ac801e92f417e">UJA113X_BNWIE_IO37REIE_MASK</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="memdesc:a105e5e30dbd2451d369ac801e92f417e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 wake-up interrupt enable register, HVIO3/HVIO7 rising edge interrupt enable macros.  <a href="#a105e5e30dbd2451d369ac801e92f417e">More...</a><br /></td></tr>
<tr class="separator:a105e5e30dbd2451d369ac801e92f417e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6072009986cb99e6f03ab57ee1fdc7a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6072009986cb99e6f03ab57ee1fdc7a1">UJA113X_BNWIE_IO37REIE_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a6072009986cb99e6f03ab57ee1fdc7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b07173b19037491a1a24fbfdc505350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a5b07173b19037491a1a24fbfdc505350">UJA113X_BNWIE_IO37REIE_F</a>(x)     	</td></tr>
<tr class="separator:a5b07173b19037491a1a24fbfdc505350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af42992f442164898211594914bb83945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#af42992f442164898211594914bb83945">UJA113X_BNWIE_IO26FEIE_MASK</a>&#160;&#160;&#160;(0x08U)</td></tr>
<tr class="memdesc:af42992f442164898211594914bb83945"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 wake-up interrupt enable register, HVIO2/HVIO6 falling edge interrupt enable macros.  <a href="#af42992f442164898211594914bb83945">More...</a><br /></td></tr>
<tr class="separator:af42992f442164898211594914bb83945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad490a258a0bcb58beba3078592489dad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ad490a258a0bcb58beba3078592489dad">UJA113X_BNWIE_IO26FEIE_SHIFT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ad490a258a0bcb58beba3078592489dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab39bc99511324654746a07c19ed8ad6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ab39bc99511324654746a07c19ed8ad6b">UJA113X_BNWIE_IO26FEIE_F</a>(x)     	</td></tr>
<tr class="separator:ab39bc99511324654746a07c19ed8ad6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd7d6012fe305d2d4040bddda03ebe61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#abd7d6012fe305d2d4040bddda03ebe61">UJA113X_BNWIE_IO26REIE_MASK</a>&#160;&#160;&#160;(0x04U)</td></tr>
<tr class="memdesc:abd7d6012fe305d2d4040bddda03ebe61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 wake-up interrupt enable register, HVIO2/HVIO6 rising edge interrupt enable macros.  <a href="#abd7d6012fe305d2d4040bddda03ebe61">More...</a><br /></td></tr>
<tr class="separator:abd7d6012fe305d2d4040bddda03ebe61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c5b17fc040ad18e76c6e60efa51a5f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a1c5b17fc040ad18e76c6e60efa51a5f2">UJA113X_BNWIE_IO26REIE_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a1c5b17fc040ad18e76c6e60efa51a5f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3c58b5f11ee0c7acce4aed9bfc58156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aa3c58b5f11ee0c7acce4aed9bfc58156">UJA113X_BNWIE_IO26REIE_F</a>(x)     	</td></tr>
<tr class="separator:aa3c58b5f11ee0c7acce4aed9bfc58156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dbd597999e76db9e67b521394d7609a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2dbd597999e76db9e67b521394d7609a">UJA113X_BNWIE_IO15FEIE_MASK</a>&#160;&#160;&#160;(0x02U)</td></tr>
<tr class="memdesc:a2dbd597999e76db9e67b521394d7609a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 wake-up interrupt enable register, HVIO1/HVIO5 falling edge interrupt enable macros.  <a href="#a2dbd597999e76db9e67b521394d7609a">More...</a><br /></td></tr>
<tr class="separator:a2dbd597999e76db9e67b521394d7609a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e5b3e34128e54fc985cd9c6f3f36f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a9e5b3e34128e54fc985cd9c6f3f36f89">UJA113X_BNWIE_IO15FEIE_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a9e5b3e34128e54fc985cd9c6f3f36f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b27d87b1e62ad1296550a49ae0e2c25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a0b27d87b1e62ad1296550a49ae0e2c25">UJA113X_BNWIE_IO15FEIE_F</a>(x)     	</td></tr>
<tr class="separator:a0b27d87b1e62ad1296550a49ae0e2c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e0f0e267ff07c9025192ba4b69d4067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a7e0f0e267ff07c9025192ba4b69d4067">UJA113X_BNWIE_IO15REIE_MASK</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:a7e0f0e267ff07c9025192ba4b69d4067"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 wake-up interrupt enable register, HVIO1/HVIO5 rising edge interrupt enable macros.  <a href="#a7e0f0e267ff07c9025192ba4b69d4067">More...</a><br /></td></tr>
<tr class="separator:a7e0f0e267ff07c9025192ba4b69d4067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d1195c5b81b29a1f938bbdd33827923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2d1195c5b81b29a1f938bbdd33827923">UJA113X_BNWIE_IO15REIE_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a2d1195c5b81b29a1f938bbdd33827923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35a2784938d17708e75b2aad4254d610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a35a2784938d17708e75b2aad4254d610">UJA113X_BNWIE_IO15REIE_F</a>(x)     	</td></tr>
<tr class="separator:a35a2784938d17708e75b2aad4254d610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a197734d2abb50b14d27a1d1f0cd695ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a197734d2abb50b14d27a1d1f0cd695ef">UJA113X_BNWIE_MASK</a></td></tr>
<tr class="memdesc:a197734d2abb50b14d27a1d1f0cd695ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 wake-up interrupt enable register macros.  <a href="#a197734d2abb50b14d27a1d1f0cd695ef">More...</a><br /></td></tr>
<tr class="separator:a197734d2abb50b14d27a1d1f0cd695ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a502a69796ab22cb10a15780c4b7378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a7a502a69796ab22cb10a15780c4b7378">UJA113X_BNWIE_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a7a502a69796ab22cb10a15780c4b7378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3551affbaac0d7f35a7f48d4b0b9a950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a3551affbaac0d7f35a7f48d4b0b9a950">UJA113X_BNWIE_F</a>(x)                       	</td></tr>
<tr class="separator:a3551affbaac0d7f35a7f48d4b0b9a950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22c4e2bddf7649253ffb607983e9b4dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a22c4e2bddf7649253ffb607983e9b4dd">UJA113X_BNFIE_IO48SCIE_MASK</a>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="memdesc:a22c4e2bddf7649253ffb607983e9b4dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 fail interrupt enable register, HVIO4/HVIO8 short circuit interrupt enable macros.  <a href="#a22c4e2bddf7649253ffb607983e9b4dd">More...</a><br /></td></tr>
<tr class="separator:a22c4e2bddf7649253ffb607983e9b4dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a6e27898ebb8a6708a6b57e408c0c43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a4a6e27898ebb8a6708a6b57e408c0c43">UJA113X_BNFIE_IO48SCIE_SHIFT</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:a4a6e27898ebb8a6708a6b57e408c0c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e419abf283001900586263f4ad35d94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a7e419abf283001900586263f4ad35d94">UJA113X_BNFIE_IO48SCIE_F</a>(x)     	</td></tr>
<tr class="separator:a7e419abf283001900586263f4ad35d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4a044396cf6c5fabf36615143f24b85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae4a044396cf6c5fabf36615143f24b85">UJA113X_BNFIE_IO48OLIE_MASK</a>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="memdesc:ae4a044396cf6c5fabf36615143f24b85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 fail interrupt enable register, HVIO4/HVIO8 open load interrupt enable macros.  <a href="#ae4a044396cf6c5fabf36615143f24b85">More...</a><br /></td></tr>
<tr class="separator:ae4a044396cf6c5fabf36615143f24b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74b77644dcea3c44a387f01974cffb68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a74b77644dcea3c44a387f01974cffb68">UJA113X_BNFIE_IO48OLIE_SHIFT</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:a74b77644dcea3c44a387f01974cffb68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07d92af87782abd259189b971492c8d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a07d92af87782abd259189b971492c8d9">UJA113X_BNFIE_IO48OLIE_F</a>(x)     	</td></tr>
<tr class="separator:a07d92af87782abd259189b971492c8d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af98ec8cde43f71ae3585faf1b5041dc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#af98ec8cde43f71ae3585faf1b5041dc1">UJA113X_BNFIE_IO37SCIE_MASK</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="memdesc:af98ec8cde43f71ae3585faf1b5041dc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 fail interrupt enable register, HVIO3/HVIO7 short circuit interrupt enable macros.  <a href="#af98ec8cde43f71ae3585faf1b5041dc1">More...</a><br /></td></tr>
<tr class="separator:af98ec8cde43f71ae3585faf1b5041dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a315054484b984f1fa68fd7633ccab16f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a315054484b984f1fa68fd7633ccab16f">UJA113X_BNFIE_IO37SCIE_SHIFT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:a315054484b984f1fa68fd7633ccab16f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a657b04c9acce11e50b0a48e92f377a56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a657b04c9acce11e50b0a48e92f377a56">UJA113X_BNFIE_IO37SCIE_F</a>(x)     	</td></tr>
<tr class="separator:a657b04c9acce11e50b0a48e92f377a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add72435e48db7571bfc7a2ccbe4b1093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#add72435e48db7571bfc7a2ccbe4b1093">UJA113X_BNFIE_IO37OLIE_MASK</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="memdesc:add72435e48db7571bfc7a2ccbe4b1093"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 fail interrupt enable register, HVIO3/HVIO7 open load interrupt enable macros.  <a href="#add72435e48db7571bfc7a2ccbe4b1093">More...</a><br /></td></tr>
<tr class="separator:add72435e48db7571bfc7a2ccbe4b1093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1404f0a46f004744d7dd753278239a6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a1404f0a46f004744d7dd753278239a6e">UJA113X_BNFIE_IO37OLIE_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a1404f0a46f004744d7dd753278239a6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94a69f91079dc4f412942d29f882ae1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a94a69f91079dc4f412942d29f882ae1e">UJA113X_BNFIE_IO37OLIE_F</a>(x)     	</td></tr>
<tr class="separator:a94a69f91079dc4f412942d29f882ae1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00182877f3c90d600c44c72c875b005a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a00182877f3c90d600c44c72c875b005a">UJA113X_BNFIE_IO26SCIE_MASK</a>&#160;&#160;&#160;(0x08U)</td></tr>
<tr class="memdesc:a00182877f3c90d600c44c72c875b005a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 fail interrupt enable register, HVIO2/HVIO6 short circuit interrupt enable macros.  <a href="#a00182877f3c90d600c44c72c875b005a">More...</a><br /></td></tr>
<tr class="separator:a00182877f3c90d600c44c72c875b005a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63a2cc0981b52d6b94d37a5ebe9ef035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a63a2cc0981b52d6b94d37a5ebe9ef035">UJA113X_BNFIE_IO26SCIE_SHIFT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:a63a2cc0981b52d6b94d37a5ebe9ef035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5364f0f82daf2449ddedd550f2b198e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a5364f0f82daf2449ddedd550f2b198e3">UJA113X_BNFIE_IO26SCIE_F</a>(x)     	</td></tr>
<tr class="separator:a5364f0f82daf2449ddedd550f2b198e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e50a4ef960b80c2d61c14789de89582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2e50a4ef960b80c2d61c14789de89582">UJA113X_BNFIE_IO26OLIE_MASK</a>&#160;&#160;&#160;(0x04U)</td></tr>
<tr class="memdesc:a2e50a4ef960b80c2d61c14789de89582"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 fail interrupt enable register, HVIO2/HVIO6 open load interrupt enable macros.  <a href="#a2e50a4ef960b80c2d61c14789de89582">More...</a><br /></td></tr>
<tr class="separator:a2e50a4ef960b80c2d61c14789de89582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a412383c890a3e63a7d6c806fb2c43a64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a412383c890a3e63a7d6c806fb2c43a64">UJA113X_BNFIE_IO26OLIE_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a412383c890a3e63a7d6c806fb2c43a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e9a7de68e8edd5e223e5f770fdd8c87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a0e9a7de68e8edd5e223e5f770fdd8c87">UJA113X_BNFIE_IO26OLIE_F</a>(x)     	</td></tr>
<tr class="separator:a0e9a7de68e8edd5e223e5f770fdd8c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c4741cf7e3b51b085692b3cad40a859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a3c4741cf7e3b51b085692b3cad40a859">UJA113X_BNFIE_IO15SCIE_MASK</a>&#160;&#160;&#160;(0x02U)</td></tr>
<tr class="memdesc:a3c4741cf7e3b51b085692b3cad40a859"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 fail interrupt enable register, HVIO1/HVIO5 short circuit interrupt enable macros.  <a href="#a3c4741cf7e3b51b085692b3cad40a859">More...</a><br /></td></tr>
<tr class="separator:a3c4741cf7e3b51b085692b3cad40a859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e5adc5f53ca2b6361188612ac9fc9c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2e5adc5f53ca2b6361188612ac9fc9c5">UJA113X_BNFIE_IO15SCIE_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a2e5adc5f53ca2b6361188612ac9fc9c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae93f437d778249e5f46de44ae46a352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aae93f437d778249e5f46de44ae46a352">UJA113X_BNFIE_IO15SCIE_F</a>(x)     	</td></tr>
<tr class="separator:aae93f437d778249e5f46de44ae46a352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13cea8b6b135995a148bc1105450b515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a13cea8b6b135995a148bc1105450b515">UJA113X_BNFIE_IO15OLIE_MASK</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:a13cea8b6b135995a148bc1105450b515"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 fail interrupt enable register, HVIO1/HVIO5 open load interrupt enable macros.  <a href="#a13cea8b6b135995a148bc1105450b515">More...</a><br /></td></tr>
<tr class="separator:a13cea8b6b135995a148bc1105450b515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a080387e7abe2a027937aa1208006b93f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a080387e7abe2a027937aa1208006b93f">UJA113X_BNFIE_IO15OLIE_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a080387e7abe2a027937aa1208006b93f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bc0436a8a1a318dadd9ffb66d76a61f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6bc0436a8a1a318dadd9ffb66d76a61f">UJA113X_BNFIE_IO15OLIE_F</a>(x)     	</td></tr>
<tr class="separator:a6bc0436a8a1a318dadd9ffb66d76a61f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec0846f5fd9f8f8eef4ca408783990b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aec0846f5fd9f8f8eef4ca408783990b2">UJA113X_BNFIE_MASK</a></td></tr>
<tr class="memdesc:aec0846f5fd9f8f8eef4ca408783990b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 fail interrupt enable register macros.  <a href="#aec0846f5fd9f8f8eef4ca408783990b2">More...</a><br /></td></tr>
<tr class="separator:aec0846f5fd9f8f8eef4ca408783990b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f549024907aaaa152200f0cbef1fbeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a3f549024907aaaa152200f0cbef1fbeb">UJA113X_BNFIE_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a3f549024907aaaa152200f0cbef1fbeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ca9a09b95a73f4a1af67a2139236c51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a5ca9a09b95a73f4a1af67a2139236c51">UJA113X_BNFIE_F</a>(x)                       	</td></tr>
<tr class="separator:a5ca9a09b95a73f4a1af67a2139236c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a316efb15e37de7449c4c09e8ec907ea3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a316efb15e37de7449c4c09e8ec907ea3">UJA113X_BNSCTC_IO48SCTC_MASK</a>&#160;&#160;&#160;(0xC0U)</td></tr>
<tr class="memdesc:a316efb15e37de7449c4c09e8ec907ea3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 driver short-circuit detection threshold control register, HVIO4/HVIO8 short-circuit detection threshold macros.  <a href="#a316efb15e37de7449c4c09e8ec907ea3">More...</a><br /></td></tr>
<tr class="separator:a316efb15e37de7449c4c09e8ec907ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d2a8ee493c19c25b73adc60794a8642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2d2a8ee493c19c25b73adc60794a8642">UJA113X_BNSCTC_IO48SCTC_SHIFT</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:a2d2a8ee493c19c25b73adc60794a8642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d51eef87a4d26575dcce92d4d9cddb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a4d51eef87a4d26575dcce92d4d9cddb0">UJA113X_BNSCTC_IO48SCTC_F</a>(x)    </td></tr>
<tr class="separator:a4d51eef87a4d26575dcce92d4d9cddb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31ea686240e1c846fc1d42f1b3779863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a31ea686240e1c846fc1d42f1b3779863">UJA113X_BNSCTC_IO37SCTC_MASK</a>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="memdesc:a31ea686240e1c846fc1d42f1b3779863"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 driver short-circuit detection threshold control register, HVIO3/HVIO7 short-circuit detection threshold macros.  <a href="#a31ea686240e1c846fc1d42f1b3779863">More...</a><br /></td></tr>
<tr class="separator:a31ea686240e1c846fc1d42f1b3779863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb9e517cccecda19f916a85e758832f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aeb9e517cccecda19f916a85e758832f0">UJA113X_BNSCTC_IO37SCTC_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:aeb9e517cccecda19f916a85e758832f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab86d4b4ba4652789935418d6c06cb597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ab86d4b4ba4652789935418d6c06cb597">UJA113X_BNSCTC_IO37SCTC_F</a>(x)    </td></tr>
<tr class="separator:ab86d4b4ba4652789935418d6c06cb597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4cf91d672b77a8e2f4ab02141511817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#af4cf91d672b77a8e2f4ab02141511817">UJA113X_BNSCTC_IO26SCTC_MASK</a>&#160;&#160;&#160;(0x0CU)</td></tr>
<tr class="memdesc:af4cf91d672b77a8e2f4ab02141511817"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 driver short-circuit detection threshold control register, HVIO2/HVIO6 short-circuit detection threshold macros.  <a href="#af4cf91d672b77a8e2f4ab02141511817">More...</a><br /></td></tr>
<tr class="separator:af4cf91d672b77a8e2f4ab02141511817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adccd1ef5e486aa6e35ddfdf381cabfac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#adccd1ef5e486aa6e35ddfdf381cabfac">UJA113X_BNSCTC_IO26SCTC_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:adccd1ef5e486aa6e35ddfdf381cabfac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2197c368885784f3928c37252df39594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2197c368885784f3928c37252df39594">UJA113X_BNSCTC_IO26SCTC_F</a>(x)    </td></tr>
<tr class="separator:a2197c368885784f3928c37252df39594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4607d8cab48e860d4f7f59e65448c528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a4607d8cab48e860d4f7f59e65448c528">UJA113X_BNSCTC_IO15SCTC_MASK</a>&#160;&#160;&#160;(0x03U)</td></tr>
<tr class="memdesc:a4607d8cab48e860d4f7f59e65448c528"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 driver short-circuit detection threshold control register, HVIO1/HVIO5 short-circuit detection threshold macros.  <a href="#a4607d8cab48e860d4f7f59e65448c528">More...</a><br /></td></tr>
<tr class="separator:a4607d8cab48e860d4f7f59e65448c528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeabeb7733634d0f2379af215644ee8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aeabeb7733634d0f2379af215644ee8e2">UJA113X_BNSCTC_IO15SCTC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:aeabeb7733634d0f2379af215644ee8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6db65656f2eac25ccc98d1dbe017fafb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6db65656f2eac25ccc98d1dbe017fafb">UJA113X_BNSCTC_IO15SCTC_F</a>(x)    </td></tr>
<tr class="separator:a6db65656f2eac25ccc98d1dbe017fafb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec762a4407035e004d278c21731d0871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aec762a4407035e004d278c21731d0871">UJA113X_BNSCTC_MASK</a></td></tr>
<tr class="memdesc:aec762a4407035e004d278c21731d0871"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 driver short-circuit detection threshold control register macros.  <a href="#aec762a4407035e004d278c21731d0871">More...</a><br /></td></tr>
<tr class="separator:aec762a4407035e004d278c21731d0871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30d66182402f2a419e58ed2a78172270"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a30d66182402f2a419e58ed2a78172270">UJA113X_BNSCTC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a30d66182402f2a419e58ed2a78172270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9de7b9322b8f0d1bc14af74001fef60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ac9de7b9322b8f0d1bc14af74001fef60">UJA113X_BNSCTC_F</a>(x)                      </td></tr>
<tr class="separator:ac9de7b9322b8f0d1bc14af74001fef60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e89d0227d18d83ec49d5bed177b1b15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6e89d0227d18d83ec49d5bed177b1b15">UJA113X_BNOLTC_IO48OLTC_MASK</a>&#160;&#160;&#160;(0xC0U)</td></tr>
<tr class="memdesc:a6e89d0227d18d83ec49d5bed177b1b15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 driver open-load detection threshold control register, HVIO4/HVIO8 open-load detection threshold macros.  <a href="#a6e89d0227d18d83ec49d5bed177b1b15">More...</a><br /></td></tr>
<tr class="separator:a6e89d0227d18d83ec49d5bed177b1b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a939bad12ac7405d319f5ac656268d562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a939bad12ac7405d319f5ac656268d562">UJA113X_BNOLTC_IO48OLTC_SHIFT</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:a939bad12ac7405d319f5ac656268d562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c83afc15a6657c1412ccbe631eda4cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2c83afc15a6657c1412ccbe631eda4cf">UJA113X_BNOLTC_IO48OLTC_F</a>(x)    </td></tr>
<tr class="separator:a2c83afc15a6657c1412ccbe631eda4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf326e88fe7bae99b0b4454c9acd7f2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aaf326e88fe7bae99b0b4454c9acd7f2c">UJA113X_BNOLTC_IO37OLTC_MASK</a>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="memdesc:aaf326e88fe7bae99b0b4454c9acd7f2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 driver open-load detection threshold control register, HVIO3/HVIO7 open-load detection threshold macros.  <a href="#aaf326e88fe7bae99b0b4454c9acd7f2c">More...</a><br /></td></tr>
<tr class="separator:aaf326e88fe7bae99b0b4454c9acd7f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad28237f427caea3875a6f6b60512ac44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ad28237f427caea3875a6f6b60512ac44">UJA113X_BNOLTC_IO37OLTC_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ad28237f427caea3875a6f6b60512ac44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a925cfaa2c279a23a3b98d1bb48dee1b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a925cfaa2c279a23a3b98d1bb48dee1b2">UJA113X_BNOLTC_IO37OLTC_F</a>(x)    </td></tr>
<tr class="separator:a925cfaa2c279a23a3b98d1bb48dee1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5088bb12f8f1aff81a71b1274aabc32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae5088bb12f8f1aff81a71b1274aabc32">UJA113X_BNOLTC_IO26OLTC_MASK</a>&#160;&#160;&#160;(0x0CU)</td></tr>
<tr class="memdesc:ae5088bb12f8f1aff81a71b1274aabc32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 driver open-load detection threshold control register, HVIO2/HVIO6 open-load detection threshold macros.  <a href="#ae5088bb12f8f1aff81a71b1274aabc32">More...</a><br /></td></tr>
<tr class="separator:ae5088bb12f8f1aff81a71b1274aabc32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95c883d8d572362f3a0d7adf6fede6a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a95c883d8d572362f3a0d7adf6fede6a3">UJA113X_BNOLTC_IO26OLTC_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a95c883d8d572362f3a0d7adf6fede6a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8dce7fdb63e45626d82c7d6b8d14921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ad8dce7fdb63e45626d82c7d6b8d14921">UJA113X_BNOLTC_IO26OLTC_F</a>(x)    </td></tr>
<tr class="separator:ad8dce7fdb63e45626d82c7d6b8d14921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed0641274db9df1b4dce49007f3a17ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aed0641274db9df1b4dce49007f3a17ce">UJA113X_BNOLTC_IO15OLTC_MASK</a>&#160;&#160;&#160;(0x03U)</td></tr>
<tr class="memdesc:aed0641274db9df1b4dce49007f3a17ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 driver open-load detection threshold control register, HVIO1/HVIO5 open-load detection threshold macros.  <a href="#aed0641274db9df1b4dce49007f3a17ce">More...</a><br /></td></tr>
<tr class="separator:aed0641274db9df1b4dce49007f3a17ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acde57e6eb7f3eb5c1a5f0d1333b899e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#acde57e6eb7f3eb5c1a5f0d1333b899e1">UJA113X_BNOLTC_IO15OLTC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:acde57e6eb7f3eb5c1a5f0d1333b899e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69a5f4379259c1b6c7de1d4bbb428505"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a69a5f4379259c1b6c7de1d4bbb428505">UJA113X_BNOLTC_IO15OLTC_F</a>(x)    </td></tr>
<tr class="separator:a69a5f4379259c1b6c7de1d4bbb428505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75274635c08ad2c8d6d9bd51e3ba8f7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a75274635c08ad2c8d6d9bd51e3ba8f7d">UJA113X_BNOLTC_MASK</a></td></tr>
<tr class="memdesc:a75274635c08ad2c8d6d9bd51e3ba8f7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 driver open-load detection threshold control register macros.  <a href="#a75274635c08ad2c8d6d9bd51e3ba8f7d">More...</a><br /></td></tr>
<tr class="separator:a75274635c08ad2c8d6d9bd51e3ba8f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e1f9980b45f1ba39ccc0b12628fb826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6e1f9980b45f1ba39ccc0b12628fb826">UJA113X_BNOLTC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a6e1f9980b45f1ba39ccc0b12628fb826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedd43703870aeb5e268787d4e9d19a34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aedd43703870aeb5e268787d4e9d19a34">UJA113X_BNOLTC_F</a>(x)                      </td></tr>
<tr class="separator:aedd43703870aeb5e268787d4e9d19a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21cdc88548231baceb531f9325e0a566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a21cdc88548231baceb531f9325e0a566">UJA113X_TNC_TNPC_MASK</a>&#160;&#160;&#160;(0x3CU)</td></tr>
<tr class="memdesc:a21cdc88548231baceb531f9325e0a566"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1, 2, 3 and 4 control registers, timer 1, 2, 3 and 4 period macros.  <a href="#a21cdc88548231baceb531f9325e0a566">More...</a><br /></td></tr>
<tr class="separator:a21cdc88548231baceb531f9325e0a566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af350e653f2231bbc3c4e6b3e90d64909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#af350e653f2231bbc3c4e6b3e90d64909">UJA113X_TNC_TNPC_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:af350e653f2231bbc3c4e6b3e90d64909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2436d5ac7d63b3cab8fbd7433fd062de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2436d5ac7d63b3cab8fbd7433fd062de">UJA113X_TNC_TNPC_F</a>(x)       	</td></tr>
<tr class="separator:a2436d5ac7d63b3cab8fbd7433fd062de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c8e8088c99b3ba4f3f72954b54821f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a5c8e8088c99b3ba4f3f72954b54821f6">UJA113X_T1C_TNMC_MASK</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:a5c8e8088c99b3ba4f3f72954b54821f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1 control registers, timer 1 mode macros.  <a href="#a5c8e8088c99b3ba4f3f72954b54821f6">More...</a><br /></td></tr>
<tr class="separator:a5c8e8088c99b3ba4f3f72954b54821f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae27b167fa2ef5d041d2832529528697a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae27b167fa2ef5d041d2832529528697a">UJA113X_T1C_TNMC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ae27b167fa2ef5d041d2832529528697a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64e644637bee6a0099ed05b3c9b09e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a64e644637bee6a0099ed05b3c9b09e13">UJA113X_T1C_TNMC_F</a>(x)       	</td></tr>
<tr class="separator:a64e644637bee6a0099ed05b3c9b09e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f252501bbe953efbc2757fbc486d81e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a0f252501bbe953efbc2757fbc486d81e">UJA113X_T1C_MASK</a>&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#a21cdc88548231baceb531f9325e0a566">UJA113X_TNC_TNPC_MASK</a> | <a class="el" href="sbc__uja113x__map_8h.html#a5c8e8088c99b3ba4f3f72954b54821f6">UJA113X_T1C_TNMC_MASK</a>)</td></tr>
<tr class="memdesc:a0f252501bbe953efbc2757fbc486d81e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1 control registers macros.  <a href="#a0f252501bbe953efbc2757fbc486d81e">More...</a><br /></td></tr>
<tr class="separator:a0f252501bbe953efbc2757fbc486d81e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08d591fea9d5ccd6968ef885939241be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a08d591fea9d5ccd6968ef885939241be">UJA113X_T1C_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a08d591fea9d5ccd6968ef885939241be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6ab099bf12e07f2386030a0db8e48b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ad6ab099bf12e07f2386030a0db8e48b8">UJA113X_T1C_F</a>(x)                       	</td></tr>
<tr class="separator:ad6ab099bf12e07f2386030a0db8e48b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a401ca62d8fc18b0a445223e183f78369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a401ca62d8fc18b0a445223e183f78369">UJA113X_TNC_TNMC_MASK</a>&#160;&#160;&#160;(0x03U)</td></tr>
<tr class="memdesc:a401ca62d8fc18b0a445223e183f78369"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2, 3 and 4 control registers, timer 2, 3 and 4 mode macros.  <a href="#a401ca62d8fc18b0a445223e183f78369">More...</a><br /></td></tr>
<tr class="separator:a401ca62d8fc18b0a445223e183f78369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1afefb534e11c17065345328046997f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a1afefb534e11c17065345328046997f4">UJA113X_TNC_TNMC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a1afefb534e11c17065345328046997f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6deef95f71916ff85ad181c66183d5be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6deef95f71916ff85ad181c66183d5be">UJA113X_TNC_TNMC_F</a>(x)              </td></tr>
<tr class="separator:a6deef95f71916ff85ad181c66183d5be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acea29561db3a331721e12a319aa587c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#acea29561db3a331721e12a319aa587c2">UJA113X_TNC_MASK</a>&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#a21cdc88548231baceb531f9325e0a566">UJA113X_TNC_TNPC_MASK</a> | <a class="el" href="sbc__uja113x__map_8h.html#a401ca62d8fc18b0a445223e183f78369">UJA113X_TNC_TNMC_MASK</a>)</td></tr>
<tr class="memdesc:acea29561db3a331721e12a319aa587c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2, 3 and 4 control registers macros.  <a href="#acea29561db3a331721e12a319aa587c2">More...</a><br /></td></tr>
<tr class="separator:acea29561db3a331721e12a319aa587c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c9a9825cacbafa3986df8168cd6e3d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6c9a9825cacbafa3986df8168cd6e3d2">UJA113X_TNC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a6c9a9825cacbafa3986df8168cd6e3d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a593e8253fc948724d5c65b827f99a8c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a593e8253fc948724d5c65b827f99a8c1">UJA113X_TNC_F</a>(x)                        </td></tr>
<tr class="separator:a593e8253fc948724d5c65b827f99a8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97794efb335523bd637e40454427946a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a97794efb335523bd637e40454427946a">UJA113X_TNDCC_TNDCC_MASK</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="memdesc:a97794efb335523bd637e40454427946a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1, 2, 3 and 4 duty cycle control registers, timer 1, 2, 3 and 4 period macros.  <a href="#a97794efb335523bd637e40454427946a">More...</a><br /></td></tr>
<tr class="separator:a97794efb335523bd637e40454427946a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc947a95959629bb5f8da0f7a783b55f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#afc947a95959629bb5f8da0f7a783b55f">UJA113X_TNDCC_TNDCC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:afc947a95959629bb5f8da0f7a783b55f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad6d42f9a43fbef436086c0f6237c453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aad6d42f9a43fbef436086c0f6237c453">UJA113X_TNDCC_TNDCC_F</a>(x)       	</td></tr>
<tr class="separator:aad6d42f9a43fbef436086c0f6237c453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b9134f6f97f4b94b2ea1a117db6641e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a7b9134f6f97f4b94b2ea1a117db6641e">UJA113X_TNDCC_MASK</a>&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#a97794efb335523bd637e40454427946a">UJA113X_TNDCC_TNDCC_MASK</a>)</td></tr>
<tr class="memdesc:a7b9134f6f97f4b94b2ea1a117db6641e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1, 2, 3 and 4 duty cycle control registers macros.  <a href="#a7b9134f6f97f4b94b2ea1a117db6641e">More...</a><br /></td></tr>
<tr class="separator:a7b9134f6f97f4b94b2ea1a117db6641e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a931d62f167a10610a9e2c7e0fa845b96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a931d62f167a10610a9e2c7e0fa845b96">UJA113X_TNDCC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a931d62f167a10610a9e2c7e0fa845b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ddfcd36d50b2dc3b9a706d1cdc7a431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a0ddfcd36d50b2dc3b9a706d1cdc7a431">UJA113X_TNDCC_F</a>(x)                       	</td></tr>
<tr class="separator:a0ddfcd36d50b2dc3b9a706d1cdc7a431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca971048a1c4d8237239d2c1c8727f07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aca971048a1c4d8237239d2c1c8727f07">UJA113X_GIS_B1FIS_MASK</a>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="memdesc:aca971048a1c4d8237239d2c1c8727f07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global interrupt status register, an interrupt in the bank 1 fail interrupt status register macros.  <a href="#aca971048a1c4d8237239d2c1c8727f07">More...</a><br /></td></tr>
<tr class="separator:aca971048a1c4d8237239d2c1c8727f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b70d12c851fa8952dde82fe111933c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a1b70d12c851fa8952dde82fe111933c6">UJA113X_GIS_B1FIS_SHIFT</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:a1b70d12c851fa8952dde82fe111933c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46172744446111c9de6b4c90f1d89f5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a46172744446111c9de6b4c90f1d89f5d">UJA113X_GIS_B1FIS_F</a>(x)             	</td></tr>
<tr class="separator:a46172744446111c9de6b4c90f1d89f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addada984dce887414c4877cd28a405ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#addada984dce887414c4877cd28a405ea">UJA113X_GIS_B1WIS_MASK</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="memdesc:addada984dce887414c4877cd28a405ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global interrupt status register, an interrupt in the bank 1 wake-up interrupt status register macros.  <a href="#addada984dce887414c4877cd28a405ea">More...</a><br /></td></tr>
<tr class="separator:addada984dce887414c4877cd28a405ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a37adfb42afa3cd4fa336af4d0072fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6a37adfb42afa3cd4fa336af4d0072fa">UJA113X_GIS_B1WIS_SHIFT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:a6a37adfb42afa3cd4fa336af4d0072fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a315d69e154e7a1e01941c05ac286d1b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a315d69e154e7a1e01941c05ac286d1b2">UJA113X_GIS_B1WIS_F</a>(x)             	</td></tr>
<tr class="separator:a315d69e154e7a1e01941c05ac286d1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22adde0c4505ac72a54c18e8221268fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a22adde0c4505ac72a54c18e8221268fa">UJA113X_GIS_B0FIS_MASK</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="memdesc:a22adde0c4505ac72a54c18e8221268fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global interrupt status register, an interrupt in the bank 0 fail interrupt status register macros.  <a href="#a22adde0c4505ac72a54c18e8221268fa">More...</a><br /></td></tr>
<tr class="separator:a22adde0c4505ac72a54c18e8221268fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aac543b623111f1dd637187ed5a6cfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a8aac543b623111f1dd637187ed5a6cfc">UJA113X_GIS_B0FIS_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a8aac543b623111f1dd637187ed5a6cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60d4934926c1b5fe3f78081ce71e2444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a60d4934926c1b5fe3f78081ce71e2444">UJA113X_GIS_B0FIS_F</a>(x)             	</td></tr>
<tr class="separator:a60d4934926c1b5fe3f78081ce71e2444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55e08c3985d6e1fda12d98704ba8dc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a55e08c3985d6e1fda12d98704ba8dc75">UJA113X_GIS_B0WIS_MASK</a>&#160;&#160;&#160;(0x08U)</td></tr>
<tr class="memdesc:a55e08c3985d6e1fda12d98704ba8dc75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global interrupt status register, an interrupt in the bank 0 wake-up interrupt status register macros.  <a href="#a55e08c3985d6e1fda12d98704ba8dc75">More...</a><br /></td></tr>
<tr class="separator:a55e08c3985d6e1fda12d98704ba8dc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab55fd6c727014426e6d1734187087572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ab55fd6c727014426e6d1734187087572">UJA113X_GIS_B0WIS_SHIFT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ab55fd6c727014426e6d1734187087572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4924f24db7a5faf2ce2f6b7c352e0379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a4924f24db7a5faf2ce2f6b7c352e0379">UJA113X_GIS_B0WIS_F</a>(x)             	</td></tr>
<tr class="separator:a4924f24db7a5faf2ce2f6b7c352e0379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a936763b1141ba01abaedea69cd9b22fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a936763b1141ba01abaedea69cd9b22fb">UJA113X_GIS_TRXIS_MASK</a>&#160;&#160;&#160;(0x04U)</td></tr>
<tr class="memdesc:a936763b1141ba01abaedea69cd9b22fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global interrupt status register, an interrupt in the Transceiver interrupt status register macros.  <a href="#a936763b1141ba01abaedea69cd9b22fb">More...</a><br /></td></tr>
<tr class="separator:a936763b1141ba01abaedea69cd9b22fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30755051948983194ca5e2c7fe367c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a30755051948983194ca5e2c7fe367c54">UJA113X_GIS_TRXIS_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a30755051948983194ca5e2c7fe367c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e081642e809bff53f212b9496f4dbbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6e081642e809bff53f212b9496f4dbbe">UJA113X_GIS_TRXIS_F</a>(x)           	</td></tr>
<tr class="separator:a6e081642e809bff53f212b9496f4dbbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc1289271eaf66b3385e5d84b7bb8e1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#afc1289271eaf66b3385e5d84b7bb8e1f">UJA113X_GIS_SUPIS_MASK</a>&#160;&#160;&#160;(0x02U)</td></tr>
<tr class="memdesc:afc1289271eaf66b3385e5d84b7bb8e1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global interrupt status register, an interrupt in the Supply interrupt status register macros.  <a href="#afc1289271eaf66b3385e5d84b7bb8e1f">More...</a><br /></td></tr>
<tr class="separator:afc1289271eaf66b3385e5d84b7bb8e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf5faf235f94fee23f87b36f3ce645b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#abf5faf235f94fee23f87b36f3ce645b7">UJA113X_GIS_SUPIS_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:abf5faf235f94fee23f87b36f3ce645b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc97491443e0580f0e91238161173c35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#afc97491443e0580f0e91238161173c35">UJA113X_GIS_SUPIS_F</a>(x)           	</td></tr>
<tr class="separator:afc97491443e0580f0e91238161173c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a614982cdffd90953c9a5ac79957d9398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a614982cdffd90953c9a5ac79957d9398">UJA113X_GIS_SYSIS_MASK</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:a614982cdffd90953c9a5ac79957d9398"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global interrupt status register, an interrupt in the System interrupt status register macros.  <a href="#a614982cdffd90953c9a5ac79957d9398">More...</a><br /></td></tr>
<tr class="separator:a614982cdffd90953c9a5ac79957d9398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cf75bb140f7ed6cd95d48bcf6acbb64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a1cf75bb140f7ed6cd95d48bcf6acbb64">UJA113X_GIS_SYSIS_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a1cf75bb140f7ed6cd95d48bcf6acbb64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6304470e3bac8d842f884fadcc3c8fb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6304470e3bac8d842f884fadcc3c8fb4">UJA113X_GIS_SYSIS_F</a>(x)           	</td></tr>
<tr class="separator:a6304470e3bac8d842f884fadcc3c8fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad238731ed1ec16898a5d68281dda6405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ad238731ed1ec16898a5d68281dda6405">UJA113X_GIS_MASK</a></td></tr>
<tr class="memdesc:ad238731ed1ec16898a5d68281dda6405"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global interrupt status register macros.  <a href="#ad238731ed1ec16898a5d68281dda6405">More...</a><br /></td></tr>
<tr class="separator:ad238731ed1ec16898a5d68281dda6405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a049e1caa5c2a609faad635bace4bf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a0a049e1caa5c2a609faad635bace4bf0">UJA113X_GIS_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a0a049e1caa5c2a609faad635bace4bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60d34f29c58beb2dae112459d93c0303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a60d34f29c58beb2dae112459d93c0303">UJA113X_GIS_F</a>(x)                     	</td></tr>
<tr class="separator:a60d34f29c58beb2dae112459d93c0303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20be1643916cad4ddd79cca03c28bc60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a20be1643916cad4ddd79cca03c28bc60">UJA113X_SYSIS_OVSD_MASK</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="memdesc:a20be1643916cad4ddd79cca03c28bc60"><td class="mdescLeft">&#160;</td><td class="mdescRight">System interrupt status register, overvoltage shut-down interrupt status macros.  <a href="#a20be1643916cad4ddd79cca03c28bc60">More...</a><br /></td></tr>
<tr class="separator:a20be1643916cad4ddd79cca03c28bc60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63c98e83904eb13b51e5c5f98edf7661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a63c98e83904eb13b51e5c5f98edf7661">UJA113X_SYSIS_OVSD_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a63c98e83904eb13b51e5c5f98edf7661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a654d27813b2c80c29735f209cb56a633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a654d27813b2c80c29735f209cb56a633">UJA113X_SYSIS_OVSD_F</a>(x)             	</td></tr>
<tr class="separator:a654d27813b2c80c29735f209cb56a633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a556a5e1e050d95f0a3b954307ce78dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a556a5e1e050d95f0a3b954307ce78dc6">UJA113X_SYSIS_POS_MASK</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="memdesc:a556a5e1e050d95f0a3b954307ce78dc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">System interrupt status register, power-on status macros.  <a href="#a556a5e1e050d95f0a3b954307ce78dc6">More...</a><br /></td></tr>
<tr class="separator:a556a5e1e050d95f0a3b954307ce78dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2c60584065f38338608eed39f935c21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ab2c60584065f38338608eed39f935c21">UJA113X_SYSIS_POS_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ab2c60584065f38338608eed39f935c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae676dfee56fe6dd82844d225978787e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae676dfee56fe6dd82844d225978787e5">UJA113X_SYSIS_POS_F</a>(x)             	</td></tr>
<tr class="separator:ae676dfee56fe6dd82844d225978787e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab43cbdf3a832058c7d9fad02e0f9e2ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ab43cbdf3a832058c7d9fad02e0f9e2ad">UJA113X_SYSIS_OTWI_MASK</a>&#160;&#160;&#160;(0x04U)</td></tr>
<tr class="memdesc:ab43cbdf3a832058c7d9fad02e0f9e2ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">System interrupt status register, overtemperature warning interrupt status macros.  <a href="#ab43cbdf3a832058c7d9fad02e0f9e2ad">More...</a><br /></td></tr>
<tr class="separator:ab43cbdf3a832058c7d9fad02e0f9e2ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33f715ef399fda0d60a07246684e3ba2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a33f715ef399fda0d60a07246684e3ba2">UJA113X_SYSIS_OTWI_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a33f715ef399fda0d60a07246684e3ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fbad07e7dc8eec3bf67cb43f61a0472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a7fbad07e7dc8eec3bf67cb43f61a0472">UJA113X_SYSIS_OTWI_F</a>(x)           	</td></tr>
<tr class="separator:a7fbad07e7dc8eec3bf67cb43f61a0472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab8b3c3ba250c79a78a8a2b245a9bf0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aab8b3c3ba250c79a78a8a2b245a9bf0a">UJA113X_SYSIS_SPIFI_MASK</a>&#160;&#160;&#160;(0x02U)</td></tr>
<tr class="memdesc:aab8b3c3ba250c79a78a8a2b245a9bf0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">System interrupt status register, SPI failure interrupt status macros.  <a href="#aab8b3c3ba250c79a78a8a2b245a9bf0a">More...</a><br /></td></tr>
<tr class="separator:aab8b3c3ba250c79a78a8a2b245a9bf0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dad702538a6ad9cff3b68c2531b498d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a4dad702538a6ad9cff3b68c2531b498d">UJA113X_SYSIS_SPIFI_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a4dad702538a6ad9cff3b68c2531b498d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42ef32f5544183439df68ee914e8b27f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a42ef32f5544183439df68ee914e8b27f">UJA113X_SYSIS_SPIFI_F</a>(x)         	</td></tr>
<tr class="separator:a42ef32f5544183439df68ee914e8b27f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a333a434dc18fc90a4bf78ffd0af44243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a333a434dc18fc90a4bf78ffd0af44243">UJA113X_SYSIS_WDI_MASK</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:a333a434dc18fc90a4bf78ffd0af44243"><td class="mdescLeft">&#160;</td><td class="mdescRight">System interrupt status register, watchdog failure interrupt status macros.  <a href="#a333a434dc18fc90a4bf78ffd0af44243">More...</a><br /></td></tr>
<tr class="separator:a333a434dc18fc90a4bf78ffd0af44243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b7291720244ba50d14e685a49867238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a4b7291720244ba50d14e685a49867238">UJA113X_SYSIS_WDI_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a4b7291720244ba50d14e685a49867238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a43a839b4a5a37fae665b96a0c6e545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a3a43a839b4a5a37fae665b96a0c6e545">UJA113X_SYSIS_WDI_F</a>(x)           	</td></tr>
<tr class="separator:a3a43a839b4a5a37fae665b96a0c6e545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82a1b10c5c3ad1f6b943c1f7e268762b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a82a1b10c5c3ad1f6b943c1f7e268762b">UJA113X_SYSIS_MASK</a></td></tr>
<tr class="memdesc:a82a1b10c5c3ad1f6b943c1f7e268762b"><td class="mdescLeft">&#160;</td><td class="mdescRight">System interrupt status register macros.  <a href="#a82a1b10c5c3ad1f6b943c1f7e268762b">More...</a><br /></td></tr>
<tr class="separator:a82a1b10c5c3ad1f6b943c1f7e268762b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62dd4e7d0ffa44af56d5eda27158456c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a62dd4e7d0ffa44af56d5eda27158456c">UJA113X_SYSIS_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a62dd4e7d0ffa44af56d5eda27158456c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a456b052be566945ea34114838a3ca175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a456b052be566945ea34114838a3ca175">UJA113X_SYSIS_F</a>(x)                   	</td></tr>
<tr class="separator:a456b052be566945ea34114838a3ca175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a680fbed0f10657e13dcaaa73bec2c20d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a680fbed0f10657e13dcaaa73bec2c20d">UJA113X_SUPIS_SMPSSI_MASK</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="memdesc:a680fbed0f10657e13dcaaa73bec2c20d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply interrupt status register, SMPS status interrupt macros.  <a href="#a680fbed0f10657e13dcaaa73bec2c20d">More...</a><br /></td></tr>
<tr class="separator:a680fbed0f10657e13dcaaa73bec2c20d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe84c9f851ec4ad291641e6b40d84188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#abe84c9f851ec4ad291641e6b40d84188">UJA113X_SUPIS_SMPSSI_SHIFT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:abe84c9f851ec4ad291641e6b40d84188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e9aa8518c2003d97a8653f7d68b24f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a8e9aa8518c2003d97a8653f7d68b24f6">UJA113X_SUPIS_SMPSSI_F</a>(x)          </td></tr>
<tr class="separator:a8e9aa8518c2003d97a8653f7d68b24f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7ee1b943813027e87bf116543ba5603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#af7ee1b943813027e87bf116543ba5603">UJA113X_SUPIS_BMOI_MASK</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="memdesc:af7ee1b943813027e87bf116543ba5603"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply interrupt status register, battery monitor overvoltage interrupt macros.  <a href="#af7ee1b943813027e87bf116543ba5603">More...</a><br /></td></tr>
<tr class="separator:af7ee1b943813027e87bf116543ba5603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cf7d9a245eeb8d5f61405f049907713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a5cf7d9a245eeb8d5f61405f049907713">UJA113X_SUPIS_BMOI_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a5cf7d9a245eeb8d5f61405f049907713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30dbb40f4f83ebdd04648c044c0b5be0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a30dbb40f4f83ebdd04648c044c0b5be0">UJA113X_SUPIS_BMOI_F</a>(x)           	</td></tr>
<tr class="separator:a30dbb40f4f83ebdd04648c044c0b5be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e06a2331fe522843bfb26cd1bca7b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a3e06a2331fe522843bfb26cd1bca7b02">UJA113X_SUPIS_BMUI_MASK</a>&#160;&#160;&#160;(0x08U)</td></tr>
<tr class="memdesc:a3e06a2331fe522843bfb26cd1bca7b02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply interrupt status register, battery monitor undervoltage interrupt macros.  <a href="#a3e06a2331fe522843bfb26cd1bca7b02">More...</a><br /></td></tr>
<tr class="separator:a3e06a2331fe522843bfb26cd1bca7b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a275bd627b951267306fd7649b10059c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a275bd627b951267306fd7649b10059c0">UJA113X_SUPIS_BMUI_SHIFT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:a275bd627b951267306fd7649b10059c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a925947ad31eb8996e8c6f372f5ff7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a9a925947ad31eb8996e8c6f372f5ff7b">UJA113X_SUPIS_BMUI_F</a>(x)           	</td></tr>
<tr class="separator:a9a925947ad31eb8996e8c6f372f5ff7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbc3b0930565d867ee0177c9d959660b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#adbc3b0930565d867ee0177c9d959660b">UJA113X_SUPIS_VEXTOI_MASK</a>&#160;&#160;&#160;(0x04U)</td></tr>
<tr class="memdesc:adbc3b0930565d867ee0177c9d959660b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply interrupt status register, VEXT overvoltage interrupt status macros.  <a href="#adbc3b0930565d867ee0177c9d959660b">More...</a><br /></td></tr>
<tr class="separator:adbc3b0930565d867ee0177c9d959660b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98bdc4c3a519968633ea3dc0d5284fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a98bdc4c3a519968633ea3dc0d5284fba">UJA113X_SUPIS_VEXTOI_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a98bdc4c3a519968633ea3dc0d5284fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00cb2247b5860f2f8fdfbd69d92ec128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a00cb2247b5860f2f8fdfbd69d92ec128">UJA113X_SUPIS_VEXTOI_F</a>(x)          </td></tr>
<tr class="separator:a00cb2247b5860f2f8fdfbd69d92ec128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22426b0f30b1e4e322efb3f992949bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a22426b0f30b1e4e322efb3f992949bc3">UJA113X_SUPIS_VEXTUI_MASK</a>&#160;&#160;&#160;(0x02U)</td></tr>
<tr class="memdesc:a22426b0f30b1e4e322efb3f992949bc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply interrupt status register, VEXT undervoltage interrupt status macros.  <a href="#a22426b0f30b1e4e322efb3f992949bc3">More...</a><br /></td></tr>
<tr class="separator:a22426b0f30b1e4e322efb3f992949bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4210193243b4c9eb99712a70feb7287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae4210193243b4c9eb99712a70feb7287">UJA113X_SUPIS_VEXTUI_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ae4210193243b4c9eb99712a70feb7287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef8ea890094d34b23b5e67f3c51f1754"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aef8ea890094d34b23b5e67f3c51f1754">UJA113X_SUPIS_VEXTUI_F</a>(x)          </td></tr>
<tr class="separator:aef8ea890094d34b23b5e67f3c51f1754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a660455662e7c43cfd3e1d48735b4d5ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a660455662e7c43cfd3e1d48735b4d5ba">UJA113X_SUPIS_V1UI_MASK</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:a660455662e7c43cfd3e1d48735b4d5ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply interrupt status register, V1 undervoltage interrupt status macros.  <a href="#a660455662e7c43cfd3e1d48735b4d5ba">More...</a><br /></td></tr>
<tr class="separator:a660455662e7c43cfd3e1d48735b4d5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39cf397d3f7b36b1fec7d555790ec3c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a39cf397d3f7b36b1fec7d555790ec3c1">UJA113X_SUPIS_V1UI_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a39cf397d3f7b36b1fec7d555790ec3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab96fdf7c258dc336813a0cfe80a1e36a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ab96fdf7c258dc336813a0cfe80a1e36a">UJA113X_SUPIS_V1UI_F</a>(x)           	</td></tr>
<tr class="separator:ab96fdf7c258dc336813a0cfe80a1e36a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dd19b72a70f20d245ad664ddaf3356f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2dd19b72a70f20d245ad664ddaf3356f">UJA113X_SUPIS_MASK</a></td></tr>
<tr class="memdesc:a2dd19b72a70f20d245ad664ddaf3356f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver interrupt status register macros.  <a href="#a2dd19b72a70f20d245ad664ddaf3356f">More...</a><br /></td></tr>
<tr class="separator:a2dd19b72a70f20d245ad664ddaf3356f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeedd61d367a5f7e48050b64b0caa19e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aeedd61d367a5f7e48050b64b0caa19e0">UJA113X_SUPIS_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:aeedd61d367a5f7e48050b64b0caa19e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e3d3812b0578de262e04f8422b049e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a9e3d3812b0578de262e04f8422b049e6">UJA113X_SUPIS_F</a>(x)                   	</td></tr>
<tr class="separator:a9e3d3812b0578de262e04f8422b049e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c0c180d43bb171e76068566ac88861b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a8c0c180d43bb171e76068566ac88861b">UJA113X_TIS_PNFDEI_MASK</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="memdesc:a8c0c180d43bb171e76068566ac88861b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver interrupt status register, partial networking frame detection error macros.  <a href="#a8c0c180d43bb171e76068566ac88861b">More...</a><br /></td></tr>
<tr class="separator:a8c0c180d43bb171e76068566ac88861b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24ae182a39390ae9173cd43a2992c936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a24ae182a39390ae9173cd43a2992c936">UJA113X_TIS_PNFDEI_SHIFT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:a24ae182a39390ae9173cd43a2992c936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff2973bfd8e6d811061b5ef3b3d0b992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aff2973bfd8e6d811061b5ef3b3d0b992">UJA113X_TIS_PNFDEI_F</a>(x)   	</td></tr>
<tr class="separator:aff2973bfd8e6d811061b5ef3b3d0b992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca4d65c4ac9ee64770115ddbe18c3976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aca4d65c4ac9ee64770115ddbe18c3976">UJA113X_TIS_CBSI_MASK</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="memdesc:aca4d65c4ac9ee64770115ddbe18c3976"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver interrupt status register, CAN-bus silence status macros.  <a href="#aca4d65c4ac9ee64770115ddbe18c3976">More...</a><br /></td></tr>
<tr class="separator:aca4d65c4ac9ee64770115ddbe18c3976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43ebbec41bba97819945c75129284313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a43ebbec41bba97819945c75129284313">UJA113X_TIS_CBSI_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a43ebbec41bba97819945c75129284313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad645fb0bc79c6bb977889f05c11cac8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ad645fb0bc79c6bb977889f05c11cac8f">UJA113X_TIS_CBSI_F</a>(x)       	</td></tr>
<tr class="separator:ad645fb0bc79c6bb977889f05c11cac8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af31bd06bbfae8fd60ffcb8bc46c50627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#af31bd06bbfae8fd60ffcb8bc46c50627">UJA113X_TIS_LWI2_MASK</a>&#160;&#160;&#160;(0x08U)</td></tr>
<tr class="memdesc:af31bd06bbfae8fd60ffcb8bc46c50627"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver interrupt status register, LIN2 wake-up interrupt status macros.  <a href="#af31bd06bbfae8fd60ffcb8bc46c50627">More...</a><br /></td></tr>
<tr class="separator:af31bd06bbfae8fd60ffcb8bc46c50627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b96f762a72d36f2798cbd1a3043100d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2b96f762a72d36f2798cbd1a3043100d">UJA113X_TIS_LWI2_SHIFT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:a2b96f762a72d36f2798cbd1a3043100d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9aac3416b2def9d37e8d351a7d9bf89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ac9aac3416b2def9d37e8d351a7d9bf89">UJA113X_TIS_LWI2_F</a>(x)       	</td></tr>
<tr class="separator:ac9aac3416b2def9d37e8d351a7d9bf89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad6533254a54340a03807c81c8a375a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aad6533254a54340a03807c81c8a375a7">UJA113X_TIS_LWI1_MASK</a>&#160;&#160;&#160;(0x04U)</td></tr>
<tr class="memdesc:aad6533254a54340a03807c81c8a375a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver interrupt status register, LIN1 wake-up interrupt status macros.  <a href="#aad6533254a54340a03807c81c8a375a7">More...</a><br /></td></tr>
<tr class="separator:aad6533254a54340a03807c81c8a375a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7b585f24113391d6b14d3499ce11eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ac7b585f24113391d6b14d3499ce11eba">UJA113X_TIS_LWI1_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ac7b585f24113391d6b14d3499ce11eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6cd3d8197d40315e0f900d4bf8a9846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ad6cd3d8197d40315e0f900d4bf8a9846">UJA113X_TIS_LWI1_F</a>(x)       	</td></tr>
<tr class="separator:ad6cd3d8197d40315e0f900d4bf8a9846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31720a3ff5921efb32bef971bbf0672f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a31720a3ff5921efb32bef971bbf0672f">UJA113X_TIS_CFI_MASK</a>&#160;&#160;&#160;(0x02U)</td></tr>
<tr class="memdesc:a31720a3ff5921efb32bef971bbf0672f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver interrupt status register, CAN failure interrupt status macros.  <a href="#a31720a3ff5921efb32bef971bbf0672f">More...</a><br /></td></tr>
<tr class="separator:a31720a3ff5921efb32bef971bbf0672f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ae36df6337e54a7d7556836a5ee79bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2ae36df6337e54a7d7556836a5ee79bf">UJA113X_TIS_CFI_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a2ae36df6337e54a7d7556836a5ee79bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ac3b7bb06b55c0d7e4809b6f14f8492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a8ac3b7bb06b55c0d7e4809b6f14f8492">UJA113X_TIS_CFI_F</a>(x)         	</td></tr>
<tr class="separator:a8ac3b7bb06b55c0d7e4809b6f14f8492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd2786a01c01063a9ef453b176013e19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#abd2786a01c01063a9ef453b176013e19">UJA113X_TIS_CWI_MASK</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:abd2786a01c01063a9ef453b176013e19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver interrupt status register, CAN wake-up interrupt status macros.  <a href="#abd2786a01c01063a9ef453b176013e19">More...</a><br /></td></tr>
<tr class="separator:abd2786a01c01063a9ef453b176013e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71caa8b479f071c7ed3be84c275869ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a71caa8b479f071c7ed3be84c275869ea">UJA113X_TIS_CWI_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a71caa8b479f071c7ed3be84c275869ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a258edc148308f056743d8c1a6231650c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a258edc148308f056743d8c1a6231650c">UJA113X_TIS_CWI_F</a>(x)         	</td></tr>
<tr class="separator:a258edc148308f056743d8c1a6231650c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72b083e93a0fe0e8bc46494c5c58803a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a72b083e93a0fe0e8bc46494c5c58803a">UJA113X_TIS_MASK</a></td></tr>
<tr class="memdesc:a72b083e93a0fe0e8bc46494c5c58803a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver interrupt status register macros.  <a href="#a72b083e93a0fe0e8bc46494c5c58803a">More...</a><br /></td></tr>
<tr class="separator:a72b083e93a0fe0e8bc46494c5c58803a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02bae69f03ecd636c1dbd5cf2710ff9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a02bae69f03ecd636c1dbd5cf2710ff9a">UJA113X_TIS_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a02bae69f03ecd636c1dbd5cf2710ff9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a116e2492256533ffbc5647c1d1235f0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a116e2492256533ffbc5647c1d1235f0f">UJA113X_TIS_F</a>(x)               	</td></tr>
<tr class="separator:a116e2492256533ffbc5647c1d1235f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a244cb39c783a45b2a8d4a6f9826011d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a244cb39c783a45b2a8d4a6f9826011d3">UJA113X_BNWIS_IO48FEI_MASK</a>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="memdesc:a244cb39c783a45b2a8d4a6f9826011d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 wake-up interrupt status register, HVIO4/HVIO8 falling edge interrupt status macros.  <a href="#a244cb39c783a45b2a8d4a6f9826011d3">More...</a><br /></td></tr>
<tr class="separator:a244cb39c783a45b2a8d4a6f9826011d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73645b0bf7668965d6e0a5030954bae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a73645b0bf7668965d6e0a5030954bae4">UJA113X_BNWIS_IO48FEI_SHIFT</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:a73645b0bf7668965d6e0a5030954bae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42651e918d9b4c8415b2c93953a5f7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a42651e918d9b4c8415b2c93953a5f7b0">UJA113X_BNWIS_IO48FEI_F</a>(x)     	</td></tr>
<tr class="separator:a42651e918d9b4c8415b2c93953a5f7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab44319226f1a4d66623cf8ade4b16f96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ab44319226f1a4d66623cf8ade4b16f96">UJA113X_BNWIS_IO48REI_MASK</a>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="memdesc:ab44319226f1a4d66623cf8ade4b16f96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 wake-up interrupt status register, HVIO4/HVIO8 rising edge interrupt status macros.  <a href="#ab44319226f1a4d66623cf8ade4b16f96">More...</a><br /></td></tr>
<tr class="separator:ab44319226f1a4d66623cf8ade4b16f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf067f9f174639aeaf9352da20627e4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#abf067f9f174639aeaf9352da20627e4f">UJA113X_BNWIS_IO48REI_SHIFT</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:abf067f9f174639aeaf9352da20627e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08dede4c53fb1c0149b72f16d4e90959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a08dede4c53fb1c0149b72f16d4e90959">UJA113X_BNWIS_IO48REI_F</a>(x)     	</td></tr>
<tr class="separator:a08dede4c53fb1c0149b72f16d4e90959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a05d8758dc2113c0567f47e88ea4c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a1a05d8758dc2113c0567f47e88ea4c56">UJA113X_BNWIS_IO37FEI_MASK</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="memdesc:a1a05d8758dc2113c0567f47e88ea4c56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 wake-up interrupt status register, HVIO3/HVIO7 falling edge interrupt status macros.  <a href="#a1a05d8758dc2113c0567f47e88ea4c56">More...</a><br /></td></tr>
<tr class="separator:a1a05d8758dc2113c0567f47e88ea4c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4ac28dc1dd4e3279f1dcbc7b0e2ba03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aa4ac28dc1dd4e3279f1dcbc7b0e2ba03">UJA113X_BNWIS_IO37FEI_SHIFT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:aa4ac28dc1dd4e3279f1dcbc7b0e2ba03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f22ccd6e7a72cc62a9082e7b9f9e5ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a0f22ccd6e7a72cc62a9082e7b9f9e5ae">UJA113X_BNWIS_IO37FEI_F</a>(x)     	</td></tr>
<tr class="separator:a0f22ccd6e7a72cc62a9082e7b9f9e5ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bac89965673ab85460351c90f0c9a33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a4bac89965673ab85460351c90f0c9a33">UJA113X_BNWIS_IO37REI_MASK</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="memdesc:a4bac89965673ab85460351c90f0c9a33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 wake-up interrupt status register, HVIO3/HVIO7 rising edge interrupt status macros.  <a href="#a4bac89965673ab85460351c90f0c9a33">More...</a><br /></td></tr>
<tr class="separator:a4bac89965673ab85460351c90f0c9a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ee905e449264ca01343ed4922dc166d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a4ee905e449264ca01343ed4922dc166d">UJA113X_BNWIS_IO37REI_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a4ee905e449264ca01343ed4922dc166d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1fce9bbadaab0cbf0f1ed94c34eb51e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aa1fce9bbadaab0cbf0f1ed94c34eb51e">UJA113X_BNWIS_IO37REI_F</a>(x)     	</td></tr>
<tr class="separator:aa1fce9bbadaab0cbf0f1ed94c34eb51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ce3e9e526f167b70ebd0cf1e4f1d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae3ce3e9e526f167b70ebd0cf1e4f1d90">UJA113X_BNWIS_IO26FEI_MASK</a>&#160;&#160;&#160;(0x08U)</td></tr>
<tr class="memdesc:ae3ce3e9e526f167b70ebd0cf1e4f1d90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 wake-up interrupt status register, HVIO2/HVIO6 falling edge interrupt status macros.  <a href="#ae3ce3e9e526f167b70ebd0cf1e4f1d90">More...</a><br /></td></tr>
<tr class="separator:ae3ce3e9e526f167b70ebd0cf1e4f1d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad674930c74fb804029c146f2a957343c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ad674930c74fb804029c146f2a957343c">UJA113X_BNWIS_IO26FEI_SHIFT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ad674930c74fb804029c146f2a957343c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc30aeb3692528d73ad79b29fb813377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#abc30aeb3692528d73ad79b29fb813377">UJA113X_BNWIS_IO26FEI_F</a>(x)     	</td></tr>
<tr class="separator:abc30aeb3692528d73ad79b29fb813377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f221fbda60c37eaaaf990ad9ed1a2f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a7f221fbda60c37eaaaf990ad9ed1a2f8">UJA113X_BNWIS_IO26REI_MASK</a>&#160;&#160;&#160;(0x04U)</td></tr>
<tr class="memdesc:a7f221fbda60c37eaaaf990ad9ed1a2f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 wake-up interrupt status register, HVIO2/HVIO6 rising edge interrupt status macros.  <a href="#a7f221fbda60c37eaaaf990ad9ed1a2f8">More...</a><br /></td></tr>
<tr class="separator:a7f221fbda60c37eaaaf990ad9ed1a2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02fb8f666a3f4170cadf5435c408559f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a02fb8f666a3f4170cadf5435c408559f">UJA113X_BNWIS_IO26REI_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a02fb8f666a3f4170cadf5435c408559f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34b89fa6dc228a36ff267ec4f0637a2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a34b89fa6dc228a36ff267ec4f0637a2f">UJA113X_BNWIS_IO26REI_F</a>(x)     	</td></tr>
<tr class="separator:a34b89fa6dc228a36ff267ec4f0637a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af39e08e6be384667e3ba719b1adee883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#af39e08e6be384667e3ba719b1adee883">UJA113X_BNWIS_IO15FEI_MASK</a>&#160;&#160;&#160;(0x02U)</td></tr>
<tr class="memdesc:af39e08e6be384667e3ba719b1adee883"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 wake-up interrupt status register, HVIO1/HVIO5 falling edge interrupt status macros.  <a href="#af39e08e6be384667e3ba719b1adee883">More...</a><br /></td></tr>
<tr class="separator:af39e08e6be384667e3ba719b1adee883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a815861e4405e41a08d720e19d6b6480a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a815861e4405e41a08d720e19d6b6480a">UJA113X_BNWIS_IO15FEI_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a815861e4405e41a08d720e19d6b6480a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd9ab826a02e8f610d239960c045272f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#abd9ab826a02e8f610d239960c045272f">UJA113X_BNWIS_IO15FEI_F</a>(x)     	</td></tr>
<tr class="separator:abd9ab826a02e8f610d239960c045272f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57e08fbc766827a662b22771dd79f34d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a57e08fbc766827a662b22771dd79f34d">UJA113X_BNWIS_IO15REI_MASK</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:a57e08fbc766827a662b22771dd79f34d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 wake-up interrupt status register, HVIO1/HVIO5 rising edge interrupt status macros.  <a href="#a57e08fbc766827a662b22771dd79f34d">More...</a><br /></td></tr>
<tr class="separator:a57e08fbc766827a662b22771dd79f34d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81c2fbecaeb727733c6f0e5c4973cdca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a81c2fbecaeb727733c6f0e5c4973cdca">UJA113X_BNWIS_IO15REI_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a81c2fbecaeb727733c6f0e5c4973cdca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e0d3bf36f700dd7c08fcafa8c41b4a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a8e0d3bf36f700dd7c08fcafa8c41b4a5">UJA113X_BNWIS_IO15REI_F</a>(x)     	</td></tr>
<tr class="separator:a8e0d3bf36f700dd7c08fcafa8c41b4a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0833a52561f9a6d71d43caa63a83bfdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a0833a52561f9a6d71d43caa63a83bfdf">UJA113X_BNWIS_MASK</a></td></tr>
<tr class="memdesc:a0833a52561f9a6d71d43caa63a83bfdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 wake-up interrupt status register macros.  <a href="#a0833a52561f9a6d71d43caa63a83bfdf">More...</a><br /></td></tr>
<tr class="separator:a0833a52561f9a6d71d43caa63a83bfdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f93d69a26c019a7689564477a31ab93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2f93d69a26c019a7689564477a31ab93">UJA113X_BNWIS_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a2f93d69a26c019a7689564477a31ab93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22c6384d3221d95733dba55514798a5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a22c6384d3221d95733dba55514798a5a">UJA113X_BNWIS_F</a>(x)                       	</td></tr>
<tr class="separator:a22c6384d3221d95733dba55514798a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90eff9cfe9cc3577ab56f4327d614967"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a90eff9cfe9cc3577ab56f4327d614967">UJA113X_BNFIS_IO48SCI_MASK</a>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="memdesc:a90eff9cfe9cc3577ab56f4327d614967"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 fail interrupt status register, HVIO4/HVIO8 short circuit interrupt status macros.  <a href="#a90eff9cfe9cc3577ab56f4327d614967">More...</a><br /></td></tr>
<tr class="separator:a90eff9cfe9cc3577ab56f4327d614967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6975e5b6314ba86ce973e828342a8969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6975e5b6314ba86ce973e828342a8969">UJA113X_BNFIS_IO48SCI_SHIFT</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:a6975e5b6314ba86ce973e828342a8969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74a2584db858cca9c6600ef4cb34ea14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a74a2584db858cca9c6600ef4cb34ea14">UJA113X_BNFIS_IO48SCI_F</a>(x)     	</td></tr>
<tr class="separator:a74a2584db858cca9c6600ef4cb34ea14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d7c48a6b90c318acf9fa238cb4a1d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a00d7c48a6b90c318acf9fa238cb4a1d2">UJA113X_BNFIS_IO48OLI_MASK</a>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="memdesc:a00d7c48a6b90c318acf9fa238cb4a1d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 fail interrupt status register, HVIO4/HVIO8 open load interrupt status macros.  <a href="#a00d7c48a6b90c318acf9fa238cb4a1d2">More...</a><br /></td></tr>
<tr class="separator:a00d7c48a6b90c318acf9fa238cb4a1d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a925bb3bd9d9e52d20ef5dfd02a6bc279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a925bb3bd9d9e52d20ef5dfd02a6bc279">UJA113X_BNFIS_IO48OLI_SHIFT</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:a925bb3bd9d9e52d20ef5dfd02a6bc279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05e843b1cc13bf9b9495c5b1b095b3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a05e843b1cc13bf9b9495c5b1b095b3e0">UJA113X_BNFIS_IO48OLI_F</a>(x)     	</td></tr>
<tr class="separator:a05e843b1cc13bf9b9495c5b1b095b3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb421240d0950cfafb28fe1752bbefad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#afb421240d0950cfafb28fe1752bbefad">UJA113X_BNFIS_IO37SCI_MASK</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="memdesc:afb421240d0950cfafb28fe1752bbefad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 fail interrupt status register, HVIO3/HVIO7 short circuit interrupt status macros.  <a href="#afb421240d0950cfafb28fe1752bbefad">More...</a><br /></td></tr>
<tr class="separator:afb421240d0950cfafb28fe1752bbefad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac42aba0eab9bd3d500d29c890d2e6ce5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ac42aba0eab9bd3d500d29c890d2e6ce5">UJA113X_BNFIS_IO37SCI_SHIFT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ac42aba0eab9bd3d500d29c890d2e6ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70d4d23557e248edfe6ca414f7df7702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a70d4d23557e248edfe6ca414f7df7702">UJA113X_BNFIS_IO37SCI_F</a>(x)     	</td></tr>
<tr class="separator:a70d4d23557e248edfe6ca414f7df7702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae480233c7abcf8bd14adb4e62e722d77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae480233c7abcf8bd14adb4e62e722d77">UJA113X_BNFIS_IO37OLI_MASK</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="memdesc:ae480233c7abcf8bd14adb4e62e722d77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 fail interrupt status register, HVIO3/HVIO7 open load interrupt status macros.  <a href="#ae480233c7abcf8bd14adb4e62e722d77">More...</a><br /></td></tr>
<tr class="separator:ae480233c7abcf8bd14adb4e62e722d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a053a3210334964a53acc8ea3d2870c6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a053a3210334964a53acc8ea3d2870c6d">UJA113X_BNFIS_IO37OLI_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a053a3210334964a53acc8ea3d2870c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9536cbf99ed1faa869658fd85916a4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae9536cbf99ed1faa869658fd85916a4f">UJA113X_BNFIS_IO37OLI_F</a>(x)     	</td></tr>
<tr class="separator:ae9536cbf99ed1faa869658fd85916a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9b27a971d47637e6c1ecde52b52f562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae9b27a971d47637e6c1ecde52b52f562">UJA113X_BNFIS_IO26SCI_MASK</a>&#160;&#160;&#160;(0x08U)</td></tr>
<tr class="memdesc:ae9b27a971d47637e6c1ecde52b52f562"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 fail interrupt status register, HVIO2/HVIO6 short circuit interrupt status macros.  <a href="#ae9b27a971d47637e6c1ecde52b52f562">More...</a><br /></td></tr>
<tr class="separator:ae9b27a971d47637e6c1ecde52b52f562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa62ed047d4345a0a8b942168bd673cbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aa62ed047d4345a0a8b942168bd673cbd">UJA113X_BNFIS_IO26SCI_SHIFT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:aa62ed047d4345a0a8b942168bd673cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d92bfaa7d7ed082c3f1ea6bd39caad2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a8d92bfaa7d7ed082c3f1ea6bd39caad2">UJA113X_BNFIS_IO26SCI_F</a>(x)     	</td></tr>
<tr class="separator:a8d92bfaa7d7ed082c3f1ea6bd39caad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7080b448782e432d0e8ab4f2976757f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a7080b448782e432d0e8ab4f2976757f2">UJA113X_BNFIS_IO26OLI_MASK</a>&#160;&#160;&#160;(0x04U)</td></tr>
<tr class="memdesc:a7080b448782e432d0e8ab4f2976757f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 fail interrupt status register, HVIO2/HVIO6 open load interrupt status macros.  <a href="#a7080b448782e432d0e8ab4f2976757f2">More...</a><br /></td></tr>
<tr class="separator:a7080b448782e432d0e8ab4f2976757f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77d6d505397b8d8857a9b543a85c9fc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a77d6d505397b8d8857a9b543a85c9fc1">UJA113X_BNFIS_IO26OLI_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a77d6d505397b8d8857a9b543a85c9fc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69584b2902efdfa8b989872f18e3182b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a69584b2902efdfa8b989872f18e3182b">UJA113X_BNFIS_IO26OLI_F</a>(x)     	</td></tr>
<tr class="separator:a69584b2902efdfa8b989872f18e3182b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90596e4eaee1a27b047fa9996060472f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a90596e4eaee1a27b047fa9996060472f">UJA113X_BNFIS_IO15SCI_MASK</a>&#160;&#160;&#160;(0x02U)</td></tr>
<tr class="memdesc:a90596e4eaee1a27b047fa9996060472f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 fail interrupt status register, HVIO1/HVIO5 short circuit interrupt status macros.  <a href="#a90596e4eaee1a27b047fa9996060472f">More...</a><br /></td></tr>
<tr class="separator:a90596e4eaee1a27b047fa9996060472f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a310bddd154a8de96b26457e8462769ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a310bddd154a8de96b26457e8462769ca">UJA113X_BNFIS_IO15SCI_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a310bddd154a8de96b26457e8462769ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a789941f278f286b41bcbedfd34269e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a789941f278f286b41bcbedfd34269e3b">UJA113X_BNFIS_IO15SCI_F</a>(x)     	</td></tr>
<tr class="separator:a789941f278f286b41bcbedfd34269e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab25165b1759eab1771144655f0bb66bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ab25165b1759eab1771144655f0bb66bf">UJA113X_BNFIS_IO15OLI_MASK</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:ab25165b1759eab1771144655f0bb66bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 fail interrupt status register, HVIO1/HVIO5 open load interrupt status macros.  <a href="#ab25165b1759eab1771144655f0bb66bf">More...</a><br /></td></tr>
<tr class="separator:ab25165b1759eab1771144655f0bb66bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72c2f123055e98d79a6a66f11c73b3b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a72c2f123055e98d79a6a66f11c73b3b6">UJA113X_BNFIS_IO15OLI_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a72c2f123055e98d79a6a66f11c73b3b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8265bfdf0277e890f54c1532a7ec51d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aa8265bfdf0277e890f54c1532a7ec51d">UJA113X_BNFIS_IO15OLI_F</a>(x)     	</td></tr>
<tr class="separator:aa8265bfdf0277e890f54c1532a7ec51d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e4854e50ec2dd910c6f291c00c93b8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2e4854e50ec2dd910c6f291c00c93b8b">UJA113X_BNFIS_MASK</a></td></tr>
<tr class="memdesc:a2e4854e50ec2dd910c6f291c00c93b8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 and 1 fail interrupt status register macros.  <a href="#a2e4854e50ec2dd910c6f291c00c93b8b">More...</a><br /></td></tr>
<tr class="separator:a2e4854e50ec2dd910c6f291c00c93b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea2c44712d4fe4758d787e3083cc943b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aea2c44712d4fe4758d787e3083cc943b">UJA113X_BNFIS_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:aea2c44712d4fe4758d787e3083cc943b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaac4d2ebd88d1e912eaeffe4c79a281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aeaac4d2ebd88d1e912eaeffe4c79a281">UJA113X_BNFIS_F</a>(x)                       	</td></tr>
<tr class="separator:aeaac4d2ebd88d1e912eaeffe4c79a281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34097b6140349abdecd9bf8d0b9f57b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a34097b6140349abdecd9bf8d0b9f57b5">UJA113X_WAKE_EVNT_STAT_WPR_MASK</a>&#160;&#160;&#160;(0x02U)</td></tr>
<tr class="memdesc:a34097b6140349abdecd9bf8d0b9f57b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">WAKE pin event status register, WAKE pin rising edge macros.  <a href="#a34097b6140349abdecd9bf8d0b9f57b5">More...</a><br /></td></tr>
<tr class="separator:a34097b6140349abdecd9bf8d0b9f57b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7124ed6a2e0a00070a6dd05560df7af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ab7124ed6a2e0a00070a6dd05560df7af">UJA113X_WAKE_EVNT_STAT_WPR_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ab7124ed6a2e0a00070a6dd05560df7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e0c713c39e6cd5017a455dcd889f11f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a1e0c713c39e6cd5017a455dcd889f11f">UJA113X_WAKE_EVNT_STAT_WPR_F</a>(x)        &#160;&#160;&#160;((uint8_t)((uint8_t)(x)&lt;&lt;<a class="el" href="sbc__uja113x__map_8h.html#ab7124ed6a2e0a00070a6dd05560df7af">UJA113X_WAKE_EVNT_STAT_WPR_SHIFT</a>)&amp;<a class="el" href="sbc__uja113x__map_8h.html#a34097b6140349abdecd9bf8d0b9f57b5">UJA113X_WAKE_EVNT_STAT_WPR_MASK</a>)</td></tr>
<tr class="separator:a1e0c713c39e6cd5017a455dcd889f11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6952270370fd7e11a06e771d85ea3b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ad6952270370fd7e11a06e771d85ea3b8">UJA113X_WAKE_EVNT_STAT_WPF_MASK</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:ad6952270370fd7e11a06e771d85ea3b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">WAKE pin event status register, WAKE pin falling edge macros.  <a href="#ad6952270370fd7e11a06e771d85ea3b8">More...</a><br /></td></tr>
<tr class="separator:ad6952270370fd7e11a06e771d85ea3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a791d6f9077560ddb1aac776a55a796d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a791d6f9077560ddb1aac776a55a796d7">UJA113X_WAKE_EVNT_STAT_WPF_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a791d6f9077560ddb1aac776a55a796d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25d9de159045ea195389429b262287ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a25d9de159045ea195389429b262287ed">UJA113X_WAKE_EVNT_STAT_WPF_F</a>(x)        &#160;&#160;&#160;((uint8_t)((uint8_t)(x)&lt;&lt;<a class="el" href="sbc__uja113x__map_8h.html#a791d6f9077560ddb1aac776a55a796d7">UJA113X_WAKE_EVNT_STAT_WPF_SHIFT</a>)&amp;<a class="el" href="sbc__uja113x__map_8h.html#ad6952270370fd7e11a06e771d85ea3b8">UJA113X_WAKE_EVNT_STAT_WPF_MASK</a>)</td></tr>
<tr class="separator:a25d9de159045ea195389429b262287ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a593e10c4f7d3a41d81b4bb44249d08f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a593e10c4f7d3a41d81b4bb44249d08f9">UJA113X_WAKE_EVNT_STAT_MASK</a>&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#a34097b6140349abdecd9bf8d0b9f57b5">UJA113X_WAKE_EVNT_STAT_WPR_MASK</a> | <a class="el" href="sbc__uja113x__map_8h.html#ad6952270370fd7e11a06e771d85ea3b8">UJA113X_WAKE_EVNT_STAT_WPF_MASK</a>)</td></tr>
<tr class="memdesc:a593e10c4f7d3a41d81b4bb44249d08f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">WAKE pin event status register macros.  <a href="#a593e10c4f7d3a41d81b4bb44249d08f9">More...</a><br /></td></tr>
<tr class="separator:a593e10c4f7d3a41d81b4bb44249d08f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae551e1a6aa1a83017187d1c5b1b929e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae551e1a6aa1a83017187d1c5b1b929e7">UJA113X_WAKE_EVNT_STAT_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ae551e1a6aa1a83017187d1c5b1b929e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c2041331766f5bb68ab674cfeb30618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a1c2041331766f5bb68ab674cfeb30618">UJA113X_WAKE_EVNT_STAT_F</a>(x)                &#160;&#160;&#160;((uint8_t)((uint8_t)(x)&lt;&lt;<a class="el" href="sbc__uja113x__map_8h.html#ae551e1a6aa1a83017187d1c5b1b929e7">UJA113X_WAKE_EVNT_STAT_SHIFT</a>)&amp;<a class="el" href="sbc__uja113x__map_8h.html#a593e10c4f7d3a41d81b4bb44249d08f9">UJA113X_WAKE_EVNT_STAT_MASK</a>)</td></tr>
<tr class="separator:a1c2041331766f5bb68ab674cfeb30618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ef009e9290e7fed0a240942aab178d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a0ef009e9290e7fed0a240942aab178d5">UJA113X_DMX_DM_MASK</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="memdesc:a0ef009e9290e7fed0a240942aab178d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data mask registers, data mask 0-7 configuration macros.  <a href="#a0ef009e9290e7fed0a240942aab178d5">More...</a><br /></td></tr>
<tr class="separator:a0ef009e9290e7fed0a240942aab178d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e2dcb1308c197f4b1362c4dc2794366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6e2dcb1308c197f4b1362c4dc2794366">UJA113X_DMX_DM_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a6e2dcb1308c197f4b1362c4dc2794366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae639914544eed9357d95f6ea30648b1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae639914544eed9357d95f6ea30648b1a">UJA113X_DMX_DM_F</a>(x)                      </td></tr>
<tr class="separator:ae639914544eed9357d95f6ea30648b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2334f20d4e7b6df6e0ffaa3a46e7e743"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2334f20d4e7b6df6e0ffaa3a46e7e743">UJA113X_MTPNVS_WRCNTS_MASK</a>&#160;&#160;&#160;(0xFCU)</td></tr>
<tr class="memdesc:a2334f20d4e7b6df6e0ffaa3a46e7e743"><td class="mdescLeft">&#160;</td><td class="mdescRight">MTPNV status register, write counter macros.  <a href="#a2334f20d4e7b6df6e0ffaa3a46e7e743">More...</a><br /></td></tr>
<tr class="separator:a2334f20d4e7b6df6e0ffaa3a46e7e743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b24fcead2d6cd9c722e76afebbbb3de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a3b24fcead2d6cd9c722e76afebbbb3de">UJA113X_MTPNVS_WRCNTS_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a3b24fcead2d6cd9c722e76afebbbb3de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b4f374fc8c3ffa405756c6f5c24a965"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a7b4f374fc8c3ffa405756c6f5c24a965">UJA113X_MTPNVS_WRCNTS_F</a>(x)        </td></tr>
<tr class="separator:a7b4f374fc8c3ffa405756c6f5c24a965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c88404419552e3e0a6240356fcd502"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a82c88404419552e3e0a6240356fcd502">UJA113X_MTPNVS_ECCS_MASK</a>&#160;&#160;&#160;(0x02U)</td></tr>
<tr class="memdesc:a82c88404419552e3e0a6240356fcd502"><td class="mdescLeft">&#160;</td><td class="mdescRight">MTPNV status register, error detection during MTPVN cell programming macros.  <a href="#a82c88404419552e3e0a6240356fcd502">More...</a><br /></td></tr>
<tr class="separator:a82c88404419552e3e0a6240356fcd502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a2d6fef4b10fc67aa4f32c8286d8597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a9a2d6fef4b10fc67aa4f32c8286d8597">UJA113X_MTPNVS_ECCS_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a9a2d6fef4b10fc67aa4f32c8286d8597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8fc54191ed16b9cfc15f10766ed6c60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ad8fc54191ed16b9cfc15f10766ed6c60">UJA113X_MTPNVS_ECCS_F</a>(x)            </td></tr>
<tr class="separator:ad8fc54191ed16b9cfc15f10766ed6c60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a034e1749b924aab86f49356dd051aed1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a034e1749b924aab86f49356dd051aed1">UJA113X_MTPNVS_NVMPS_MASK</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:a034e1749b924aab86f49356dd051aed1"><td class="mdescLeft">&#160;</td><td class="mdescRight">MTPNV status register, non-volatile memory programming enable macros.  <a href="#a034e1749b924aab86f49356dd051aed1">More...</a><br /></td></tr>
<tr class="separator:a034e1749b924aab86f49356dd051aed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18cbbc0c080d4d39c985de6ea2b9a9b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a18cbbc0c080d4d39c985de6ea2b9a9b5">UJA113X_MTPNVS_NVMPS_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a18cbbc0c080d4d39c985de6ea2b9a9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74c5cb6d2135333dc66777ec8558d045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a74c5cb6d2135333dc66777ec8558d045">UJA113X_MTPNVS_NVMPS_F</a>(x)          </td></tr>
<tr class="separator:a74c5cb6d2135333dc66777ec8558d045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa333af43f3c254b82255fa9679275bb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aa333af43f3c254b82255fa9679275bb8">UJA113X_MTPNVS_MASK</a></td></tr>
<tr class="memdesc:aa333af43f3c254b82255fa9679275bb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">MTPNV status register macros.  <a href="#aa333af43f3c254b82255fa9679275bb8">More...</a><br /></td></tr>
<tr class="separator:aa333af43f3c254b82255fa9679275bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68eb49cdcdc2902591873b70334b1d0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a68eb49cdcdc2902591873b70334b1d0c">UJA113X_MTPNVS_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a68eb49cdcdc2902591873b70334b1d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a153949b651b7a6874b477605fd8aa2cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a153949b651b7a6874b477605fd8aa2cf">UJA113X_MTPNVS_F</a>(x)                      </td></tr>
<tr class="separator:a153949b651b7a6874b477605fd8aa2cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fd1a5495ee1b0ae0a527276498bde84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a7fd1a5495ee1b0ae0a527276498bde84">UJA113X_IOHLDC_IO8HLOC_MASK</a>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="memdesc:a7fd1a5495ee1b0ae0a527276498bde84"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO high-side and low-side driver control register, HVIO8 high-side and low-side driver control macros.  <a href="#a7fd1a5495ee1b0ae0a527276498bde84">More...</a><br /></td></tr>
<tr class="separator:a7fd1a5495ee1b0ae0a527276498bde84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab25f5abc6042df20a68f6e9ce6b2ea01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ab25f5abc6042df20a68f6e9ce6b2ea01">UJA113X_IOHLDC_IO8HLOC_SHIFT</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ab25f5abc6042df20a68f6e9ce6b2ea01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c83378e5681c4190d1b0d7a00943b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a0c83378e5681c4190d1b0d7a00943b17">UJA113X_IOHLDC_IO8HLOC_F</a>(x)      </td></tr>
<tr class="separator:a0c83378e5681c4190d1b0d7a00943b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1e2886402100911c600c55778e799db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae1e2886402100911c600c55778e799db">UJA113X_IOHLDC_IO7HLOC_MASK</a>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="memdesc:ae1e2886402100911c600c55778e799db"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO high-side and low-side driver control register, HVIO7 high-side and low-side driver control macros.  <a href="#ae1e2886402100911c600c55778e799db">More...</a><br /></td></tr>
<tr class="separator:ae1e2886402100911c600c55778e799db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f47ac702b48cb11886ffb04e0dc6517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6f47ac702b48cb11886ffb04e0dc6517">UJA113X_IOHLDC_IO7HLOC_SHIFT</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:a6f47ac702b48cb11886ffb04e0dc6517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94fc4fc1d289205d8eae5ba9897ff6c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a94fc4fc1d289205d8eae5ba9897ff6c7">UJA113X_IOHLDC_IO7HLOC_F</a>(x)      </td></tr>
<tr class="separator:a94fc4fc1d289205d8eae5ba9897ff6c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3979bdd5f7c6f2da8749ff878d667505"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a3979bdd5f7c6f2da8749ff878d667505">UJA113X_IOHLDC_IO6HLOC_MASK</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="memdesc:a3979bdd5f7c6f2da8749ff878d667505"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO high-side and low-side driver control register, HVIO6 high-side and low-side driver control macros.  <a href="#a3979bdd5f7c6f2da8749ff878d667505">More...</a><br /></td></tr>
<tr class="separator:a3979bdd5f7c6f2da8749ff878d667505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64b6e7ba8a6ee512d982d17411067a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a64b6e7ba8a6ee512d982d17411067a6a">UJA113X_IOHLDC_IO6HLOC_SHIFT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:a64b6e7ba8a6ee512d982d17411067a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c20eb4871356ccc4a63153a6c5d864c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a3c20eb4871356ccc4a63153a6c5d864c">UJA113X_IOHLDC_IO6HLOC_F</a>(x)      </td></tr>
<tr class="separator:a3c20eb4871356ccc4a63153a6c5d864c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e5a09e11841b77cc60dfdc8266c3946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a8e5a09e11841b77cc60dfdc8266c3946">UJA113X_IOHLDC_IO5HLOC_MASK</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="memdesc:a8e5a09e11841b77cc60dfdc8266c3946"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO high-side and low-side driver control register, HVIO5 high-side and low-side driver control macros.  <a href="#a8e5a09e11841b77cc60dfdc8266c3946">More...</a><br /></td></tr>
<tr class="separator:a8e5a09e11841b77cc60dfdc8266c3946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6ce334046fe0d00880b54b69c9af521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ad6ce334046fe0d00880b54b69c9af521">UJA113X_IOHLDC_IO5HLOC_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ad6ce334046fe0d00880b54b69c9af521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade21c2dbc2f4d18a2ac075ebf29e6b21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ade21c2dbc2f4d18a2ac075ebf29e6b21">UJA113X_IOHLDC_IO5HLOC_F</a>(x)      </td></tr>
<tr class="separator:ade21c2dbc2f4d18a2ac075ebf29e6b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cf46721e068f668433e31c5ac21b8fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a8cf46721e068f668433e31c5ac21b8fb">UJA113X_IOHLDC_IO4HLOC_MASK</a>&#160;&#160;&#160;(0x08U)</td></tr>
<tr class="memdesc:a8cf46721e068f668433e31c5ac21b8fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO high-side and low-side driver control register, HVIO4 high-side and low-side driver control macros.  <a href="#a8cf46721e068f668433e31c5ac21b8fb">More...</a><br /></td></tr>
<tr class="separator:a8cf46721e068f668433e31c5ac21b8fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5e3a0eb5060e3ca294a2d5355e6e31a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae5e3a0eb5060e3ca294a2d5355e6e31a">UJA113X_IOHLDC_IO4HLOC_SHIFT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ae5e3a0eb5060e3ca294a2d5355e6e31a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56e2cb30a9757926556aa5e7ec2cf635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a56e2cb30a9757926556aa5e7ec2cf635">UJA113X_IOHLDC_IO4HLOC_F</a>(x)      </td></tr>
<tr class="separator:a56e2cb30a9757926556aa5e7ec2cf635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63d7123240fcdc0b7838667a246342d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a63d7123240fcdc0b7838667a246342d0">UJA113X_IOHLDC_IO3HLOC_MASK</a>&#160;&#160;&#160;(0x04U)</td></tr>
<tr class="memdesc:a63d7123240fcdc0b7838667a246342d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO high-side and low-side driver control register, HVIO3 high-side and low-side driver control macros.  <a href="#a63d7123240fcdc0b7838667a246342d0">More...</a><br /></td></tr>
<tr class="separator:a63d7123240fcdc0b7838667a246342d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96147eb0fb431a83bc255f4f2680c76e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a96147eb0fb431a83bc255f4f2680c76e">UJA113X_IOHLDC_IO3HLOC_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a96147eb0fb431a83bc255f4f2680c76e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfb601c3234bd59cf11a5739bfe18052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#adfb601c3234bd59cf11a5739bfe18052">UJA113X_IOHLDC_IO3HLOC_F</a>(x)      </td></tr>
<tr class="separator:adfb601c3234bd59cf11a5739bfe18052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49c727c6ce5c4476f0444861a30f1ffa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a49c727c6ce5c4476f0444861a30f1ffa">UJA113X_IOHLDC_IO2HLOC_MASK</a>&#160;&#160;&#160;(0x02U)</td></tr>
<tr class="memdesc:a49c727c6ce5c4476f0444861a30f1ffa"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO high-side and low-side driver control register, HVIO2 high-side and low-side driver control macros.  <a href="#a49c727c6ce5c4476f0444861a30f1ffa">More...</a><br /></td></tr>
<tr class="separator:a49c727c6ce5c4476f0444861a30f1ffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adee8f4dcdf186fbffea42b9f5eff49d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#adee8f4dcdf186fbffea42b9f5eff49d5">UJA113X_IOHLDC_IO2HLOC_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:adee8f4dcdf186fbffea42b9f5eff49d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fb80532a7e5127484d38205927c1d6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6fb80532a7e5127484d38205927c1d6d">UJA113X_IOHLDC_IO2HLOC_F</a>(x)      </td></tr>
<tr class="separator:a6fb80532a7e5127484d38205927c1d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9919c204b471fd9f259b052bf7ed5ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae9919c204b471fd9f259b052bf7ed5ea">UJA113X_IOHLDC_IO1HLOC_MASK</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:ae9919c204b471fd9f259b052bf7ed5ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO high-side and low-side driver control register, HVIO1 high-side and low-side driver control macros.  <a href="#ae9919c204b471fd9f259b052bf7ed5ea">More...</a><br /></td></tr>
<tr class="separator:ae9919c204b471fd9f259b052bf7ed5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37de80c23e658ab095f846bb848e23ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a37de80c23e658ab095f846bb848e23ea">UJA113X_IOHLDC_IO1HLOC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a37de80c23e658ab095f846bb848e23ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad90b2d46e97dfd7d7be5dcc5afa8552c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ad90b2d46e97dfd7d7be5dcc5afa8552c">UJA113X_IOHLDC_IO1HLOC_F</a>(x)      </td></tr>
<tr class="separator:ad90b2d46e97dfd7d7be5dcc5afa8552c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec81002efd474c16e621b0bc4fa54512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aec81002efd474c16e621b0bc4fa54512">UJA113X_IOHLDC_MASK</a></td></tr>
<tr class="memdesc:aec81002efd474c16e621b0bc4fa54512"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO high-side and low-side driver control register macros.  <a href="#aec81002efd474c16e621b0bc4fa54512">More...</a><br /></td></tr>
<tr class="separator:aec81002efd474c16e621b0bc4fa54512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac761653c4781831723a8e9a95d8defae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ac761653c4781831723a8e9a95d8defae">UJA113X_IOHLDC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ac761653c4781831723a8e9a95d8defae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97c9642564b9ed8081fbec721f981bb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a97c9642564b9ed8081fbec721f981bb6">UJA113X_IOHLDC_F</a>(x)       	</td></tr>
<tr class="separator:a97c9642564b9ed8081fbec721f981bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a5cea0e80e96ccac0839ab701362fdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a3a5cea0e80e96ccac0839ab701362fdf">UJA113X_SC_RLC_MASK</a>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="memdesc:a3a5cea0e80e96ccac0839ab701362fdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start-up control register, RSTN output reset pulse width macros.  <a href="#a3a5cea0e80e96ccac0839ab701362fdf">More...</a><br /></td></tr>
<tr class="separator:a3a5cea0e80e96ccac0839ab701362fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71aa1009cd7a09844226832489855d02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a71aa1009cd7a09844226832489855d02">UJA113X_SC_RLC_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a71aa1009cd7a09844226832489855d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ed390baab67c2038dc650d65fb02c6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a7ed390baab67c2038dc650d65fb02c6f">UJA113X_SC_RLC_F</a>(x)                     	</td></tr>
<tr class="separator:a7ed390baab67c2038dc650d65fb02c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9593005462cda7208df078d8979fa46d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a9593005462cda7208df078d8979fa46d">UJA113X_SC_V2SUC_MASK</a>&#160;&#160;&#160;(0x08U)</td></tr>
<tr class="memdesc:a9593005462cda7208df078d8979fa46d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start-up control register, V2 start-up control macros.  <a href="#a9593005462cda7208df078d8979fa46d">More...</a><br /></td></tr>
<tr class="separator:a9593005462cda7208df078d8979fa46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88764aafbcd4a7a58dce6173ddf3b5c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a88764aafbcd4a7a58dce6173ddf3b5c6">UJA113X_SC_V2SUC_SHIFT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:a88764aafbcd4a7a58dce6173ddf3b5c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5224c04c490c74f1506921f396503689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a5224c04c490c74f1506921f396503689">UJA113X_SC_V2SUC_F</a>(x)                 	</td></tr>
<tr class="separator:a5224c04c490c74f1506921f396503689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7493c42cb5e814108d33d4900d3b511e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a7493c42cb5e814108d33d4900d3b511e">UJA113X_SC_IO4SFC_MASK</a>&#160;&#160;&#160;(0x04U)</td></tr>
<tr class="memdesc:a7493c42cb5e814108d33d4900d3b511e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start-up control register, HVIO4 configuration control macros.  <a href="#a7493c42cb5e814108d33d4900d3b511e">More...</a><br /></td></tr>
<tr class="separator:a7493c42cb5e814108d33d4900d3b511e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8545e0a71fc29cb56b2da28dd9aa8eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aa8545e0a71fc29cb56b2da28dd9aa8eb">UJA113X_SC_IO4SFC_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:aa8545e0a71fc29cb56b2da28dd9aa8eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87522efb12df587cb3bff50cd094e18a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a87522efb12df587cb3bff50cd094e18a">UJA113X_SC_IO4SFC_F</a>(x)                </td></tr>
<tr class="separator:a87522efb12df587cb3bff50cd094e18a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bb564d267623959b240db66a95b1953"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2bb564d267623959b240db66a95b1953">UJA113X_SC_IO3SFC_MASK</a>&#160;&#160;&#160;(0x02U)</td></tr>
<tr class="memdesc:a2bb564d267623959b240db66a95b1953"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start-up control register, HVIO3 configuration control macros.  <a href="#a2bb564d267623959b240db66a95b1953">More...</a><br /></td></tr>
<tr class="separator:a2bb564d267623959b240db66a95b1953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dcedaea94d16ecf875bb5f7203739cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a0dcedaea94d16ecf875bb5f7203739cb">UJA113X_SC_IO3SFC_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a0dcedaea94d16ecf875bb5f7203739cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a535d4d7123291c7c80d3c0cc95fa8ba2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a535d4d7123291c7c80d3c0cc95fa8ba2">UJA113X_SC_IO3SFC_F</a>(x)                </td></tr>
<tr class="separator:a535d4d7123291c7c80d3c0cc95fa8ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c4517c0fcb520abc8c511591c1b8570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a3c4517c0fcb520abc8c511591c1b8570">UJA113X_SC_IO2SFC_MASK</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:a3c4517c0fcb520abc8c511591c1b8570"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start-up control register, HVIO2 configuration control macros.  <a href="#a3c4517c0fcb520abc8c511591c1b8570">More...</a><br /></td></tr>
<tr class="separator:a3c4517c0fcb520abc8c511591c1b8570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab956efa8e57bd68f0e73f54e1eef5845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ab956efa8e57bd68f0e73f54e1eef5845">UJA113X_SC_IO2SFC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ab956efa8e57bd68f0e73f54e1eef5845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c87816e30f690da00bbea486ba0630b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a3c87816e30f690da00bbea486ba0630b">UJA113X_SC_IO2SFC_F</a>(x)                </td></tr>
<tr class="separator:a3c87816e30f690da00bbea486ba0630b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a534e4b8fa994026822d685d1cfa42965"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a534e4b8fa994026822d685d1cfa42965">UJA113X_SC_MASK</a></td></tr>
<tr class="memdesc:a534e4b8fa994026822d685d1cfa42965"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start-up control register macros.  <a href="#a534e4b8fa994026822d685d1cfa42965">More...</a><br /></td></tr>
<tr class="separator:a534e4b8fa994026822d685d1cfa42965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e804c526a1a034dd19a39f717e070b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a3e804c526a1a034dd19a39f717e070b1">UJA113X_SC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a3e804c526a1a034dd19a39f717e070b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80aa1834563c3518fd5933db1a86f56a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a80aa1834563c3518fd5933db1a86f56a">UJA113X_SC_F</a>(x)                             	</td></tr>
<tr class="separator:a80aa1834563c3518fd5933db1a86f56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a000ce5f67c6ee5dbc4d6cbe587692dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a000ce5f67c6ee5dbc4d6cbe587692dc4">UJA113X_SCC_V1RTSUC_MASK</a>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="memdesc:a000ce5f67c6ee5dbc4d6cbe587692dc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SBC configuration control register, V1 undervoltage threshold (defined by bit V1RTC) at start-up - macros.  <a href="#a000ce5f67c6ee5dbc4d6cbe587692dc4">More...</a><br /></td></tr>
<tr class="separator:a000ce5f67c6ee5dbc4d6cbe587692dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80ef0edca2c53b6c1923390fab797957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a80ef0edca2c53b6c1923390fab797957">UJA113X_SCC_V1RTSUC_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a80ef0edca2c53b6c1923390fab797957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad37b06aa4975b6a57976e8476feb10df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ad37b06aa4975b6a57976e8476feb10df">UJA113X_SCC_V1RTSUC_F</a>(x)            </td></tr>
<tr class="separator:ad37b06aa4975b6a57976e8476feb10df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf51dedc79f78f2c3ddc91be003acd8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#abf51dedc79f78f2c3ddc91be003acd8a">UJA113X_SCC_FNMC_MASK</a>&#160;&#160;&#160;(0x08U)</td></tr>
<tr class="memdesc:abf51dedc79f78f2c3ddc91be003acd8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SBC configuration control register, Forced Normal mode control macros.  <a href="#abf51dedc79f78f2c3ddc91be003acd8a">More...</a><br /></td></tr>
<tr class="separator:abf51dedc79f78f2c3ddc91be003acd8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4786b8106421228d44036e9231c24c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a4786b8106421228d44036e9231c24c8d">UJA113X_SCC_FNMC_SHIFT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:a4786b8106421228d44036e9231c24c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add5f53f4cb3a38d8a75a9be68106405e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#add5f53f4cb3a38d8a75a9be68106405e">UJA113X_SCC_FNMC_F</a>(x)                  </td></tr>
<tr class="separator:add5f53f4cb3a38d8a75a9be68106405e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dcbc9d581cb1d7880442b464d7a5332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a4dcbc9d581cb1d7880442b464d7a5332">UJA113X_SCC_SDMC_MASK</a>&#160;&#160;&#160;(0x04U)</td></tr>
<tr class="memdesc:a4dcbc9d581cb1d7880442b464d7a5332"><td class="mdescLeft">&#160;</td><td class="mdescRight">SBC configuration control register, Software Development mode control macros.  <a href="#a4dcbc9d581cb1d7880442b464d7a5332">More...</a><br /></td></tr>
<tr class="separator:a4dcbc9d581cb1d7880442b464d7a5332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae24cf061a9d0eb961445e22ee8b3cff2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae24cf061a9d0eb961445e22ee8b3cff2">UJA113X_SCC_SDMC_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ae24cf061a9d0eb961445e22ee8b3cff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac775c2f40d3038a8b33aaae549d153f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ac775c2f40d3038a8b33aaae549d153f5">UJA113X_SCC_SDMC_F</a>(x)                  </td></tr>
<tr class="separator:ac775c2f40d3038a8b33aaae549d153f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cda3432445ddcfed240bf3d0297df2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6cda3432445ddcfed240bf3d0297df2d">UJA113X_SCC_VEXTAC_MASK</a>&#160;&#160;&#160;(0x02U)</td></tr>
<tr class="memdesc:a6cda3432445ddcfed240bf3d0297df2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SBC configuration control register, regulator V2 control macros.  <a href="#a6cda3432445ddcfed240bf3d0297df2d">More...</a><br /></td></tr>
<tr class="separator:a6cda3432445ddcfed240bf3d0297df2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e4249011d1fb664aa99f4aaa6024cd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a2e4249011d1fb664aa99f4aaa6024cd8">UJA113X_SCC_VEXTAC_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a2e4249011d1fb664aa99f4aaa6024cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab55e075927a4c793c7b34d7a959f5d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ab55e075927a4c793c7b34d7a959f5d83">UJA113X_SCC_VEXTAC_F</a>(x)              </td></tr>
<tr class="separator:ab55e075927a4c793c7b34d7a959f5d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7018df57ae6b45fe11b2bc2aa1168e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ac7018df57ae6b45fe11b2bc2aa1168e9">UJA113X_SCC_SLPC_MASK</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:ac7018df57ae6b45fe11b2bc2aa1168e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SBC configuration control register, Sleep control macros.  <a href="#ac7018df57ae6b45fe11b2bc2aa1168e9">More...</a><br /></td></tr>
<tr class="separator:ac7018df57ae6b45fe11b2bc2aa1168e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae552c250a21e9fb8bf64c784923443be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ae552c250a21e9fb8bf64c784923443be">UJA113X_SCC_SLPC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ae552c250a21e9fb8bf64c784923443be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0824695a65cd316e43e754cc3912568"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ab0824695a65cd316e43e754cc3912568">UJA113X_SCC_SLPC_F</a>(x)                  </td></tr>
<tr class="separator:ab0824695a65cd316e43e754cc3912568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7761ddf60c4872228c445ba1d85b978e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a7761ddf60c4872228c445ba1d85b978e">UJA113X_SCC_MASK</a></td></tr>
<tr class="memdesc:a7761ddf60c4872228c445ba1d85b978e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SBC configuration control register macros.  <a href="#a7761ddf60c4872228c445ba1d85b978e">More...</a><br /></td></tr>
<tr class="separator:a7761ddf60c4872228c445ba1d85b978e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b4931464f1f6760de2d970ac8b2080e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a9b4931464f1f6760de2d970ac8b2080e">UJA113X_SCC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a9b4931464f1f6760de2d970ac8b2080e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c15aa137273a6ece78554de05a8d5b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a9c15aa137273a6ece78554de05a8d5b2">UJA113X_SCC_F</a>(x)                            </td></tr>
<tr class="separator:a9c15aa137273a6ece78554de05a8d5b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af44deedc5db04fac85f3cc2405796632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#af44deedc5db04fac85f3cc2405796632">UJA113X_MCRCC_CRCC_MASK</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="memdesc:af44deedc5db04fac85f3cc2405796632"><td class="mdescLeft">&#160;</td><td class="mdescRight">MTPNV CRC control register, CRC control data macros.  <a href="#af44deedc5db04fac85f3cc2405796632">More...</a><br /></td></tr>
<tr class="separator:af44deedc5db04fac85f3cc2405796632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af14f9ee9aa3328bfbc08e15a80274a51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#af14f9ee9aa3328bfbc08e15a80274a51">UJA113X_MCRCC_CRCC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:af14f9ee9aa3328bfbc08e15a80274a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa17b124ea3e3be20bf76fe6ae407e77c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#aa17b124ea3e3be20bf76fe6ae407e77c">UJA113X_MCRCC_CRCC_F</a>(x)              </td></tr>
<tr class="separator:aa17b124ea3e3be20bf76fe6ae407e77c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c9f091b7746b87dd8523989adb9b1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ab3c9f091b7746b87dd8523989adb9b1d">UJA113X_ID1_ID0S_MASK</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="memdesc:ab3c9f091b7746b87dd8523989adb9b1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Identification register 1, device identification code (part 1) macros.  <a href="#ab3c9f091b7746b87dd8523989adb9b1d">More...</a><br /></td></tr>
<tr class="separator:ab3c9f091b7746b87dd8523989adb9b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9eecc035041923c825ffb276341cba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#ab9eecc035041923c825ffb276341cba3">UJA113X_ID1_ID0S_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ab9eecc035041923c825ffb276341cba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48b920c90ec3b314b32600981d249803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a48b920c90ec3b314b32600981d249803">UJA113X_ID1_ID0S_F</a>(x)                  </td></tr>
<tr class="separator:a48b920c90ec3b314b32600981d249803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1308bb804db71573dc4aafd2d2ec8cbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a1308bb804db71573dc4aafd2d2ec8cbb">UJA113X_ID2_ID1S_MASK</a>&#160;&#160;&#160;(0xC0U)</td></tr>
<tr class="memdesc:a1308bb804db71573dc4aafd2d2ec8cbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Identification register 2, device identification code (part 2) macros.  <a href="#a1308bb804db71573dc4aafd2d2ec8cbb">More...</a><br /></td></tr>
<tr class="separator:a1308bb804db71573dc4aafd2d2ec8cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cf7365cd4b763b794f85bf9f97a410f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6cf7365cd4b763b794f85bf9f97a410f">UJA113X_ID2_ID1S_SHIFT</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:a6cf7365cd4b763b794f85bf9f97a410f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49b9fb655626b33adef4763fa2d26b7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a49b9fb655626b33adef4763fa2d26b7a">UJA113X_ID2_ID1S_F</a>(x)                  </td></tr>
<tr class="separator:a49b9fb655626b33adef4763fa2d26b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ed31dcc565370479df74aa885f00415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a0ed31dcc565370479df74aa885f00415">UJA113X_ID2_IDVS_MASK</a>&#160;&#160;&#160;(0x3FU)</td></tr>
<tr class="memdesc:a0ed31dcc565370479df74aa885f00415"><td class="mdescLeft">&#160;</td><td class="mdescRight">Identification register 2, silicon version macros.  <a href="#a0ed31dcc565370479df74aa885f00415">More...</a><br /></td></tr>
<tr class="separator:a0ed31dcc565370479df74aa885f00415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6abe1990667bc7e5e5a52119c41736dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a6abe1990667bc7e5e5a52119c41736dc">UJA113X_ID2_IDVS_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a6abe1990667bc7e5e5a52119c41736dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3976a84fae34eab0c904a8d99cbd0abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x__map_8h.html#a3976a84fae34eab0c904a8d99cbd0abd">UJA113X_ID2_IDVS_F</a>(x)                  </td></tr>
<tr class="separator:a3976a84fae34eab0c904a8d99cbd0abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a34d4511759ff6846c5bb1bb53f0db66d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ACRVBAT1_BMBCD_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a1009bf34dd8511a3a471cb3b94d71e15">UJA113X_ACRVBAT1_BMBCD_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#aa450b8d559eb4eb91a5c05ad21b75eaf">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#aa450b8d559eb4eb91a5c05ad21b75eaf">										UJA113X_ACRVBAT1_BMBCD_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aa450b8d559eb4eb91a5c05ad21b75eaf"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aa450b8d559eb4eb91a5c05ad21b75eaf">UJA113X_ACRVBAT1_BMBCD_MASK</a></div><div class="ttdeci">#define UJA113X_ACRVBAT1_BMBCD_MASK</div><div class="ttdoc">ADC conversion results for VBAT register 1, ADC conversion results for voltage measured on pin BAT; 8...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00431">sbc_uja113x_map.h:431</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a1009bf34dd8511a3a471cb3b94d71e15"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a1009bf34dd8511a3a471cb3b94d71e15">UJA113X_ACRVBAT1_BMBCD_SHIFT</a></div><div class="ttdeci">#define UJA113X_ACRVBAT1_BMBCD_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00432">sbc_uja113x_map.h:432</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00433">433</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa450b8d559eb4eb91a5c05ad21b75eaf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ACRVBAT1_BMBCD_MASK&#160;&#160;&#160;(0xFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC conversion results for VBAT register 1, ADC conversion results for voltage measured on pin BAT; 8 most significant bits. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00431">431</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1009bf34dd8511a3a471cb3b94d71e15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ACRVBAT1_BMBCD_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00432">432</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1be7294805a058876108a280f9b059c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ACRVBAT1_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a35fbc49f74fa975869a6ad2a693bfa4e">UJA113X_ACRVBAT1_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a7769b9ab2ea4d3e285cd6ac5311d1069">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a7769b9ab2ea4d3e285cd6ac5311d1069">										UJA113X_ACRVBAT1_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a35fbc49f74fa975869a6ad2a693bfa4e"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a35fbc49f74fa975869a6ad2a693bfa4e">UJA113X_ACRVBAT1_SHIFT</a></div><div class="ttdeci">#define UJA113X_ACRVBAT1_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00440">sbc_uja113x_map.h:440</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a7769b9ab2ea4d3e285cd6ac5311d1069"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a7769b9ab2ea4d3e285cd6ac5311d1069">UJA113X_ACRVBAT1_MASK</a></div><div class="ttdeci">#define UJA113X_ACRVBAT1_MASK</div><div class="ttdoc">ADC conversion results for VBAT register 1 macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00439">sbc_uja113x_map.h:439</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00441">441</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7769b9ab2ea4d3e285cd6ac5311d1069"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ACRVBAT1_MASK&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#aa450b8d559eb4eb91a5c05ad21b75eaf">UJA113X_ACRVBAT1_BMBCD_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC conversion results for VBAT register 1 macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00439">439</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a35fbc49f74fa975869a6ad2a693bfa4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ACRVBAT1_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00440">440</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a439c71adec1536c3a4dcef3360d854c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ACRVBAT2_BMBCD_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a49e1858f6b94b36a2851b44191ab95aa">UJA113X_ACRVBAT2_BMBCD_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a629c5dcccc9362279b21cfabe6e87a09">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a629c5dcccc9362279b21cfabe6e87a09">										UJA113X_ACRVBAT2_BMBCD_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a629c5dcccc9362279b21cfabe6e87a09"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a629c5dcccc9362279b21cfabe6e87a09">UJA113X_ACRVBAT2_BMBCD_MASK</a></div><div class="ttdeci">#define UJA113X_ACRVBAT2_BMBCD_MASK</div><div class="ttdoc">ADC conversion results for VBAT register 2, ADC conversion results for voltage measured on pin BAT; 2...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00460">sbc_uja113x_map.h:460</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a49e1858f6b94b36a2851b44191ab95aa"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a49e1858f6b94b36a2851b44191ab95aa">UJA113X_ACRVBAT2_BMBCD_SHIFT</a></div><div class="ttdeci">#define UJA113X_ACRVBAT2_BMBCD_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00461">sbc_uja113x_map.h:461</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00462">462</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a629c5dcccc9362279b21cfabe6e87a09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ACRVBAT2_BMBCD_MASK&#160;&#160;&#160;(0x03U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC conversion results for VBAT register 2, ADC conversion results for voltage measured on pin BAT; 2 least significant bits. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00460">460</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a49e1858f6b94b36a2851b44191ab95aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ACRVBAT2_BMBCD_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00461">461</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad1b0b7ac347788441ab74fad3721d561"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ACRVBAT2_BMBCS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a19c1bec3c42bed335afe857d5c3d6c7e">UJA113X_ACRVBAT2_BMBCS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a4cefb76cd14e4a8c5d08e1c7be87ac81">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a4cefb76cd14e4a8c5d08e1c7be87ac81">										UJA113X_ACRVBAT2_BMBCS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a4cefb76cd14e4a8c5d08e1c7be87ac81"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a4cefb76cd14e4a8c5d08e1c7be87ac81">UJA113X_ACRVBAT2_BMBCS_MASK</a></div><div class="ttdeci">#define UJA113X_ACRVBAT2_BMBCS_MASK</div><div class="ttdoc">ADC conversion results for VBAT register 2, ADC conversion results for VBAT read out via SPI...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00451">sbc_uja113x_map.h:451</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a19c1bec3c42bed335afe857d5c3d6c7e"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a19c1bec3c42bed335afe857d5c3d6c7e">UJA113X_ACRVBAT2_BMBCS_SHIFT</a></div><div class="ttdeci">#define UJA113X_ACRVBAT2_BMBCS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00452">sbc_uja113x_map.h:452</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00453">453</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4cefb76cd14e4a8c5d08e1c7be87ac81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ACRVBAT2_BMBCS_MASK&#160;&#160;&#160;(0x04U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC conversion results for VBAT register 2, ADC conversion results for VBAT read out via SPI. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00451">451</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a19c1bec3c42bed335afe857d5c3d6c7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ACRVBAT2_BMBCS_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00452">452</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="adc0ec86ea21b7117dd712ea575007d44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ACRVBAT2_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; UJA113X_ACRVBAT_SHIFT) &amp; \</div>
<div class="line">                                        UJA113X_ACRVBAT_MASK)</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00470">470</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6c5b795823aba8e3347b609901491d0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ACRVBAT2_MASK&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#a4cefb76cd14e4a8c5d08e1c7be87ac81">UJA113X_ACRVBAT2_BMBCS_MASK</a> | <a class="el" href="sbc__uja113x__map_8h.html#a629c5dcccc9362279b21cfabe6e87a09">UJA113X_ACRVBAT2_BMBCD_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC conversion results for VBATSENSE register 2 macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00468">468</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="acc5c7256ff09ef6461c721a379eb686f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ACRVBAT2_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00469">469</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab4d3ca7fdb9088a7baebc005ad5895ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ACRVBATSEN1_BMSCD_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ace618228bee8f4bf8d453fb6a99939d2">UJA113X_ACRVBATSEN1_BMSCD_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a2f97d7a70d4de4f3a3fcc464da54c006">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a2f97d7a70d4de4f3a3fcc464da54c006">										UJA113X_ACRVBATSEN1_BMSCD_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a2f97d7a70d4de4f3a3fcc464da54c006"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a2f97d7a70d4de4f3a3fcc464da54c006">UJA113X_ACRVBATSEN1_BMSCD_MASK</a></div><div class="ttdeci">#define UJA113X_ACRVBATSEN1_BMSCD_MASK</div><div class="ttdoc">ADC conversion results for VBATSENSE register 1, ADC conversion results for voltage measured on pin B...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00480">sbc_uja113x_map.h:480</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ace618228bee8f4bf8d453fb6a99939d2"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ace618228bee8f4bf8d453fb6a99939d2">UJA113X_ACRVBATSEN1_BMSCD_SHIFT</a></div><div class="ttdeci">#define UJA113X_ACRVBATSEN1_BMSCD_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00481">sbc_uja113x_map.h:481</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00482">482</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2f97d7a70d4de4f3a3fcc464da54c006"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ACRVBATSEN1_BMSCD_MASK&#160;&#160;&#160;(0xFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC conversion results for VBATSENSE register 1, ADC conversion results for voltage measured on pin BAT; 8 most significant bits. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00480">480</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ace618228bee8f4bf8d453fb6a99939d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ACRVBATSEN1_BMSCD_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00481">481</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a944d80734b4d0b3d49afb079b309e17b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ACRVBATSEN1_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#af5517bfe5134bd356c2ce9d421992c60">UJA113X_ACRVBATSEN1_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a8f3dacf37d5b2308ea8c6242e7f83370">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a8f3dacf37d5b2308ea8c6242e7f83370">										UJA113X_ACRVBATSEN1_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a8f3dacf37d5b2308ea8c6242e7f83370"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a8f3dacf37d5b2308ea8c6242e7f83370">UJA113X_ACRVBATSEN1_MASK</a></div><div class="ttdeci">#define UJA113X_ACRVBATSEN1_MASK</div><div class="ttdoc">ADC conversion results for VBATSENSE register 1 macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00488">sbc_uja113x_map.h:488</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_af5517bfe5134bd356c2ce9d421992c60"><div class="ttname"><a href="sbc__uja113x__map_8h.html#af5517bfe5134bd356c2ce9d421992c60">UJA113X_ACRVBATSEN1_SHIFT</a></div><div class="ttdeci">#define UJA113X_ACRVBATSEN1_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00489">sbc_uja113x_map.h:489</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00490">490</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8f3dacf37d5b2308ea8c6242e7f83370"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ACRVBATSEN1_MASK&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#a2f97d7a70d4de4f3a3fcc464da54c006">UJA113X_ACRVBATSEN1_BMSCD_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC conversion results for VBATSENSE register 1 macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00488">488</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="af5517bfe5134bd356c2ce9d421992c60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ACRVBATSEN1_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00489">489</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3264ca2e6b631ae29c9ce9a80f1cd602"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ACRVBATSEN2_BMSCD_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ae41488183c0fa9eaedfe4fa234156a4c">UJA113X_ACRVBATSEN2_BMSCD_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a817e5da9d6a6d5f31d67480a4833ec37">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a817e5da9d6a6d5f31d67480a4833ec37">										UJA113X_ACRVBATSEN2_BMSCD_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a817e5da9d6a6d5f31d67480a4833ec37"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a817e5da9d6a6d5f31d67480a4833ec37">UJA113X_ACRVBATSEN2_BMSCD_MASK</a></div><div class="ttdeci">#define UJA113X_ACRVBATSEN2_BMSCD_MASK</div><div class="ttdoc">ADC conversion results for VBATSENSE register 2, ADC conversion results for voltage measured on pin B...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00509">sbc_uja113x_map.h:509</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ae41488183c0fa9eaedfe4fa234156a4c"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ae41488183c0fa9eaedfe4fa234156a4c">UJA113X_ACRVBATSEN2_BMSCD_SHIFT</a></div><div class="ttdeci">#define UJA113X_ACRVBATSEN2_BMSCD_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00510">sbc_uja113x_map.h:510</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00511">511</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a817e5da9d6a6d5f31d67480a4833ec37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ACRVBATSEN2_BMSCD_MASK&#160;&#160;&#160;(0x03U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC conversion results for VBATSENSE register 2, ADC conversion results for voltage measured on pin BATSENSE; 2 least significant bits. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00509">509</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae41488183c0fa9eaedfe4fa234156a4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ACRVBATSEN2_BMSCD_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00510">510</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aebcf94aa8e35ca2d38417b68dd6d47c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ACRVBATSEN2_BMSCS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a3e9ed25f51c6c4ae156e6cf47955edff">UJA113X_ACRVBATSEN2_BMSCS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#aa50956457d0222c306b261a092f31316">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#aa50956457d0222c306b261a092f31316">										UJA113X_ACRVBATSEN2_BMSCS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aa50956457d0222c306b261a092f31316"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aa50956457d0222c306b261a092f31316">UJA113X_ACRVBATSEN2_BMSCS_MASK</a></div><div class="ttdeci">#define UJA113X_ACRVBATSEN2_BMSCS_MASK</div><div class="ttdoc">ADC conversion results for VBATSENSE register 2, ADC conversion results for VBATSENSE read out via SP...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00500">sbc_uja113x_map.h:500</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a3e9ed25f51c6c4ae156e6cf47955edff"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a3e9ed25f51c6c4ae156e6cf47955edff">UJA113X_ACRVBATSEN2_BMSCS_SHIFT</a></div><div class="ttdeci">#define UJA113X_ACRVBATSEN2_BMSCS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00501">sbc_uja113x_map.h:501</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00502">502</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa50956457d0222c306b261a092f31316"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ACRVBATSEN2_BMSCS_MASK&#160;&#160;&#160;(0x04U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC conversion results for VBATSENSE register 2, ADC conversion results for VBATSENSE read out via SPI. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00500">500</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3e9ed25f51c6c4ae156e6cf47955edff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ACRVBATSEN2_BMSCS_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00501">501</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0aa816500e9895c871e1e09b611a8f00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ACRVBATSEN2_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a39f038d7e834db806d7128ce611bd43a">UJA113X_ACRVBATSEN2_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#afb25b250976a28cd3fad1434c2a30254">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#afb25b250976a28cd3fad1434c2a30254">										UJA113X_ACRVBATSEN2_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_afb25b250976a28cd3fad1434c2a30254"><div class="ttname"><a href="sbc__uja113x__map_8h.html#afb25b250976a28cd3fad1434c2a30254">UJA113X_ACRVBATSEN2_MASK</a></div><div class="ttdeci">#define UJA113X_ACRVBATSEN2_MASK</div><div class="ttdoc">ADC conversion results for VBATSENSE register 2 macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00517">sbc_uja113x_map.h:517</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a39f038d7e834db806d7128ce611bd43a"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a39f038d7e834db806d7128ce611bd43a">UJA113X_ACRVBATSEN2_SHIFT</a></div><div class="ttdeci">#define UJA113X_ACRVBATSEN2_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00518">sbc_uja113x_map.h:518</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00519">519</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="afb25b250976a28cd3fad1434c2a30254"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ACRVBATSEN2_MASK&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#aa50956457d0222c306b261a092f31316">UJA113X_ACRVBATSEN2_BMSCS_MASK</a> | <a class="el" href="sbc__uja113x__map_8h.html#a817e5da9d6a6d5f31d67480a4833ec37">UJA113X_ACRVBATSEN2_BMSCD_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC conversion results for VBATSENSE register 2 macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00517">517</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a39f038d7e834db806d7128ce611bd43a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ACRVBATSEN2_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00518">518</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac620351f52dda981a2a83dae333bc1e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BMETSC_BMSC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a7c190b9dd986c36a95b58b4190e2c824">UJA113X_BMETSC_BMSC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a4b35f912f9869b032aa377f4ebef244e">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a4b35f912f9869b032aa377f4ebef244e">										UJA113X_BMETSC_BMSC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a7c190b9dd986c36a95b58b4190e2c824"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a7c190b9dd986c36a95b58b4190e2c824">UJA113X_BMETSC_BMSC_SHIFT</a></div><div class="ttdeci">#define UJA113X_BMETSC_BMSC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00343">sbc_uja113x_map.h:343</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a4b35f912f9869b032aa377f4ebef244e"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a4b35f912f9869b032aa377f4ebef244e">UJA113X_BMETSC_BMSC_MASK</a></div><div class="ttdeci">#define UJA113X_BMETSC_BMSC_MASK</div><div class="ttdoc">Battery monitor event trigger source control register, trigger source for generating battery monitori...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00342">sbc_uja113x_map.h:342</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00344">344</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4b35f912f9869b032aa377f4ebef244e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BMETSC_BMSC_MASK&#160;&#160;&#160;(0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Battery monitor event trigger source control register, trigger source for generating battery monitoring/overvoltage/undervoltage/shutdown events. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00342">342</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7c190b9dd986c36a95b58b4190e2c824"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BMETSC_BMSC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00343">343</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4616ed89c62e429ee6b0d4d97441cb7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BMETSC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a067e79740d7eef9deb27e2a07b55b270">UJA113X_BMETSC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a11b976975df60389c5bc11fb86ceb50b">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a11b976975df60389c5bc11fb86ceb50b">										UJA113X_BMETSC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a067e79740d7eef9deb27e2a07b55b270"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a067e79740d7eef9deb27e2a07b55b270">UJA113X_BMETSC_SHIFT</a></div><div class="ttdeci">#define UJA113X_BMETSC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00351">sbc_uja113x_map.h:351</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a11b976975df60389c5bc11fb86ceb50b"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a11b976975df60389c5bc11fb86ceb50b">UJA113X_BMETSC_MASK</a></div><div class="ttdeci">#define UJA113X_BMETSC_MASK</div><div class="ttdoc">Battery monitor event trigger source control register macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00350">sbc_uja113x_map.h:350</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00352">352</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a11b976975df60389c5bc11fb86ceb50b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BMETSC_MASK&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#a4b35f912f9869b032aa377f4ebef244e">UJA113X_BMETSC_BMSC_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Battery monitor event trigger source control register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00350">350</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a067e79740d7eef9deb27e2a07b55b270"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BMETSC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00351">351</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a96ede5fd40ec5dcae29b77f3942ceb01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BMHC_BMHOC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a18c588bdaa284f70d73d75701c60b8d9">UJA113X_BMHC_BMHOC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a6eb836fb952b009a93df104c0810a1d9">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a6eb836fb952b009a93df104c0810a1d9">										UJA113X_BMHC_BMHOC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a18c588bdaa284f70d73d75701c60b8d9"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a18c588bdaa284f70d73d75701c60b8d9">UJA113X_BMHC_BMHOC_SHIFT</a></div><div class="ttdeci">#define UJA113X_BMHC_BMHOC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00403">sbc_uja113x_map.h:403</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a6eb836fb952b009a93df104c0810a1d9"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a6eb836fb952b009a93df104c0810a1d9">UJA113X_BMHC_BMHOC_MASK</a></div><div class="ttdeci">#define UJA113X_BMHC_BMHOC_MASK</div><div class="ttdoc">Battery monitor hysteresis control register, battery monitor overvoltage threshold release level...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00402">sbc_uja113x_map.h:402</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00404">404</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6eb836fb952b009a93df104c0810a1d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BMHC_BMHOC_MASK&#160;&#160;&#160;(0xF0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Battery monitor hysteresis control register, battery monitor overvoltage threshold release level. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00402">402</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a18c588bdaa284f70d73d75701c60b8d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BMHC_BMHOC_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00403">403</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4a6d09b101d93676292188fbdaf2b171"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BMHC_BMHUC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a176cb59c4f87cc04ed9a3ace53c55995">UJA113X_BMHC_BMHUC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a422c2154a37d1da8481ed1ff7f088ca3">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a422c2154a37d1da8481ed1ff7f088ca3">										UJA113X_BMHC_BMHUC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a422c2154a37d1da8481ed1ff7f088ca3"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a422c2154a37d1da8481ed1ff7f088ca3">UJA113X_BMHC_BMHUC_MASK</a></div><div class="ttdeci">#define UJA113X_BMHC_BMHUC_MASK</div><div class="ttdoc">Battery monitor hysteresis control register, battery monitor undervoltage threshold release level...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00411">sbc_uja113x_map.h:411</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a176cb59c4f87cc04ed9a3ace53c55995"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a176cb59c4f87cc04ed9a3ace53c55995">UJA113X_BMHC_BMHUC_SHIFT</a></div><div class="ttdeci">#define UJA113X_BMHC_BMHUC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00412">sbc_uja113x_map.h:412</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00413">413</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a422c2154a37d1da8481ed1ff7f088ca3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BMHC_BMHUC_MASK&#160;&#160;&#160;(0x0FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Battery monitor hysteresis control register, battery monitor undervoltage threshold release level. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00411">411</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a176cb59c4f87cc04ed9a3ace53c55995"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BMHC_BMHUC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00412">412</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="af7cc5013cecb870d7c513e3ea233c80b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BMHC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a26966359d4d84158e1e7d632751b3b44">UJA113X_BMHC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a6007b5d59b44ff66276024c4cf13e62a">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a6007b5d59b44ff66276024c4cf13e62a">										UJA113X_BMHC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a26966359d4d84158e1e7d632751b3b44"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a26966359d4d84158e1e7d632751b3b44">UJA113X_BMHC_SHIFT</a></div><div class="ttdeci">#define UJA113X_BMHC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00420">sbc_uja113x_map.h:420</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a6007b5d59b44ff66276024c4cf13e62a"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a6007b5d59b44ff66276024c4cf13e62a">UJA113X_BMHC_MASK</a></div><div class="ttdeci">#define UJA113X_BMHC_MASK</div><div class="ttdoc">Battery monitor event trigger source control register macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00419">sbc_uja113x_map.h:419</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00421">421</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6007b5d59b44ff66276024c4cf13e62a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BMHC_MASK&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#a6eb836fb952b009a93df104c0810a1d9">UJA113X_BMHC_BMHOC_MASK</a> | <a class="el" href="sbc__uja113x__map_8h.html#a422c2154a37d1da8481ed1ff7f088ca3">UJA113X_BMHC_BMHUC_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Battery monitor event trigger source control register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00419">419</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a26966359d4d84158e1e7d632751b3b44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BMHC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00420">420</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="abd160368740bae0d1e47c6fe95a5694b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BMOTC_BMOTC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a672f6ae0cb726e36f10bf69656a444ef">UJA113X_BMOTC_BMOTC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a652af397e309fca84a53751c65e23d0e">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a652af397e309fca84a53751c65e23d0e">										UJA113X_BMOTC_BMOTC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a652af397e309fca84a53751c65e23d0e"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a652af397e309fca84a53751c65e23d0e">UJA113X_BMOTC_BMOTC_MASK</a></div><div class="ttdeci">#define UJA113X_BMOTC_BMOTC_MASK</div><div class="ttdoc">Battery monitor overvoltage threshold control register, threshold for triggering a battery overvoltag...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00382">sbc_uja113x_map.h:382</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a672f6ae0cb726e36f10bf69656a444ef"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a672f6ae0cb726e36f10bf69656a444ef">UJA113X_BMOTC_BMOTC_SHIFT</a></div><div class="ttdeci">#define UJA113X_BMOTC_BMOTC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00383">sbc_uja113x_map.h:383</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00384">384</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a652af397e309fca84a53751c65e23d0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BMOTC_BMOTC_MASK&#160;&#160;&#160;(0xFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Battery monitor overvoltage threshold control register, threshold for triggering a battery overvoltage event and BMOI interrupt. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00382">382</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a672f6ae0cb726e36f10bf69656a444ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BMOTC_BMOTC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00383">383</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae595f7902750570b8a102285dcc3e576"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BMOTC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a672f6ae0cb726e36f10bf69656a444ef">UJA113X_BMOTC_BMOTC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a652af397e309fca84a53751c65e23d0e">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a652af397e309fca84a53751c65e23d0e">										UJA113X_BMOTC_BMOTC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a652af397e309fca84a53751c65e23d0e"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a652af397e309fca84a53751c65e23d0e">UJA113X_BMOTC_BMOTC_MASK</a></div><div class="ttdeci">#define UJA113X_BMOTC_BMOTC_MASK</div><div class="ttdoc">Battery monitor overvoltage threshold control register, threshold for triggering a battery overvoltag...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00382">sbc_uja113x_map.h:382</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a672f6ae0cb726e36f10bf69656a444ef"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a672f6ae0cb726e36f10bf69656a444ef">UJA113X_BMOTC_BMOTC_SHIFT</a></div><div class="ttdeci">#define UJA113X_BMOTC_BMOTC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00383">sbc_uja113x_map.h:383</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00392">392</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae4df8e080ab10a197d3cf1cff70e235f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BMOTC_MASK&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#a652af397e309fca84a53751c65e23d0e">UJA113X_BMOTC_BMOTC_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Battery monitor event trigger source control register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00390">390</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3f3f1edbe631b953b1a6a6172c44532f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BMOTC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00391">391</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3254a7d78ec7c8f14562d55f4e229614"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BMUTC_BMUTC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a34ed25ffc826d98a1ce3f58ae2c83d92">UJA113X_BMUTC_BMUTC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#aa6e3e585b44d79e13a9f31f5709a62da">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#aa6e3e585b44d79e13a9f31f5709a62da">										UJA113X_BMUTC_BMUTC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aa6e3e585b44d79e13a9f31f5709a62da"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aa6e3e585b44d79e13a9f31f5709a62da">UJA113X_BMUTC_BMUTC_MASK</a></div><div class="ttdeci">#define UJA113X_BMUTC_BMUTC_MASK</div><div class="ttdoc">Battery monitor undervoltage threshold control register, threshold for triggering a battery undervolt...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00362">sbc_uja113x_map.h:362</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a34ed25ffc826d98a1ce3f58ae2c83d92"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a34ed25ffc826d98a1ce3f58ae2c83d92">UJA113X_BMUTC_BMUTC_SHIFT</a></div><div class="ttdeci">#define UJA113X_BMUTC_BMUTC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00363">sbc_uja113x_map.h:363</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00364">364</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa6e3e585b44d79e13a9f31f5709a62da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BMUTC_BMUTC_MASK&#160;&#160;&#160;(0xFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Battery monitor undervoltage threshold control register, threshold for triggering a battery undervoltage event and BMUI interrupt. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00362">362</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a34ed25ffc826d98a1ce3f58ae2c83d92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BMUTC_BMUTC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00363">363</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a80db09eb2d2f6324eb45814a851fa6c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BMUTC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a34ed25ffc826d98a1ce3f58ae2c83d92">UJA113X_BMUTC_BMUTC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#aa6e3e585b44d79e13a9f31f5709a62da">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#aa6e3e585b44d79e13a9f31f5709a62da">										UJA113X_BMUTC_BMUTC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aa6e3e585b44d79e13a9f31f5709a62da"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aa6e3e585b44d79e13a9f31f5709a62da">UJA113X_BMUTC_BMUTC_MASK</a></div><div class="ttdeci">#define UJA113X_BMUTC_BMUTC_MASK</div><div class="ttdoc">Battery monitor undervoltage threshold control register, threshold for triggering a battery undervolt...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00362">sbc_uja113x_map.h:362</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a34ed25ffc826d98a1ce3f58ae2c83d92"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a34ed25ffc826d98a1ce3f58ae2c83d92">UJA113X_BMUTC_BMUTC_SHIFT</a></div><div class="ttdeci">#define UJA113X_BMUTC_BMUTC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00363">sbc_uja113x_map.h:363</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00372">372</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a67767705a279e8a9251f3c4ee44952a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BMUTC_MASK&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#aa6e3e585b44d79e13a9f31f5709a62da">UJA113X_BMUTC_BMUTC_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Battery monitor event trigger source control register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00370">370</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a983e753b5f612e20008d2ef032c60d8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BMUTC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00371">371</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a06cf65d1ec2ee91124e85869e7705bcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNDS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a6169fdd2dff66bcb4e322b9dfef7fd41">UJA113X_BNDS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#af23692443aafc95367cd806dbe79ce73">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#af23692443aafc95367cd806dbe79ce73">										UJA113X_BNDS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a6169fdd2dff66bcb4e322b9dfef7fd41"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a6169fdd2dff66bcb4e322b9dfef7fd41">UJA113X_BNDS_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNDS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01229">sbc_uja113x_map.h:1229</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_af23692443aafc95367cd806dbe79ce73"><div class="ttname"><a href="sbc__uja113x__map_8h.html#af23692443aafc95367cd806dbe79ce73">UJA113X_BNDS_MASK</a></div><div class="ttdeci">#define UJA113X_BNDS_MASK</div><div class="ttdoc">Bank 0 and 1 driver status register macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01227">sbc_uja113x_map.h:1227</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01230">1230</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaa6f81dd3e3e408dbdfdd159daa88e0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNDS_IO15DS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a7a7744bdd2e95eb0e32026306f930d34">UJA113X_BNDS_IO15DS_MASK</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#ab307ace0c9e94d1b3deddf099e0d8c8c">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#ab307ace0c9e94d1b3deddf099e0d8c8c">										UJA113X_BNDS_IO15DS_SHIFT</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ab307ace0c9e94d1b3deddf099e0d8c8c"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ab307ace0c9e94d1b3deddf099e0d8c8c">UJA113X_BNDS_IO15DS_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNDS_IO15DS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01220">sbc_uja113x_map.h:1220</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a7a7744bdd2e95eb0e32026306f930d34"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a7a7744bdd2e95eb0e32026306f930d34">UJA113X_BNDS_IO15DS_MASK</a></div><div class="ttdeci">#define UJA113X_BNDS_IO15DS_MASK</div><div class="ttdoc">Bank 0 and 1 driver status register, HVIO1/HVIO5 driver status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01219">sbc_uja113x_map.h:1219</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01221">1221</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7a7744bdd2e95eb0e32026306f930d34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNDS_IO15DS_MASK&#160;&#160;&#160;(0x03U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 driver status register, HVIO1/HVIO5 driver status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01219">1219</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab307ace0c9e94d1b3deddf099e0d8c8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNDS_IO15DS_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01220">1220</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4f58546b763cd4f744c5040a9a17a527"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNDS_IO26DS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a861551b28815ac8e5f20984357c1f159">UJA113X_BNDS_IO26DS_MASK</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#aabc2431bdc7a924e442a33c01321a5ff">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#aabc2431bdc7a924e442a33c01321a5ff">										UJA113X_BNDS_IO26DS_SHIFT</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aabc2431bdc7a924e442a33c01321a5ff"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aabc2431bdc7a924e442a33c01321a5ff">UJA113X_BNDS_IO26DS_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNDS_IO26DS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01212">sbc_uja113x_map.h:1212</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a861551b28815ac8e5f20984357c1f159"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a861551b28815ac8e5f20984357c1f159">UJA113X_BNDS_IO26DS_MASK</a></div><div class="ttdeci">#define UJA113X_BNDS_IO26DS_MASK</div><div class="ttdoc">Bank 0 and 1 driver status register, HVIO2/HVIO6 driver status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01211">sbc_uja113x_map.h:1211</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01213">1213</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a861551b28815ac8e5f20984357c1f159"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNDS_IO26DS_MASK&#160;&#160;&#160;(0x0CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 driver status register, HVIO2/HVIO6 driver status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01211">1211</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aabc2431bdc7a924e442a33c01321a5ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNDS_IO26DS_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01212">1212</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae768d24db439872e992c9cc949b5dd8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNDS_IO37DS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ac4d39d0863d821a1cf3e24253e712458">UJA113X_BNDS_IO37DS_MASK</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#aab0c41e477eff8e1d5f48c641afc51fd">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#aab0c41e477eff8e1d5f48c641afc51fd">										UJA113X_BNDS_IO37DS_SHIFT</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ac4d39d0863d821a1cf3e24253e712458"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ac4d39d0863d821a1cf3e24253e712458">UJA113X_BNDS_IO37DS_MASK</a></div><div class="ttdeci">#define UJA113X_BNDS_IO37DS_MASK</div><div class="ttdoc">Bank 0 and 1 driver status register, HVIO3/HVIO7 driver status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01203">sbc_uja113x_map.h:1203</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aab0c41e477eff8e1d5f48c641afc51fd"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aab0c41e477eff8e1d5f48c641afc51fd">UJA113X_BNDS_IO37DS_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNDS_IO37DS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01204">sbc_uja113x_map.h:1204</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01205">1205</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac4d39d0863d821a1cf3e24253e712458"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNDS_IO37DS_MASK&#160;&#160;&#160;(0x30U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 driver status register, HVIO3/HVIO7 driver status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01203">1203</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aab0c41e477eff8e1d5f48c641afc51fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNDS_IO37DS_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01204">1204</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0bd5c0542d98aa88bd1149b4656aa6b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNDS_IO48DS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a5996855d6d2f4c4257ea404511c5afc5">UJA113X_BNDS_IO48DS_MASK</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a40c32b9154e142c2f24711ffa9537c3e">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a40c32b9154e142c2f24711ffa9537c3e">										UJA113X_BNDS_IO48DS_SHIFT</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a5996855d6d2f4c4257ea404511c5afc5"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a5996855d6d2f4c4257ea404511c5afc5">UJA113X_BNDS_IO48DS_MASK</a></div><div class="ttdeci">#define UJA113X_BNDS_IO48DS_MASK</div><div class="ttdoc">Bank 0 and 1 driver status register, HVIO4/HVIO8 driver status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01195">sbc_uja113x_map.h:1195</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a40c32b9154e142c2f24711ffa9537c3e"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a40c32b9154e142c2f24711ffa9537c3e">UJA113X_BNDS_IO48DS_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNDS_IO48DS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01196">sbc_uja113x_map.h:1196</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01197">1197</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5996855d6d2f4c4257ea404511c5afc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNDS_IO48DS_MASK&#160;&#160;&#160;(0xC0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 driver status register, HVIO4/HVIO8 driver status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01195">1195</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a40c32b9154e142c2f24711ffa9537c3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNDS_IO48DS_SHIFT&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01196">1196</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="af23692443aafc95367cd806dbe79ce73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNDS_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="sbc__uja113x__map_8h.html#a5996855d6d2f4c4257ea404511c5afc5">UJA113X_BNDS_IO48DS_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#ac4d39d0863d821a1cf3e24253e712458">UJA113X_BNDS_IO37DS_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a861551b28815ac8e5f20984357c1f159">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a861551b28815ac8e5f20984357c1f159">										UJA113X_BNDS_IO26DS_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a7a7744bdd2e95eb0e32026306f930d34">UJA113X_BNDS_IO15DS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ac4d39d0863d821a1cf3e24253e712458"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ac4d39d0863d821a1cf3e24253e712458">UJA113X_BNDS_IO37DS_MASK</a></div><div class="ttdeci">#define UJA113X_BNDS_IO37DS_MASK</div><div class="ttdoc">Bank 0 and 1 driver status register, HVIO3/HVIO7 driver status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01203">sbc_uja113x_map.h:1203</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a861551b28815ac8e5f20984357c1f159"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a861551b28815ac8e5f20984357c1f159">UJA113X_BNDS_IO26DS_MASK</a></div><div class="ttdeci">#define UJA113X_BNDS_IO26DS_MASK</div><div class="ttdoc">Bank 0 and 1 driver status register, HVIO2/HVIO6 driver status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01211">sbc_uja113x_map.h:1211</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a5996855d6d2f4c4257ea404511c5afc5"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a5996855d6d2f4c4257ea404511c5afc5">UJA113X_BNDS_IO48DS_MASK</a></div><div class="ttdeci">#define UJA113X_BNDS_IO48DS_MASK</div><div class="ttdoc">Bank 0 and 1 driver status register, HVIO4/HVIO8 driver status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01195">sbc_uja113x_map.h:1195</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a7a7744bdd2e95eb0e32026306f930d34"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a7a7744bdd2e95eb0e32026306f930d34">UJA113X_BNDS_IO15DS_MASK</a></div><div class="ttdeci">#define UJA113X_BNDS_IO15DS_MASK</div><div class="ttdoc">Bank 0 and 1 driver status register, HVIO1/HVIO5 driver status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01219">sbc_uja113x_map.h:1219</a></div></div>
</div><!-- fragment -->
<p>Bank 0 and 1 driver status register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01227">1227</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6169fdd2dff66bcb4e322b9dfef7fd41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNDS_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01229">1229</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5ca9a09b95a73f4a1af67a2139236c51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a3f549024907aaaa152200f0cbef1fbeb">UJA113X_BNFIE_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#aec0846f5fd9f8f8eef4ca408783990b2">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#aec0846f5fd9f8f8eef4ca408783990b2">										UJA113X_BNFIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a3f549024907aaaa152200f0cbef1fbeb"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a3f549024907aaaa152200f0cbef1fbeb">UJA113X_BNFIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNFIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01404">sbc_uja113x_map.h:1404</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aec0846f5fd9f8f8eef4ca408783990b2"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aec0846f5fd9f8f8eef4ca408783990b2">UJA113X_BNFIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIE_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt enable register macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01400">sbc_uja113x_map.h:1400</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01405">1405</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6bc0436a8a1a318dadd9ffb66d76a61f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIE_IO15OLIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a080387e7abe2a027937aa1208006b93f">UJA113X_BNFIE_IO15OLIE_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a13cea8b6b135995a148bc1105450b515">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a13cea8b6b135995a148bc1105450b515">										UJA113X_BNFIE_IO15OLIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a080387e7abe2a027937aa1208006b93f"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a080387e7abe2a027937aa1208006b93f">UJA113X_BNFIE_IO15OLIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNFIE_IO15OLIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01393">sbc_uja113x_map.h:1393</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a13cea8b6b135995a148bc1105450b515"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a13cea8b6b135995a148bc1105450b515">UJA113X_BNFIE_IO15OLIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIE_IO15OLIE_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt enable register, HVIO1/HVIO5 open load interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01392">sbc_uja113x_map.h:1392</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01394">1394</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a13cea8b6b135995a148bc1105450b515"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIE_IO15OLIE_MASK&#160;&#160;&#160;(0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 fail interrupt enable register, HVIO1/HVIO5 open load interrupt enable macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01392">1392</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a080387e7abe2a027937aa1208006b93f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIE_IO15OLIE_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01393">1393</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aae93f437d778249e5f46de44ae46a352"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIE_IO15SCIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a2e5adc5f53ca2b6361188612ac9fc9c5">UJA113X_BNFIE_IO15SCIE_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a3c4741cf7e3b51b085692b3cad40a859">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a3c4741cf7e3b51b085692b3cad40a859">										UJA113X_BNFIE_IO15SCIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a3c4741cf7e3b51b085692b3cad40a859"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a3c4741cf7e3b51b085692b3cad40a859">UJA113X_BNFIE_IO15SCIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIE_IO15SCIE_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt enable register, HVIO1/HVIO5 short circuit interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01383">sbc_uja113x_map.h:1383</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a2e5adc5f53ca2b6361188612ac9fc9c5"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a2e5adc5f53ca2b6361188612ac9fc9c5">UJA113X_BNFIE_IO15SCIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNFIE_IO15SCIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01384">sbc_uja113x_map.h:1384</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01385">1385</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3c4741cf7e3b51b085692b3cad40a859"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIE_IO15SCIE_MASK&#160;&#160;&#160;(0x02U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 fail interrupt enable register, HVIO1/HVIO5 short circuit interrupt enable macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01383">1383</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2e5adc5f53ca2b6361188612ac9fc9c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIE_IO15SCIE_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01384">1384</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0e9a7de68e8edd5e223e5f770fdd8c87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIE_IO26OLIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a412383c890a3e63a7d6c806fb2c43a64">UJA113X_BNFIE_IO26OLIE_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a2e50a4ef960b80c2d61c14789de89582">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a2e50a4ef960b80c2d61c14789de89582">										UJA113X_BNFIE_IO26OLIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a2e50a4ef960b80c2d61c14789de89582"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a2e50a4ef960b80c2d61c14789de89582">UJA113X_BNFIE_IO26OLIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIE_IO26OLIE_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt enable register, HVIO2/HVIO6 open load interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01374">sbc_uja113x_map.h:1374</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a412383c890a3e63a7d6c806fb2c43a64"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a412383c890a3e63a7d6c806fb2c43a64">UJA113X_BNFIE_IO26OLIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNFIE_IO26OLIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01375">sbc_uja113x_map.h:1375</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01376">1376</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2e50a4ef960b80c2d61c14789de89582"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIE_IO26OLIE_MASK&#160;&#160;&#160;(0x04U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 fail interrupt enable register, HVIO2/HVIO6 open load interrupt enable macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01374">1374</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a412383c890a3e63a7d6c806fb2c43a64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIE_IO26OLIE_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01375">1375</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5364f0f82daf2449ddedd550f2b198e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIE_IO26SCIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a63a2cc0981b52d6b94d37a5ebe9ef035">UJA113X_BNFIE_IO26SCIE_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a00182877f3c90d600c44c72c875b005a">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a00182877f3c90d600c44c72c875b005a">										UJA113X_BNFIE_IO26SCIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a63a2cc0981b52d6b94d37a5ebe9ef035"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a63a2cc0981b52d6b94d37a5ebe9ef035">UJA113X_BNFIE_IO26SCIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNFIE_IO26SCIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01366">sbc_uja113x_map.h:1366</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a00182877f3c90d600c44c72c875b005a"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a00182877f3c90d600c44c72c875b005a">UJA113X_BNFIE_IO26SCIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIE_IO26SCIE_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt enable register, HVIO2/HVIO6 short circuit interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01365">sbc_uja113x_map.h:1365</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01367">1367</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a00182877f3c90d600c44c72c875b005a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIE_IO26SCIE_MASK&#160;&#160;&#160;(0x08U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 fail interrupt enable register, HVIO2/HVIO6 short circuit interrupt enable macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01365">1365</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a63a2cc0981b52d6b94d37a5ebe9ef035"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIE_IO26SCIE_SHIFT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01366">1366</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a94a69f91079dc4f412942d29f882ae1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIE_IO37OLIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a1404f0a46f004744d7dd753278239a6e">UJA113X_BNFIE_IO37OLIE_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#add72435e48db7571bfc7a2ccbe4b1093">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#add72435e48db7571bfc7a2ccbe4b1093">										UJA113X_BNFIE_IO37OLIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a1404f0a46f004744d7dd753278239a6e"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a1404f0a46f004744d7dd753278239a6e">UJA113X_BNFIE_IO37OLIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNFIE_IO37OLIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01357">sbc_uja113x_map.h:1357</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_add72435e48db7571bfc7a2ccbe4b1093"><div class="ttname"><a href="sbc__uja113x__map_8h.html#add72435e48db7571bfc7a2ccbe4b1093">UJA113X_BNFIE_IO37OLIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIE_IO37OLIE_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt enable register, HVIO3/HVIO7 open load interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01356">sbc_uja113x_map.h:1356</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01358">1358</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="add72435e48db7571bfc7a2ccbe4b1093"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIE_IO37OLIE_MASK&#160;&#160;&#160;(0x10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 fail interrupt enable register, HVIO3/HVIO7 open load interrupt enable macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01356">1356</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1404f0a46f004744d7dd753278239a6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIE_IO37OLIE_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01357">1357</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a657b04c9acce11e50b0a48e92f377a56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIE_IO37SCIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a315054484b984f1fa68fd7633ccab16f">UJA113X_BNFIE_IO37SCIE_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#af98ec8cde43f71ae3585faf1b5041dc1">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#af98ec8cde43f71ae3585faf1b5041dc1">										UJA113X_BNFIE_IO37SCIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_af98ec8cde43f71ae3585faf1b5041dc1"><div class="ttname"><a href="sbc__uja113x__map_8h.html#af98ec8cde43f71ae3585faf1b5041dc1">UJA113X_BNFIE_IO37SCIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIE_IO37SCIE_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt enable register, HVIO3/HVIO7 short circuit interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01347">sbc_uja113x_map.h:1347</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a315054484b984f1fa68fd7633ccab16f"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a315054484b984f1fa68fd7633ccab16f">UJA113X_BNFIE_IO37SCIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNFIE_IO37SCIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01348">sbc_uja113x_map.h:1348</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01349">1349</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="af98ec8cde43f71ae3585faf1b5041dc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIE_IO37SCIE_MASK&#160;&#160;&#160;(0x20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 fail interrupt enable register, HVIO3/HVIO7 short circuit interrupt enable macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01347">1347</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a315054484b984f1fa68fd7633ccab16f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIE_IO37SCIE_SHIFT&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01348">1348</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a07d92af87782abd259189b971492c8d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIE_IO48OLIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a74b77644dcea3c44a387f01974cffb68">UJA113X_BNFIE_IO48OLIE_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#ae4a044396cf6c5fabf36615143f24b85">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#ae4a044396cf6c5fabf36615143f24b85">										UJA113X_BNFIE_IO48OLIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ae4a044396cf6c5fabf36615143f24b85"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ae4a044396cf6c5fabf36615143f24b85">UJA113X_BNFIE_IO48OLIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIE_IO48OLIE_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt enable register, HVIO4/HVIO8 open load interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01338">sbc_uja113x_map.h:1338</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a74b77644dcea3c44a387f01974cffb68"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a74b77644dcea3c44a387f01974cffb68">UJA113X_BNFIE_IO48OLIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNFIE_IO48OLIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01339">sbc_uja113x_map.h:1339</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01340">1340</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae4a044396cf6c5fabf36615143f24b85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIE_IO48OLIE_MASK&#160;&#160;&#160;(0x40U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 fail interrupt enable register, HVIO4/HVIO8 open load interrupt enable macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01338">1338</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a74b77644dcea3c44a387f01974cffb68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIE_IO48OLIE_SHIFT&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01339">1339</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7e419abf283001900586263f4ad35d94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIE_IO48SCIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a4a6e27898ebb8a6708a6b57e408c0c43">UJA113X_BNFIE_IO48SCIE_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a22c4e2bddf7649253ffb607983e9b4dd">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a22c4e2bddf7649253ffb607983e9b4dd">										UJA113X_BNFIE_IO48SCIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a22c4e2bddf7649253ffb607983e9b4dd"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a22c4e2bddf7649253ffb607983e9b4dd">UJA113X_BNFIE_IO48SCIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIE_IO48SCIE_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt enable register, HVIO4/HVIO8 short circuit interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01329">sbc_uja113x_map.h:1329</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a4a6e27898ebb8a6708a6b57e408c0c43"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a4a6e27898ebb8a6708a6b57e408c0c43">UJA113X_BNFIE_IO48SCIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNFIE_IO48SCIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01330">sbc_uja113x_map.h:1330</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01331">1331</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a22c4e2bddf7649253ffb607983e9b4dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIE_IO48SCIE_MASK&#160;&#160;&#160;(0x80U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 fail interrupt enable register, HVIO4/HVIO8 short circuit interrupt enable macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01329">1329</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4a6e27898ebb8a6708a6b57e408c0c43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIE_IO48SCIE_SHIFT&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01330">1330</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aec0846f5fd9f8f8eef4ca408783990b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIE_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="sbc__uja113x__map_8h.html#a22c4e2bddf7649253ffb607983e9b4dd">UJA113X_BNFIE_IO48SCIE_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#ae4a044396cf6c5fabf36615143f24b85">UJA113X_BNFIE_IO48OLIE_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#af98ec8cde43f71ae3585faf1b5041dc1">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#af98ec8cde43f71ae3585faf1b5041dc1">										UJA113X_BNFIE_IO37SCIE_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#add72435e48db7571bfc7a2ccbe4b1093">UJA113X_BNFIE_IO37OLIE_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a00182877f3c90d600c44c72c875b005a">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a00182877f3c90d600c44c72c875b005a">										UJA113X_BNFIE_IO26SCIE_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a2e50a4ef960b80c2d61c14789de89582">UJA113X_BNFIE_IO26OLIE_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a3c4741cf7e3b51b085692b3cad40a859">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a3c4741cf7e3b51b085692b3cad40a859">										UJA113X_BNFIE_IO15SCIE_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a13cea8b6b135995a148bc1105450b515">UJA113X_BNFIE_IO15OLIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a3c4741cf7e3b51b085692b3cad40a859"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a3c4741cf7e3b51b085692b3cad40a859">UJA113X_BNFIE_IO15SCIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIE_IO15SCIE_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt enable register, HVIO1/HVIO5 short circuit interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01383">sbc_uja113x_map.h:1383</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_af98ec8cde43f71ae3585faf1b5041dc1"><div class="ttname"><a href="sbc__uja113x__map_8h.html#af98ec8cde43f71ae3585faf1b5041dc1">UJA113X_BNFIE_IO37SCIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIE_IO37SCIE_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt enable register, HVIO3/HVIO7 short circuit interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01347">sbc_uja113x_map.h:1347</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a2e50a4ef960b80c2d61c14789de89582"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a2e50a4ef960b80c2d61c14789de89582">UJA113X_BNFIE_IO26OLIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIE_IO26OLIE_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt enable register, HVIO2/HVIO6 open load interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01374">sbc_uja113x_map.h:1374</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a22c4e2bddf7649253ffb607983e9b4dd"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a22c4e2bddf7649253ffb607983e9b4dd">UJA113X_BNFIE_IO48SCIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIE_IO48SCIE_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt enable register, HVIO4/HVIO8 short circuit interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01329">sbc_uja113x_map.h:1329</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ae4a044396cf6c5fabf36615143f24b85"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ae4a044396cf6c5fabf36615143f24b85">UJA113X_BNFIE_IO48OLIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIE_IO48OLIE_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt enable register, HVIO4/HVIO8 open load interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01338">sbc_uja113x_map.h:1338</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a13cea8b6b135995a148bc1105450b515"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a13cea8b6b135995a148bc1105450b515">UJA113X_BNFIE_IO15OLIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIE_IO15OLIE_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt enable register, HVIO1/HVIO5 open load interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01392">sbc_uja113x_map.h:1392</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a00182877f3c90d600c44c72c875b005a"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a00182877f3c90d600c44c72c875b005a">UJA113X_BNFIE_IO26SCIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIE_IO26SCIE_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt enable register, HVIO2/HVIO6 short circuit interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01365">sbc_uja113x_map.h:1365</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_add72435e48db7571bfc7a2ccbe4b1093"><div class="ttname"><a href="sbc__uja113x__map_8h.html#add72435e48db7571bfc7a2ccbe4b1093">UJA113X_BNFIE_IO37OLIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIE_IO37OLIE_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt enable register, HVIO3/HVIO7 open load interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01356">sbc_uja113x_map.h:1356</a></div></div>
</div><!-- fragment -->
<p>Bank 0 and 1 fail interrupt enable register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01400">1400</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3f549024907aaaa152200f0cbef1fbeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIE_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01404">1404</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeaac4d2ebd88d1e912eaeffe4c79a281"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#aea2c44712d4fe4758d787e3083cc943b">UJA113X_BNFIS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a2e4854e50ec2dd910c6f291c00c93b8b">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a2e4854e50ec2dd910c6f291c00c93b8b">										UJA113X_BNFIS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aea2c44712d4fe4758d787e3083cc943b"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aea2c44712d4fe4758d787e3083cc943b">UJA113X_BNFIS_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNFIS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02011">sbc_uja113x_map.h:2011</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a2e4854e50ec2dd910c6f291c00c93b8b"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a2e4854e50ec2dd910c6f291c00c93b8b">UJA113X_BNFIS_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIS_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt status register macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02007">sbc_uja113x_map.h:2007</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02012">2012</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa8265bfdf0277e890f54c1532a7ec51d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIS_IO15OLI_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a72c2f123055e98d79a6a66f11c73b3b6">UJA113X_BNFIS_IO15OLI_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#ab25165b1759eab1771144655f0bb66bf">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#ab25165b1759eab1771144655f0bb66bf">										UJA113X_BNFIS_IO15OLI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ab25165b1759eab1771144655f0bb66bf"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ab25165b1759eab1771144655f0bb66bf">UJA113X_BNFIS_IO15OLI_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIS_IO15OLI_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt status register, HVIO1/HVIO5 open load interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01999">sbc_uja113x_map.h:1999</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a72c2f123055e98d79a6a66f11c73b3b6"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a72c2f123055e98d79a6a66f11c73b3b6">UJA113X_BNFIS_IO15OLI_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNFIS_IO15OLI_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02000">sbc_uja113x_map.h:2000</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02001">2001</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab25165b1759eab1771144655f0bb66bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIS_IO15OLI_MASK&#160;&#160;&#160;(0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 fail interrupt status register, HVIO1/HVIO5 open load interrupt status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01999">1999</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a72c2f123055e98d79a6a66f11c73b3b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIS_IO15OLI_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02000">2000</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a789941f278f286b41bcbedfd34269e3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIS_IO15SCI_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a310bddd154a8de96b26457e8462769ca">UJA113X_BNFIS_IO15SCI_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a90596e4eaee1a27b047fa9996060472f">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a90596e4eaee1a27b047fa9996060472f">										UJA113X_BNFIS_IO15SCI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a90596e4eaee1a27b047fa9996060472f"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a90596e4eaee1a27b047fa9996060472f">UJA113X_BNFIS_IO15SCI_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIS_IO15SCI_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt status register, HVIO1/HVIO5 short circuit interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01990">sbc_uja113x_map.h:1990</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a310bddd154a8de96b26457e8462769ca"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a310bddd154a8de96b26457e8462769ca">UJA113X_BNFIS_IO15SCI_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNFIS_IO15SCI_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01991">sbc_uja113x_map.h:1991</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01992">1992</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a90596e4eaee1a27b047fa9996060472f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIS_IO15SCI_MASK&#160;&#160;&#160;(0x02U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 fail interrupt status register, HVIO1/HVIO5 short circuit interrupt status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01990">1990</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a310bddd154a8de96b26457e8462769ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIS_IO15SCI_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01991">1991</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a69584b2902efdfa8b989872f18e3182b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIS_IO26OLI_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a77d6d505397b8d8857a9b543a85c9fc1">UJA113X_BNFIS_IO26OLI_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a7080b448782e432d0e8ab4f2976757f2">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a7080b448782e432d0e8ab4f2976757f2">										UJA113X_BNFIS_IO26OLI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a7080b448782e432d0e8ab4f2976757f2"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a7080b448782e432d0e8ab4f2976757f2">UJA113X_BNFIS_IO26OLI_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIS_IO26OLI_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt status register, HVIO2/HVIO6 open load interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01981">sbc_uja113x_map.h:1981</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a77d6d505397b8d8857a9b543a85c9fc1"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a77d6d505397b8d8857a9b543a85c9fc1">UJA113X_BNFIS_IO26OLI_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNFIS_IO26OLI_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01982">sbc_uja113x_map.h:1982</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01983">1983</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7080b448782e432d0e8ab4f2976757f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIS_IO26OLI_MASK&#160;&#160;&#160;(0x04U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 fail interrupt status register, HVIO2/HVIO6 open load interrupt status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01981">1981</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a77d6d505397b8d8857a9b543a85c9fc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIS_IO26OLI_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01982">1982</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8d92bfaa7d7ed082c3f1ea6bd39caad2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIS_IO26SCI_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#aa62ed047d4345a0a8b942168bd673cbd">UJA113X_BNFIS_IO26SCI_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#ae9b27a971d47637e6c1ecde52b52f562">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#ae9b27a971d47637e6c1ecde52b52f562">										UJA113X_BNFIS_IO26SCI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ae9b27a971d47637e6c1ecde52b52f562"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ae9b27a971d47637e6c1ecde52b52f562">UJA113X_BNFIS_IO26SCI_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIS_IO26SCI_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt status register, HVIO2/HVIO6 short circuit interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01972">sbc_uja113x_map.h:1972</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aa62ed047d4345a0a8b942168bd673cbd"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aa62ed047d4345a0a8b942168bd673cbd">UJA113X_BNFIS_IO26SCI_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNFIS_IO26SCI_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01973">sbc_uja113x_map.h:1973</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01974">1974</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae9b27a971d47637e6c1ecde52b52f562"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIS_IO26SCI_MASK&#160;&#160;&#160;(0x08U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 fail interrupt status register, HVIO2/HVIO6 short circuit interrupt status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01972">1972</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa62ed047d4345a0a8b942168bd673cbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIS_IO26SCI_SHIFT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01973">1973</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae9536cbf99ed1faa869658fd85916a4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIS_IO37OLI_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a053a3210334964a53acc8ea3d2870c6d">UJA113X_BNFIS_IO37OLI_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#ae480233c7abcf8bd14adb4e62e722d77">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#ae480233c7abcf8bd14adb4e62e722d77">										UJA113X_BNFIS_IO37OLI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ae480233c7abcf8bd14adb4e62e722d77"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ae480233c7abcf8bd14adb4e62e722d77">UJA113X_BNFIS_IO37OLI_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIS_IO37OLI_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt status register, HVIO3/HVIO7 open load interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01963">sbc_uja113x_map.h:1963</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a053a3210334964a53acc8ea3d2870c6d"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a053a3210334964a53acc8ea3d2870c6d">UJA113X_BNFIS_IO37OLI_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNFIS_IO37OLI_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01964">sbc_uja113x_map.h:1964</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01965">1965</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae480233c7abcf8bd14adb4e62e722d77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIS_IO37OLI_MASK&#160;&#160;&#160;(0x10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 fail interrupt status register, HVIO3/HVIO7 open load interrupt status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01963">1963</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a053a3210334964a53acc8ea3d2870c6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIS_IO37OLI_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01964">1964</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a70d4d23557e248edfe6ca414f7df7702"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIS_IO37SCI_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ac42aba0eab9bd3d500d29c890d2e6ce5">UJA113X_BNFIS_IO37SCI_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#afb421240d0950cfafb28fe1752bbefad">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#afb421240d0950cfafb28fe1752bbefad">										UJA113X_BNFIS_IO37SCI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_afb421240d0950cfafb28fe1752bbefad"><div class="ttname"><a href="sbc__uja113x__map_8h.html#afb421240d0950cfafb28fe1752bbefad">UJA113X_BNFIS_IO37SCI_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIS_IO37SCI_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt status register, HVIO3/HVIO7 short circuit interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01954">sbc_uja113x_map.h:1954</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ac42aba0eab9bd3d500d29c890d2e6ce5"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ac42aba0eab9bd3d500d29c890d2e6ce5">UJA113X_BNFIS_IO37SCI_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNFIS_IO37SCI_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01955">sbc_uja113x_map.h:1955</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01956">1956</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="afb421240d0950cfafb28fe1752bbefad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIS_IO37SCI_MASK&#160;&#160;&#160;(0x20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 fail interrupt status register, HVIO3/HVIO7 short circuit interrupt status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01954">1954</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac42aba0eab9bd3d500d29c890d2e6ce5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIS_IO37SCI_SHIFT&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01955">1955</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a05e843b1cc13bf9b9495c5b1b095b3e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIS_IO48OLI_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a925bb3bd9d9e52d20ef5dfd02a6bc279">UJA113X_BNFIS_IO48OLI_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a00d7c48a6b90c318acf9fa238cb4a1d2">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a00d7c48a6b90c318acf9fa238cb4a1d2">										UJA113X_BNFIS_IO48OLI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a00d7c48a6b90c318acf9fa238cb4a1d2"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a00d7c48a6b90c318acf9fa238cb4a1d2">UJA113X_BNFIS_IO48OLI_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIS_IO48OLI_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt status register, HVIO4/HVIO8 open load interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01945">sbc_uja113x_map.h:1945</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a925bb3bd9d9e52d20ef5dfd02a6bc279"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a925bb3bd9d9e52d20ef5dfd02a6bc279">UJA113X_BNFIS_IO48OLI_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNFIS_IO48OLI_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01946">sbc_uja113x_map.h:1946</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01947">1947</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a00d7c48a6b90c318acf9fa238cb4a1d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIS_IO48OLI_MASK&#160;&#160;&#160;(0x40U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 fail interrupt status register, HVIO4/HVIO8 open load interrupt status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01945">1945</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a925bb3bd9d9e52d20ef5dfd02a6bc279"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIS_IO48OLI_SHIFT&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01946">1946</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a74a2584db858cca9c6600ef4cb34ea14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIS_IO48SCI_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a6975e5b6314ba86ce973e828342a8969">UJA113X_BNFIS_IO48SCI_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a90eff9cfe9cc3577ab56f4327d614967">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a90eff9cfe9cc3577ab56f4327d614967">										UJA113X_BNFIS_IO48SCI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a6975e5b6314ba86ce973e828342a8969"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a6975e5b6314ba86ce973e828342a8969">UJA113X_BNFIS_IO48SCI_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNFIS_IO48SCI_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01937">sbc_uja113x_map.h:1937</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a90eff9cfe9cc3577ab56f4327d614967"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a90eff9cfe9cc3577ab56f4327d614967">UJA113X_BNFIS_IO48SCI_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIS_IO48SCI_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt status register, HVIO4/HVIO8 short circuit interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01936">sbc_uja113x_map.h:1936</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01938">1938</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a90eff9cfe9cc3577ab56f4327d614967"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIS_IO48SCI_MASK&#160;&#160;&#160;(0x80U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 fail interrupt status register, HVIO4/HVIO8 short circuit interrupt status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01936">1936</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6975e5b6314ba86ce973e828342a8969"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIS_IO48SCI_SHIFT&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01937">1937</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2e4854e50ec2dd910c6f291c00c93b8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIS_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="sbc__uja113x__map_8h.html#a90eff9cfe9cc3577ab56f4327d614967">UJA113X_BNFIS_IO48SCI_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a00d7c48a6b90c318acf9fa238cb4a1d2">UJA113X_BNFIS_IO48OLI_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#afb421240d0950cfafb28fe1752bbefad">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#afb421240d0950cfafb28fe1752bbefad">										UJA113X_BNFIS_IO37SCI_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#ae480233c7abcf8bd14adb4e62e722d77">UJA113X_BNFIS_IO37OLI_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#ae9b27a971d47637e6c1ecde52b52f562">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#ae9b27a971d47637e6c1ecde52b52f562">										UJA113X_BNFIS_IO26SCI_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a7080b448782e432d0e8ab4f2976757f2">UJA113X_BNFIS_IO26OLI_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a90596e4eaee1a27b047fa9996060472f">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a90596e4eaee1a27b047fa9996060472f">										UJA113X_BNFIS_IO15SCI_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#ab25165b1759eab1771144655f0bb66bf">UJA113X_BNFIS_IO15OLI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ae9b27a971d47637e6c1ecde52b52f562"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ae9b27a971d47637e6c1ecde52b52f562">UJA113X_BNFIS_IO26SCI_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIS_IO26SCI_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt status register, HVIO2/HVIO6 short circuit interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01972">sbc_uja113x_map.h:1972</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ae480233c7abcf8bd14adb4e62e722d77"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ae480233c7abcf8bd14adb4e62e722d77">UJA113X_BNFIS_IO37OLI_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIS_IO37OLI_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt status register, HVIO3/HVIO7 open load interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01963">sbc_uja113x_map.h:1963</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a00d7c48a6b90c318acf9fa238cb4a1d2"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a00d7c48a6b90c318acf9fa238cb4a1d2">UJA113X_BNFIS_IO48OLI_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIS_IO48OLI_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt status register, HVIO4/HVIO8 open load interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01945">sbc_uja113x_map.h:1945</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ab25165b1759eab1771144655f0bb66bf"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ab25165b1759eab1771144655f0bb66bf">UJA113X_BNFIS_IO15OLI_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIS_IO15OLI_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt status register, HVIO1/HVIO5 open load interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01999">sbc_uja113x_map.h:1999</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a90596e4eaee1a27b047fa9996060472f"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a90596e4eaee1a27b047fa9996060472f">UJA113X_BNFIS_IO15SCI_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIS_IO15SCI_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt status register, HVIO1/HVIO5 short circuit interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01990">sbc_uja113x_map.h:1990</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_afb421240d0950cfafb28fe1752bbefad"><div class="ttname"><a href="sbc__uja113x__map_8h.html#afb421240d0950cfafb28fe1752bbefad">UJA113X_BNFIS_IO37SCI_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIS_IO37SCI_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt status register, HVIO3/HVIO7 short circuit interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01954">sbc_uja113x_map.h:1954</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a7080b448782e432d0e8ab4f2976757f2"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a7080b448782e432d0e8ab4f2976757f2">UJA113X_BNFIS_IO26OLI_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIS_IO26OLI_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt status register, HVIO2/HVIO6 open load interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01981">sbc_uja113x_map.h:1981</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a90eff9cfe9cc3577ab56f4327d614967"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a90eff9cfe9cc3577ab56f4327d614967">UJA113X_BNFIS_IO48SCI_MASK</a></div><div class="ttdeci">#define UJA113X_BNFIS_IO48SCI_MASK</div><div class="ttdoc">Bank 0 and 1 fail interrupt status register, HVIO4/HVIO8 short circuit interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01936">sbc_uja113x_map.h:1936</a></div></div>
</div><!-- fragment -->
<p>Bank 0 and 1 fail interrupt status register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02007">2007</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aea2c44712d4fe4758d787e3083cc943b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNFIS_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02011">2011</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aedd43703870aeb5e268787d4e9d19a34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNOLTC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a6e1f9980b45f1ba39ccc0b12628fb826">UJA113X_BNOLTC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a75274635c08ad2c8d6d9bd51e3ba8f7d">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a75274635c08ad2c8d6d9bd51e3ba8f7d">										UJA113X_BNOLTC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a75274635c08ad2c8d6d9bd51e3ba8f7d"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a75274635c08ad2c8d6d9bd51e3ba8f7d">UJA113X_BNOLTC_MASK</a></div><div class="ttdeci">#define UJA113X_BNOLTC_MASK</div><div class="ttdoc">Bank 0 and 1 driver open-load detection threshold control register macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01502">sbc_uja113x_map.h:1502</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a6e1f9980b45f1ba39ccc0b12628fb826"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a6e1f9980b45f1ba39ccc0b12628fb826">UJA113X_BNOLTC_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNOLTC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01504">sbc_uja113x_map.h:1504</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01505">1505</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a69a5f4379259c1b6c7de1d4bbb428505"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNOLTC_IO15OLTC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#acde57e6eb7f3eb5c1a5f0d1333b899e1">UJA113X_BNOLTC_IO15OLTC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#aed0641274db9df1b4dce49007f3a17ce">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#aed0641274db9df1b4dce49007f3a17ce">										UJA113X_BNOLTC_IO15OLTC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aed0641274db9df1b4dce49007f3a17ce"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aed0641274db9df1b4dce49007f3a17ce">UJA113X_BNOLTC_IO15OLTC_MASK</a></div><div class="ttdeci">#define UJA113X_BNOLTC_IO15OLTC_MASK</div><div class="ttdoc">Bank 0 and 1 driver open-load detection threshold control register, HVIO1/HVIO5 open-load detection t...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01493">sbc_uja113x_map.h:1493</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_acde57e6eb7f3eb5c1a5f0d1333b899e1"><div class="ttname"><a href="sbc__uja113x__map_8h.html#acde57e6eb7f3eb5c1a5f0d1333b899e1">UJA113X_BNOLTC_IO15OLTC_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNOLTC_IO15OLTC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01494">sbc_uja113x_map.h:1494</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01495">1495</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aed0641274db9df1b4dce49007f3a17ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNOLTC_IO15OLTC_MASK&#160;&#160;&#160;(0x03U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 driver open-load detection threshold control register, HVIO1/HVIO5 open-load detection threshold macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01493">1493</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="acde57e6eb7f3eb5c1a5f0d1333b899e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNOLTC_IO15OLTC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01494">1494</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad8dce7fdb63e45626d82c7d6b8d14921"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNOLTC_IO26OLTC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a95c883d8d572362f3a0d7adf6fede6a3">UJA113X_BNOLTC_IO26OLTC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#ae5088bb12f8f1aff81a71b1274aabc32">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#ae5088bb12f8f1aff81a71b1274aabc32">										UJA113X_BNOLTC_IO26OLTC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ae5088bb12f8f1aff81a71b1274aabc32"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ae5088bb12f8f1aff81a71b1274aabc32">UJA113X_BNOLTC_IO26OLTC_MASK</a></div><div class="ttdeci">#define UJA113X_BNOLTC_IO26OLTC_MASK</div><div class="ttdoc">Bank 0 and 1 driver open-load detection threshold control register, HVIO2/HVIO6 open-load detection t...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01484">sbc_uja113x_map.h:1484</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a95c883d8d572362f3a0d7adf6fede6a3"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a95c883d8d572362f3a0d7adf6fede6a3">UJA113X_BNOLTC_IO26OLTC_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNOLTC_IO26OLTC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01485">sbc_uja113x_map.h:1485</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01486">1486</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae5088bb12f8f1aff81a71b1274aabc32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNOLTC_IO26OLTC_MASK&#160;&#160;&#160;(0x0CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 driver open-load detection threshold control register, HVIO2/HVIO6 open-load detection threshold macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01484">1484</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a95c883d8d572362f3a0d7adf6fede6a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNOLTC_IO26OLTC_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01485">1485</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a925cfaa2c279a23a3b98d1bb48dee1b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNOLTC_IO37OLTC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ad28237f427caea3875a6f6b60512ac44">UJA113X_BNOLTC_IO37OLTC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#aaf326e88fe7bae99b0b4454c9acd7f2c">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#aaf326e88fe7bae99b0b4454c9acd7f2c">										UJA113X_BNOLTC_IO37OLTC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ad28237f427caea3875a6f6b60512ac44"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ad28237f427caea3875a6f6b60512ac44">UJA113X_BNOLTC_IO37OLTC_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNOLTC_IO37OLTC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01476">sbc_uja113x_map.h:1476</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aaf326e88fe7bae99b0b4454c9acd7f2c"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aaf326e88fe7bae99b0b4454c9acd7f2c">UJA113X_BNOLTC_IO37OLTC_MASK</a></div><div class="ttdeci">#define UJA113X_BNOLTC_IO37OLTC_MASK</div><div class="ttdoc">Bank 0 and 1 driver open-load detection threshold control register, HVIO3/HVIO7 open-load detection t...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01475">sbc_uja113x_map.h:1475</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01477">1477</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaf326e88fe7bae99b0b4454c9acd7f2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNOLTC_IO37OLTC_MASK&#160;&#160;&#160;(0x30U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 driver open-load detection threshold control register, HVIO3/HVIO7 open-load detection threshold macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01475">1475</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad28237f427caea3875a6f6b60512ac44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNOLTC_IO37OLTC_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01476">1476</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2c83afc15a6657c1412ccbe631eda4cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNOLTC_IO48OLTC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a939bad12ac7405d319f5ac656268d562">UJA113X_BNOLTC_IO48OLTC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a6e89d0227d18d83ec49d5bed177b1b15">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a6e89d0227d18d83ec49d5bed177b1b15">										UJA113X_BNOLTC_IO48OLTC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a6e89d0227d18d83ec49d5bed177b1b15"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a6e89d0227d18d83ec49d5bed177b1b15">UJA113X_BNOLTC_IO48OLTC_MASK</a></div><div class="ttdeci">#define UJA113X_BNOLTC_IO48OLTC_MASK</div><div class="ttdoc">Bank 0 and 1 driver open-load detection threshold control register, HVIO4/HVIO8 open-load detection t...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01466">sbc_uja113x_map.h:1466</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a939bad12ac7405d319f5ac656268d562"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a939bad12ac7405d319f5ac656268d562">UJA113X_BNOLTC_IO48OLTC_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNOLTC_IO48OLTC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01467">sbc_uja113x_map.h:1467</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01468">1468</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6e89d0227d18d83ec49d5bed177b1b15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNOLTC_IO48OLTC_MASK&#160;&#160;&#160;(0xC0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 driver open-load detection threshold control register, HVIO4/HVIO8 open-load detection threshold macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01466">1466</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a939bad12ac7405d319f5ac656268d562"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNOLTC_IO48OLTC_SHIFT&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01467">1467</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a75274635c08ad2c8d6d9bd51e3ba8f7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNOLTC_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="sbc__uja113x__map_8h.html#a6e89d0227d18d83ec49d5bed177b1b15">UJA113X_BNOLTC_IO48OLTC_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#aaf326e88fe7bae99b0b4454c9acd7f2c">UJA113X_BNOLTC_IO37OLTC_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#ae5088bb12f8f1aff81a71b1274aabc32">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#ae5088bb12f8f1aff81a71b1274aabc32">										UJA113X_BNOLTC_IO26OLTC_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#aed0641274db9df1b4dce49007f3a17ce">UJA113X_BNOLTC_IO15OLTC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a6e89d0227d18d83ec49d5bed177b1b15"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a6e89d0227d18d83ec49d5bed177b1b15">UJA113X_BNOLTC_IO48OLTC_MASK</a></div><div class="ttdeci">#define UJA113X_BNOLTC_IO48OLTC_MASK</div><div class="ttdoc">Bank 0 and 1 driver open-load detection threshold control register, HVIO4/HVIO8 open-load detection t...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01466">sbc_uja113x_map.h:1466</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aed0641274db9df1b4dce49007f3a17ce"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aed0641274db9df1b4dce49007f3a17ce">UJA113X_BNOLTC_IO15OLTC_MASK</a></div><div class="ttdeci">#define UJA113X_BNOLTC_IO15OLTC_MASK</div><div class="ttdoc">Bank 0 and 1 driver open-load detection threshold control register, HVIO1/HVIO5 open-load detection t...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01493">sbc_uja113x_map.h:1493</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ae5088bb12f8f1aff81a71b1274aabc32"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ae5088bb12f8f1aff81a71b1274aabc32">UJA113X_BNOLTC_IO26OLTC_MASK</a></div><div class="ttdeci">#define UJA113X_BNOLTC_IO26OLTC_MASK</div><div class="ttdoc">Bank 0 and 1 driver open-load detection threshold control register, HVIO2/HVIO6 open-load detection t...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01484">sbc_uja113x_map.h:1484</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aaf326e88fe7bae99b0b4454c9acd7f2c"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aaf326e88fe7bae99b0b4454c9acd7f2c">UJA113X_BNOLTC_IO37OLTC_MASK</a></div><div class="ttdeci">#define UJA113X_BNOLTC_IO37OLTC_MASK</div><div class="ttdoc">Bank 0 and 1 driver open-load detection threshold control register, HVIO3/HVIO7 open-load detection t...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01475">sbc_uja113x_map.h:1475</a></div></div>
</div><!-- fragment -->
<p>Bank 0 and 1 driver open-load detection threshold control register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01502">1502</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6e1f9980b45f1ba39ccc0b12628fb826"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNOLTC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01504">1504</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac9de7b9322b8f0d1bc14af74001fef60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNSCTC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a30d66182402f2a419e58ed2a78172270">UJA113X_BNSCTC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#aec762a4407035e004d278c21731d0871">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#aec762a4407035e004d278c21731d0871">										UJA113X_BNSCTC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a30d66182402f2a419e58ed2a78172270"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a30d66182402f2a419e58ed2a78172270">UJA113X_BNSCTC_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNSCTC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01454">sbc_uja113x_map.h:1454</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aec762a4407035e004d278c21731d0871"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aec762a4407035e004d278c21731d0871">UJA113X_BNSCTC_MASK</a></div><div class="ttdeci">#define UJA113X_BNSCTC_MASK</div><div class="ttdoc">Bank 0 and 1 driver short-circuit detection threshold control register macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01452">sbc_uja113x_map.h:1452</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01455">1455</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6db65656f2eac25ccc98d1dbe017fafb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNSCTC_IO15SCTC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#aeabeb7733634d0f2379af215644ee8e2">UJA113X_BNSCTC_IO15SCTC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a4607d8cab48e860d4f7f59e65448c528">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a4607d8cab48e860d4f7f59e65448c528">										UJA113X_BNSCTC_IO15SCTC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a4607d8cab48e860d4f7f59e65448c528"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a4607d8cab48e860d4f7f59e65448c528">UJA113X_BNSCTC_IO15SCTC_MASK</a></div><div class="ttdeci">#define UJA113X_BNSCTC_IO15SCTC_MASK</div><div class="ttdoc">Bank 0 and 1 driver short-circuit detection threshold control register, HVIO1/HVIO5 short-circuit det...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01443">sbc_uja113x_map.h:1443</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aeabeb7733634d0f2379af215644ee8e2"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aeabeb7733634d0f2379af215644ee8e2">UJA113X_BNSCTC_IO15SCTC_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNSCTC_IO15SCTC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01444">sbc_uja113x_map.h:1444</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01445">1445</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4607d8cab48e860d4f7f59e65448c528"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNSCTC_IO15SCTC_MASK&#160;&#160;&#160;(0x03U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 driver short-circuit detection threshold control register, HVIO1/HVIO5 short-circuit detection threshold macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01443">1443</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeabeb7733634d0f2379af215644ee8e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNSCTC_IO15SCTC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01444">1444</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2197c368885784f3928c37252df39594"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNSCTC_IO26SCTC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#adccd1ef5e486aa6e35ddfdf381cabfac">UJA113X_BNSCTC_IO26SCTC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#af4cf91d672b77a8e2f4ab02141511817">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#af4cf91d672b77a8e2f4ab02141511817">										UJA113X_BNSCTC_IO26SCTC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_adccd1ef5e486aa6e35ddfdf381cabfac"><div class="ttname"><a href="sbc__uja113x__map_8h.html#adccd1ef5e486aa6e35ddfdf381cabfac">UJA113X_BNSCTC_IO26SCTC_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNSCTC_IO26SCTC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01435">sbc_uja113x_map.h:1435</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_af4cf91d672b77a8e2f4ab02141511817"><div class="ttname"><a href="sbc__uja113x__map_8h.html#af4cf91d672b77a8e2f4ab02141511817">UJA113X_BNSCTC_IO26SCTC_MASK</a></div><div class="ttdeci">#define UJA113X_BNSCTC_IO26SCTC_MASK</div><div class="ttdoc">Bank 0 and 1 driver short-circuit detection threshold control register, HVIO2/HVIO6 short-circuit det...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01434">sbc_uja113x_map.h:1434</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01436">1436</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="af4cf91d672b77a8e2f4ab02141511817"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNSCTC_IO26SCTC_MASK&#160;&#160;&#160;(0x0CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 driver short-circuit detection threshold control register, HVIO2/HVIO6 short-circuit detection threshold macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01434">1434</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="adccd1ef5e486aa6e35ddfdf381cabfac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNSCTC_IO26SCTC_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01435">1435</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab86d4b4ba4652789935418d6c06cb597"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNSCTC_IO37SCTC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#aeb9e517cccecda19f916a85e758832f0">UJA113X_BNSCTC_IO37SCTC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a31ea686240e1c846fc1d42f1b3779863">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a31ea686240e1c846fc1d42f1b3779863">										UJA113X_BNSCTC_IO37SCTC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a31ea686240e1c846fc1d42f1b3779863"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a31ea686240e1c846fc1d42f1b3779863">UJA113X_BNSCTC_IO37SCTC_MASK</a></div><div class="ttdeci">#define UJA113X_BNSCTC_IO37SCTC_MASK</div><div class="ttdoc">Bank 0 and 1 driver short-circuit detection threshold control register, HVIO3/HVIO7 short-circuit det...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01425">sbc_uja113x_map.h:1425</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aeb9e517cccecda19f916a85e758832f0"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aeb9e517cccecda19f916a85e758832f0">UJA113X_BNSCTC_IO37SCTC_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNSCTC_IO37SCTC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01426">sbc_uja113x_map.h:1426</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01427">1427</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a31ea686240e1c846fc1d42f1b3779863"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNSCTC_IO37SCTC_MASK&#160;&#160;&#160;(0x30U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 driver short-circuit detection threshold control register, HVIO3/HVIO7 short-circuit detection threshold macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01425">1425</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeb9e517cccecda19f916a85e758832f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNSCTC_IO37SCTC_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01426">1426</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4d51eef87a4d26575dcce92d4d9cddb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNSCTC_IO48SCTC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a2d2a8ee493c19c25b73adc60794a8642">UJA113X_BNSCTC_IO48SCTC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a316efb15e37de7449c4c09e8ec907ea3">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a316efb15e37de7449c4c09e8ec907ea3">										UJA113X_BNSCTC_IO48SCTC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a316efb15e37de7449c4c09e8ec907ea3"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a316efb15e37de7449c4c09e8ec907ea3">UJA113X_BNSCTC_IO48SCTC_MASK</a></div><div class="ttdeci">#define UJA113X_BNSCTC_IO48SCTC_MASK</div><div class="ttdoc">Bank 0 and 1 driver short-circuit detection threshold control register, HVIO4/HVIO8 short-circuit det...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01416">sbc_uja113x_map.h:1416</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a2d2a8ee493c19c25b73adc60794a8642"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a2d2a8ee493c19c25b73adc60794a8642">UJA113X_BNSCTC_IO48SCTC_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNSCTC_IO48SCTC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01417">sbc_uja113x_map.h:1417</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01418">1418</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a316efb15e37de7449c4c09e8ec907ea3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNSCTC_IO48SCTC_MASK&#160;&#160;&#160;(0xC0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 driver short-circuit detection threshold control register, HVIO4/HVIO8 short-circuit detection threshold macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01416">1416</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2d2a8ee493c19c25b73adc60794a8642"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNSCTC_IO48SCTC_SHIFT&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01417">1417</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aec762a4407035e004d278c21731d0871"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNSCTC_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="sbc__uja113x__map_8h.html#a316efb15e37de7449c4c09e8ec907ea3">UJA113X_BNSCTC_IO48SCTC_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a31ea686240e1c846fc1d42f1b3779863">UJA113X_BNSCTC_IO37SCTC_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#af4cf91d672b77a8e2f4ab02141511817">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#af4cf91d672b77a8e2f4ab02141511817">										UJA113X_BNSCTC_IO26SCTC_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a4607d8cab48e860d4f7f59e65448c528">UJA113X_BNSCTC_IO15SCTC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a4607d8cab48e860d4f7f59e65448c528"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a4607d8cab48e860d4f7f59e65448c528">UJA113X_BNSCTC_IO15SCTC_MASK</a></div><div class="ttdeci">#define UJA113X_BNSCTC_IO15SCTC_MASK</div><div class="ttdoc">Bank 0 and 1 driver short-circuit detection threshold control register, HVIO1/HVIO5 short-circuit det...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01443">sbc_uja113x_map.h:1443</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a316efb15e37de7449c4c09e8ec907ea3"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a316efb15e37de7449c4c09e8ec907ea3">UJA113X_BNSCTC_IO48SCTC_MASK</a></div><div class="ttdeci">#define UJA113X_BNSCTC_IO48SCTC_MASK</div><div class="ttdoc">Bank 0 and 1 driver short-circuit detection threshold control register, HVIO4/HVIO8 short-circuit det...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01416">sbc_uja113x_map.h:1416</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a31ea686240e1c846fc1d42f1b3779863"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a31ea686240e1c846fc1d42f1b3779863">UJA113X_BNSCTC_IO37SCTC_MASK</a></div><div class="ttdeci">#define UJA113X_BNSCTC_IO37SCTC_MASK</div><div class="ttdoc">Bank 0 and 1 driver short-circuit detection threshold control register, HVIO3/HVIO7 short-circuit det...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01425">sbc_uja113x_map.h:1425</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_af4cf91d672b77a8e2f4ab02141511817"><div class="ttname"><a href="sbc__uja113x__map_8h.html#af4cf91d672b77a8e2f4ab02141511817">UJA113X_BNSCTC_IO26SCTC_MASK</a></div><div class="ttdeci">#define UJA113X_BNSCTC_IO26SCTC_MASK</div><div class="ttdoc">Bank 0 and 1 driver short-circuit detection threshold control register, HVIO2/HVIO6 short-circuit det...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01434">sbc_uja113x_map.h:1434</a></div></div>
</div><!-- fragment -->
<p>Bank 0 and 1 driver short-circuit detection threshold control register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01452">1452</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a30d66182402f2a419e58ed2a78172270"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNSCTC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01454">1454</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3551affbaac0d7f35a7f48d4b0b9a950"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a7a502a69796ab22cb10a15780c4b7378">UJA113X_BNWIE_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a197734d2abb50b14d27a1d1f0cd695ef">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a197734d2abb50b14d27a1d1f0cd695ef">										UJA113X_BNWIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a7a502a69796ab22cb10a15780c4b7378"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a7a502a69796ab22cb10a15780c4b7378">UJA113X_BNWIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNWIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01317">sbc_uja113x_map.h:1317</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a197734d2abb50b14d27a1d1f0cd695ef"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a197734d2abb50b14d27a1d1f0cd695ef">UJA113X_BNWIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIE_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt enable register macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01313">sbc_uja113x_map.h:1313</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01318">1318</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0b27d87b1e62ad1296550a49ae0e2c25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIE_IO15FEIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a9e5b3e34128e54fc985cd9c6f3f36f89">UJA113X_BNWIE_IO15FEIE_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a2dbd597999e76db9e67b521394d7609a">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a2dbd597999e76db9e67b521394d7609a">										UJA113X_BNWIE_IO15FEIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a9e5b3e34128e54fc985cd9c6f3f36f89"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a9e5b3e34128e54fc985cd9c6f3f36f89">UJA113X_BNWIE_IO15FEIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNWIE_IO15FEIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01297">sbc_uja113x_map.h:1297</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a2dbd597999e76db9e67b521394d7609a"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a2dbd597999e76db9e67b521394d7609a">UJA113X_BNWIE_IO15FEIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIE_IO15FEIE_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt enable register, HVIO1/HVIO5 falling edge interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01296">sbc_uja113x_map.h:1296</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01298">1298</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2dbd597999e76db9e67b521394d7609a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIE_IO15FEIE_MASK&#160;&#160;&#160;(0x02U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 wake-up interrupt enable register, HVIO1/HVIO5 falling edge interrupt enable macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01296">1296</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9e5b3e34128e54fc985cd9c6f3f36f89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIE_IO15FEIE_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01297">1297</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a35a2784938d17708e75b2aad4254d610"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIE_IO15REIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a2d1195c5b81b29a1f938bbdd33827923">UJA113X_BNWIE_IO15REIE_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a7e0f0e267ff07c9025192ba4b69d4067">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a7e0f0e267ff07c9025192ba4b69d4067">										UJA113X_BNWIE_IO15REIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a2d1195c5b81b29a1f938bbdd33827923"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a2d1195c5b81b29a1f938bbdd33827923">UJA113X_BNWIE_IO15REIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNWIE_IO15REIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01306">sbc_uja113x_map.h:1306</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a7e0f0e267ff07c9025192ba4b69d4067"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a7e0f0e267ff07c9025192ba4b69d4067">UJA113X_BNWIE_IO15REIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIE_IO15REIE_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt enable register, HVIO1/HVIO5 rising edge interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01305">sbc_uja113x_map.h:1305</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01307">1307</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7e0f0e267ff07c9025192ba4b69d4067"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIE_IO15REIE_MASK&#160;&#160;&#160;(0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 wake-up interrupt enable register, HVIO1/HVIO5 rising edge interrupt enable macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01305">1305</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2d1195c5b81b29a1f938bbdd33827923"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIE_IO15REIE_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01306">1306</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab39bc99511324654746a07c19ed8ad6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIE_IO26FEIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ad490a258a0bcb58beba3078592489dad">UJA113X_BNWIE_IO26FEIE_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#af42992f442164898211594914bb83945">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#af42992f442164898211594914bb83945">										UJA113X_BNWIE_IO26FEIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ad490a258a0bcb58beba3078592489dad"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ad490a258a0bcb58beba3078592489dad">UJA113X_BNWIE_IO26FEIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNWIE_IO26FEIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01279">sbc_uja113x_map.h:1279</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_af42992f442164898211594914bb83945"><div class="ttname"><a href="sbc__uja113x__map_8h.html#af42992f442164898211594914bb83945">UJA113X_BNWIE_IO26FEIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIE_IO26FEIE_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt enable register, HVIO2/HVIO6 falling edge interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01278">sbc_uja113x_map.h:1278</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01280">1280</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="af42992f442164898211594914bb83945"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIE_IO26FEIE_MASK&#160;&#160;&#160;(0x08U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 wake-up interrupt enable register, HVIO2/HVIO6 falling edge interrupt enable macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01278">1278</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad490a258a0bcb58beba3078592489dad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIE_IO26FEIE_SHIFT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01279">1279</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa3c58b5f11ee0c7acce4aed9bfc58156"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIE_IO26REIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a1c5b17fc040ad18e76c6e60efa51a5f2">UJA113X_BNWIE_IO26REIE_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#abd7d6012fe305d2d4040bddda03ebe61">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#abd7d6012fe305d2d4040bddda03ebe61">										UJA113X_BNWIE_IO26REIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a1c5b17fc040ad18e76c6e60efa51a5f2"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a1c5b17fc040ad18e76c6e60efa51a5f2">UJA113X_BNWIE_IO26REIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNWIE_IO26REIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01288">sbc_uja113x_map.h:1288</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_abd7d6012fe305d2d4040bddda03ebe61"><div class="ttname"><a href="sbc__uja113x__map_8h.html#abd7d6012fe305d2d4040bddda03ebe61">UJA113X_BNWIE_IO26REIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIE_IO26REIE_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt enable register, HVIO2/HVIO6 rising edge interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01287">sbc_uja113x_map.h:1287</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01289">1289</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="abd7d6012fe305d2d4040bddda03ebe61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIE_IO26REIE_MASK&#160;&#160;&#160;(0x04U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 wake-up interrupt enable register, HVIO2/HVIO6 rising edge interrupt enable macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01287">1287</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1c5b17fc040ad18e76c6e60efa51a5f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIE_IO26REIE_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01288">1288</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a340cbdd967e02ee7d258b890f967258d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIE_IO37FEIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a1806bc375d82f3a5a29020e920395229">UJA113X_BNWIE_IO37FEIE_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#abcac5ae90401a053c1f6cb25ae79b130">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#abcac5ae90401a053c1f6cb25ae79b130">										UJA113X_BNWIE_IO37FEIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a1806bc375d82f3a5a29020e920395229"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a1806bc375d82f3a5a29020e920395229">UJA113X_BNWIE_IO37FEIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNWIE_IO37FEIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01261">sbc_uja113x_map.h:1261</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_abcac5ae90401a053c1f6cb25ae79b130"><div class="ttname"><a href="sbc__uja113x__map_8h.html#abcac5ae90401a053c1f6cb25ae79b130">UJA113X_BNWIE_IO37FEIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIE_IO37FEIE_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt enable register, HVIO3/HVIO7 falling edge interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01260">sbc_uja113x_map.h:1260</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01262">1262</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="abcac5ae90401a053c1f6cb25ae79b130"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIE_IO37FEIE_MASK&#160;&#160;&#160;(0x20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 wake-up interrupt enable register, HVIO3/HVIO7 falling edge interrupt enable macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01260">1260</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1806bc375d82f3a5a29020e920395229"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIE_IO37FEIE_SHIFT&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01261">1261</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5b07173b19037491a1a24fbfdc505350"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIE_IO37REIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a6072009986cb99e6f03ab57ee1fdc7a1">UJA113X_BNWIE_IO37REIE_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a105e5e30dbd2451d369ac801e92f417e">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a105e5e30dbd2451d369ac801e92f417e">										UJA113X_BNWIE_IO37REIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a105e5e30dbd2451d369ac801e92f417e"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a105e5e30dbd2451d369ac801e92f417e">UJA113X_BNWIE_IO37REIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIE_IO37REIE_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt enable register, HVIO3/HVIO7 rising edge interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01269">sbc_uja113x_map.h:1269</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a6072009986cb99e6f03ab57ee1fdc7a1"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a6072009986cb99e6f03ab57ee1fdc7a1">UJA113X_BNWIE_IO37REIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNWIE_IO37REIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01270">sbc_uja113x_map.h:1270</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01271">1271</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a105e5e30dbd2451d369ac801e92f417e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIE_IO37REIE_MASK&#160;&#160;&#160;(0x10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 wake-up interrupt enable register, HVIO3/HVIO7 rising edge interrupt enable macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01269">1269</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6072009986cb99e6f03ab57ee1fdc7a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIE_IO37REIE_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01270">1270</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab8de47a010e216d9291ed501279d3ea4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIE_IO48FEIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a14af976a0168e7fd9fd02b2c9006e86d">UJA113X_BNWIE_IO48FEIE_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a9a05788ce5939d957a60887436674d0f">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a9a05788ce5939d957a60887436674d0f">										UJA113X_BNWIE_IO48FEIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a9a05788ce5939d957a60887436674d0f"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a9a05788ce5939d957a60887436674d0f">UJA113X_BNWIE_IO48FEIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIE_IO48FEIE_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt enable register, HVIO4/HVIO8 falling edge interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01242">sbc_uja113x_map.h:1242</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a14af976a0168e7fd9fd02b2c9006e86d"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a14af976a0168e7fd9fd02b2c9006e86d">UJA113X_BNWIE_IO48FEIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNWIE_IO48FEIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01243">sbc_uja113x_map.h:1243</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01244">1244</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9a05788ce5939d957a60887436674d0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIE_IO48FEIE_MASK&#160;&#160;&#160;(0x80U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 wake-up interrupt enable register, HVIO4/HVIO8 falling edge interrupt enable macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01242">1242</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a14af976a0168e7fd9fd02b2c9006e86d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIE_IO48FEIE_SHIFT&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01243">1243</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a170e302a528edc151126f98e2586636e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIE_IO48REIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a528a23c288fd77d41127e5aed5f7ff0d">UJA113X_BNWIE_IO48REIE_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#acc4ab569422814b5aeef8188c3fa07ef">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#acc4ab569422814b5aeef8188c3fa07ef">										UJA113X_BNWIE_IO48REIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_acc4ab569422814b5aeef8188c3fa07ef"><div class="ttname"><a href="sbc__uja113x__map_8h.html#acc4ab569422814b5aeef8188c3fa07ef">UJA113X_BNWIE_IO48REIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIE_IO48REIE_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt enable register, HVIO4/HVIO8 rising edge interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01251">sbc_uja113x_map.h:1251</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a528a23c288fd77d41127e5aed5f7ff0d"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a528a23c288fd77d41127e5aed5f7ff0d">UJA113X_BNWIE_IO48REIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNWIE_IO48REIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01252">sbc_uja113x_map.h:1252</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01253">1253</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="acc4ab569422814b5aeef8188c3fa07ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIE_IO48REIE_MASK&#160;&#160;&#160;(0x40U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 wake-up interrupt enable register, HVIO4/HVIO8 rising edge interrupt enable macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01251">1251</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a528a23c288fd77d41127e5aed5f7ff0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIE_IO48REIE_SHIFT&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01252">1252</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a197734d2abb50b14d27a1d1f0cd695ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIE_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="sbc__uja113x__map_8h.html#a9a05788ce5939d957a60887436674d0f">UJA113X_BNWIE_IO48FEIE_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#acc4ab569422814b5aeef8188c3fa07ef">UJA113X_BNWIE_IO48REIE_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#abcac5ae90401a053c1f6cb25ae79b130">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#abcac5ae90401a053c1f6cb25ae79b130">										UJA113X_BNWIE_IO37FEIE_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a105e5e30dbd2451d369ac801e92f417e">UJA113X_BNWIE_IO37REIE_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#af42992f442164898211594914bb83945">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#af42992f442164898211594914bb83945">										UJA113X_BNWIE_IO26FEIE_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#abd7d6012fe305d2d4040bddda03ebe61">UJA113X_BNWIE_IO26REIE_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a2dbd597999e76db9e67b521394d7609a">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a2dbd597999e76db9e67b521394d7609a">										UJA113X_BNWIE_IO15FEIE_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a7e0f0e267ff07c9025192ba4b69d4067">UJA113X_BNWIE_IO15REIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a105e5e30dbd2451d369ac801e92f417e"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a105e5e30dbd2451d369ac801e92f417e">UJA113X_BNWIE_IO37REIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIE_IO37REIE_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt enable register, HVIO3/HVIO7 rising edge interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01269">sbc_uja113x_map.h:1269</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a7e0f0e267ff07c9025192ba4b69d4067"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a7e0f0e267ff07c9025192ba4b69d4067">UJA113X_BNWIE_IO15REIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIE_IO15REIE_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt enable register, HVIO1/HVIO5 rising edge interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01305">sbc_uja113x_map.h:1305</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a9a05788ce5939d957a60887436674d0f"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a9a05788ce5939d957a60887436674d0f">UJA113X_BNWIE_IO48FEIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIE_IO48FEIE_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt enable register, HVIO4/HVIO8 falling edge interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01242">sbc_uja113x_map.h:1242</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_acc4ab569422814b5aeef8188c3fa07ef"><div class="ttname"><a href="sbc__uja113x__map_8h.html#acc4ab569422814b5aeef8188c3fa07ef">UJA113X_BNWIE_IO48REIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIE_IO48REIE_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt enable register, HVIO4/HVIO8 rising edge interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01251">sbc_uja113x_map.h:1251</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a2dbd597999e76db9e67b521394d7609a"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a2dbd597999e76db9e67b521394d7609a">UJA113X_BNWIE_IO15FEIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIE_IO15FEIE_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt enable register, HVIO1/HVIO5 falling edge interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01296">sbc_uja113x_map.h:1296</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_abd7d6012fe305d2d4040bddda03ebe61"><div class="ttname"><a href="sbc__uja113x__map_8h.html#abd7d6012fe305d2d4040bddda03ebe61">UJA113X_BNWIE_IO26REIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIE_IO26REIE_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt enable register, HVIO2/HVIO6 rising edge interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01287">sbc_uja113x_map.h:1287</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_af42992f442164898211594914bb83945"><div class="ttname"><a href="sbc__uja113x__map_8h.html#af42992f442164898211594914bb83945">UJA113X_BNWIE_IO26FEIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIE_IO26FEIE_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt enable register, HVIO2/HVIO6 falling edge interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01278">sbc_uja113x_map.h:1278</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_abcac5ae90401a053c1f6cb25ae79b130"><div class="ttname"><a href="sbc__uja113x__map_8h.html#abcac5ae90401a053c1f6cb25ae79b130">UJA113X_BNWIE_IO37FEIE_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIE_IO37FEIE_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt enable register, HVIO3/HVIO7 falling edge interrupt enable macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01260">sbc_uja113x_map.h:1260</a></div></div>
</div><!-- fragment -->
<p>Bank 0 and 1 wake-up interrupt enable register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01313">1313</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7a502a69796ab22cb10a15780c4b7378"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIE_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01317">1317</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a22c6384d3221d95733dba55514798a5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a2f93d69a26c019a7689564477a31ab93">UJA113X_BNWIS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a0833a52561f9a6d71d43caa63a83bfdf">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a0833a52561f9a6d71d43caa63a83bfdf">										UJA113X_BNWIS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a0833a52561f9a6d71d43caa63a83bfdf"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a0833a52561f9a6d71d43caa63a83bfdf">UJA113X_BNWIS_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIS_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt status register macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01920">sbc_uja113x_map.h:1920</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a2f93d69a26c019a7689564477a31ab93"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a2f93d69a26c019a7689564477a31ab93">UJA113X_BNWIS_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNWIS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01924">sbc_uja113x_map.h:1924</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01925">1925</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="abd9ab826a02e8f610d239960c045272f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIS_IO15FEI_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a815861e4405e41a08d720e19d6b6480a">UJA113X_BNWIS_IO15FEI_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#af39e08e6be384667e3ba719b1adee883">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#af39e08e6be384667e3ba719b1adee883">										UJA113X_BNWIS_IO15FEI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_af39e08e6be384667e3ba719b1adee883"><div class="ttname"><a href="sbc__uja113x__map_8h.html#af39e08e6be384667e3ba719b1adee883">UJA113X_BNWIS_IO15FEI_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIS_IO15FEI_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt status register, HVIO1/HVIO5 falling edge interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01903">sbc_uja113x_map.h:1903</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a815861e4405e41a08d720e19d6b6480a"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a815861e4405e41a08d720e19d6b6480a">UJA113X_BNWIS_IO15FEI_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNWIS_IO15FEI_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01904">sbc_uja113x_map.h:1904</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01905">1905</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="af39e08e6be384667e3ba719b1adee883"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIS_IO15FEI_MASK&#160;&#160;&#160;(0x02U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 wake-up interrupt status register, HVIO1/HVIO5 falling edge interrupt status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01903">1903</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a815861e4405e41a08d720e19d6b6480a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIS_IO15FEI_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01904">1904</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8e0d3bf36f700dd7c08fcafa8c41b4a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIS_IO15REI_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a81c2fbecaeb727733c6f0e5c4973cdca">UJA113X_BNWIS_IO15REI_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a57e08fbc766827a662b22771dd79f34d">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a57e08fbc766827a662b22771dd79f34d">										UJA113X_BNWIS_IO15REI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a57e08fbc766827a662b22771dd79f34d"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a57e08fbc766827a662b22771dd79f34d">UJA113X_BNWIS_IO15REI_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIS_IO15REI_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt status register, HVIO1/HVIO5 rising edge interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01912">sbc_uja113x_map.h:1912</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a81c2fbecaeb727733c6f0e5c4973cdca"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a81c2fbecaeb727733c6f0e5c4973cdca">UJA113X_BNWIS_IO15REI_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNWIS_IO15REI_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01913">sbc_uja113x_map.h:1913</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01914">1914</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a57e08fbc766827a662b22771dd79f34d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIS_IO15REI_MASK&#160;&#160;&#160;(0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 wake-up interrupt status register, HVIO1/HVIO5 rising edge interrupt status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01912">1912</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a81c2fbecaeb727733c6f0e5c4973cdca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIS_IO15REI_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01913">1913</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="abc30aeb3692528d73ad79b29fb813377"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIS_IO26FEI_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ad674930c74fb804029c146f2a957343c">UJA113X_BNWIS_IO26FEI_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#ae3ce3e9e526f167b70ebd0cf1e4f1d90">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#ae3ce3e9e526f167b70ebd0cf1e4f1d90">										UJA113X_BNWIS_IO26FEI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ad674930c74fb804029c146f2a957343c"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ad674930c74fb804029c146f2a957343c">UJA113X_BNWIS_IO26FEI_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNWIS_IO26FEI_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01886">sbc_uja113x_map.h:1886</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ae3ce3e9e526f167b70ebd0cf1e4f1d90"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ae3ce3e9e526f167b70ebd0cf1e4f1d90">UJA113X_BNWIS_IO26FEI_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIS_IO26FEI_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt status register, HVIO2/HVIO6 falling edge interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01885">sbc_uja113x_map.h:1885</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01887">1887</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae3ce3e9e526f167b70ebd0cf1e4f1d90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIS_IO26FEI_MASK&#160;&#160;&#160;(0x08U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 wake-up interrupt status register, HVIO2/HVIO6 falling edge interrupt status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01885">1885</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad674930c74fb804029c146f2a957343c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIS_IO26FEI_SHIFT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01886">1886</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a34b89fa6dc228a36ff267ec4f0637a2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIS_IO26REI_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a02fb8f666a3f4170cadf5435c408559f">UJA113X_BNWIS_IO26REI_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a7f221fbda60c37eaaaf990ad9ed1a2f8">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a7f221fbda60c37eaaaf990ad9ed1a2f8">										UJA113X_BNWIS_IO26REI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a02fb8f666a3f4170cadf5435c408559f"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a02fb8f666a3f4170cadf5435c408559f">UJA113X_BNWIS_IO26REI_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNWIS_IO26REI_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01895">sbc_uja113x_map.h:1895</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a7f221fbda60c37eaaaf990ad9ed1a2f8"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a7f221fbda60c37eaaaf990ad9ed1a2f8">UJA113X_BNWIS_IO26REI_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIS_IO26REI_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt status register, HVIO2/HVIO6 rising edge interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01894">sbc_uja113x_map.h:1894</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01896">1896</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7f221fbda60c37eaaaf990ad9ed1a2f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIS_IO26REI_MASK&#160;&#160;&#160;(0x04U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 wake-up interrupt status register, HVIO2/HVIO6 rising edge interrupt status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01894">1894</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a02fb8f666a3f4170cadf5435c408559f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIS_IO26REI_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01895">1895</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0f22ccd6e7a72cc62a9082e7b9f9e5ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIS_IO37FEI_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#aa4ac28dc1dd4e3279f1dcbc7b0e2ba03">UJA113X_BNWIS_IO37FEI_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a1a05d8758dc2113c0567f47e88ea4c56">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a1a05d8758dc2113c0567f47e88ea4c56">										UJA113X_BNWIS_IO37FEI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a1a05d8758dc2113c0567f47e88ea4c56"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a1a05d8758dc2113c0567f47e88ea4c56">UJA113X_BNWIS_IO37FEI_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIS_IO37FEI_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt status register, HVIO3/HVIO7 falling edge interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01867">sbc_uja113x_map.h:1867</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aa4ac28dc1dd4e3279f1dcbc7b0e2ba03"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aa4ac28dc1dd4e3279f1dcbc7b0e2ba03">UJA113X_BNWIS_IO37FEI_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNWIS_IO37FEI_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01868">sbc_uja113x_map.h:1868</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01869">1869</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1a05d8758dc2113c0567f47e88ea4c56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIS_IO37FEI_MASK&#160;&#160;&#160;(0x20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 wake-up interrupt status register, HVIO3/HVIO7 falling edge interrupt status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01867">1867</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa4ac28dc1dd4e3279f1dcbc7b0e2ba03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIS_IO37FEI_SHIFT&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01868">1868</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa1fce9bbadaab0cbf0f1ed94c34eb51e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIS_IO37REI_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a4ee905e449264ca01343ed4922dc166d">UJA113X_BNWIS_IO37REI_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a4bac89965673ab85460351c90f0c9a33">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a4bac89965673ab85460351c90f0c9a33">										UJA113X_BNWIS_IO37REI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a4bac89965673ab85460351c90f0c9a33"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a4bac89965673ab85460351c90f0c9a33">UJA113X_BNWIS_IO37REI_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIS_IO37REI_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt status register, HVIO3/HVIO7 rising edge interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01876">sbc_uja113x_map.h:1876</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a4ee905e449264ca01343ed4922dc166d"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a4ee905e449264ca01343ed4922dc166d">UJA113X_BNWIS_IO37REI_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNWIS_IO37REI_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01877">sbc_uja113x_map.h:1877</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01878">1878</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4bac89965673ab85460351c90f0c9a33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIS_IO37REI_MASK&#160;&#160;&#160;(0x10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 wake-up interrupt status register, HVIO3/HVIO7 rising edge interrupt status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01876">1876</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4ee905e449264ca01343ed4922dc166d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIS_IO37REI_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01877">1877</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a42651e918d9b4c8415b2c93953a5f7b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIS_IO48FEI_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a73645b0bf7668965d6e0a5030954bae4">UJA113X_BNWIS_IO48FEI_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a244cb39c783a45b2a8d4a6f9826011d3">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a244cb39c783a45b2a8d4a6f9826011d3">										UJA113X_BNWIS_IO48FEI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a244cb39c783a45b2a8d4a6f9826011d3"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a244cb39c783a45b2a8d4a6f9826011d3">UJA113X_BNWIS_IO48FEI_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIS_IO48FEI_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt status register, HVIO4/HVIO8 falling edge interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01849">sbc_uja113x_map.h:1849</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a73645b0bf7668965d6e0a5030954bae4"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a73645b0bf7668965d6e0a5030954bae4">UJA113X_BNWIS_IO48FEI_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNWIS_IO48FEI_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01850">sbc_uja113x_map.h:1850</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01851">1851</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a244cb39c783a45b2a8d4a6f9826011d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIS_IO48FEI_MASK&#160;&#160;&#160;(0x80U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 wake-up interrupt status register, HVIO4/HVIO8 falling edge interrupt status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01849">1849</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a73645b0bf7668965d6e0a5030954bae4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIS_IO48FEI_SHIFT&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01850">1850</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a08dede4c53fb1c0149b72f16d4e90959"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIS_IO48REI_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#abf067f9f174639aeaf9352da20627e4f">UJA113X_BNWIS_IO48REI_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#ab44319226f1a4d66623cf8ade4b16f96">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#ab44319226f1a4d66623cf8ade4b16f96">										UJA113X_BNWIS_IO48REI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ab44319226f1a4d66623cf8ade4b16f96"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ab44319226f1a4d66623cf8ade4b16f96">UJA113X_BNWIS_IO48REI_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIS_IO48REI_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt status register, HVIO4/HVIO8 rising edge interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01858">sbc_uja113x_map.h:1858</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_abf067f9f174639aeaf9352da20627e4f"><div class="ttname"><a href="sbc__uja113x__map_8h.html#abf067f9f174639aeaf9352da20627e4f">UJA113X_BNWIS_IO48REI_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNWIS_IO48REI_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01859">sbc_uja113x_map.h:1859</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01860">1860</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab44319226f1a4d66623cf8ade4b16f96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIS_IO48REI_MASK&#160;&#160;&#160;(0x40U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 wake-up interrupt status register, HVIO4/HVIO8 rising edge interrupt status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01858">1858</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="abf067f9f174639aeaf9352da20627e4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIS_IO48REI_SHIFT&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01859">1859</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0833a52561f9a6d71d43caa63a83bfdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIS_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="sbc__uja113x__map_8h.html#a244cb39c783a45b2a8d4a6f9826011d3">UJA113X_BNWIS_IO48FEI_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#ab44319226f1a4d66623cf8ade4b16f96">UJA113X_BNWIS_IO48REI_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a1a05d8758dc2113c0567f47e88ea4c56">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a1a05d8758dc2113c0567f47e88ea4c56">										UJA113X_BNWIS_IO37FEI_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a4bac89965673ab85460351c90f0c9a33">UJA113X_BNWIS_IO37REI_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#ae3ce3e9e526f167b70ebd0cf1e4f1d90">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#ae3ce3e9e526f167b70ebd0cf1e4f1d90">										UJA113X_BNWIS_IO26FEI_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a7f221fbda60c37eaaaf990ad9ed1a2f8">UJA113X_BNWIS_IO26REI_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#af39e08e6be384667e3ba719b1adee883">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#af39e08e6be384667e3ba719b1adee883">										UJA113X_BNWIS_IO15FEI_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a57e08fbc766827a662b22771dd79f34d">UJA113X_BNWIS_IO15REI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a57e08fbc766827a662b22771dd79f34d"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a57e08fbc766827a662b22771dd79f34d">UJA113X_BNWIS_IO15REI_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIS_IO15REI_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt status register, HVIO1/HVIO5 rising edge interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01912">sbc_uja113x_map.h:1912</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ab44319226f1a4d66623cf8ade4b16f96"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ab44319226f1a4d66623cf8ade4b16f96">UJA113X_BNWIS_IO48REI_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIS_IO48REI_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt status register, HVIO4/HVIO8 rising edge interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01858">sbc_uja113x_map.h:1858</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a7f221fbda60c37eaaaf990ad9ed1a2f8"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a7f221fbda60c37eaaaf990ad9ed1a2f8">UJA113X_BNWIS_IO26REI_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIS_IO26REI_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt status register, HVIO2/HVIO6 rising edge interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01894">sbc_uja113x_map.h:1894</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a4bac89965673ab85460351c90f0c9a33"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a4bac89965673ab85460351c90f0c9a33">UJA113X_BNWIS_IO37REI_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIS_IO37REI_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt status register, HVIO3/HVIO7 rising edge interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01876">sbc_uja113x_map.h:1876</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_af39e08e6be384667e3ba719b1adee883"><div class="ttname"><a href="sbc__uja113x__map_8h.html#af39e08e6be384667e3ba719b1adee883">UJA113X_BNWIS_IO15FEI_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIS_IO15FEI_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt status register, HVIO1/HVIO5 falling edge interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01903">sbc_uja113x_map.h:1903</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a244cb39c783a45b2a8d4a6f9826011d3"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a244cb39c783a45b2a8d4a6f9826011d3">UJA113X_BNWIS_IO48FEI_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIS_IO48FEI_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt status register, HVIO4/HVIO8 falling edge interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01849">sbc_uja113x_map.h:1849</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ae3ce3e9e526f167b70ebd0cf1e4f1d90"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ae3ce3e9e526f167b70ebd0cf1e4f1d90">UJA113X_BNWIS_IO26FEI_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIS_IO26FEI_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt status register, HVIO2/HVIO6 falling edge interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01885">sbc_uja113x_map.h:1885</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a1a05d8758dc2113c0567f47e88ea4c56"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a1a05d8758dc2113c0567f47e88ea4c56">UJA113X_BNWIS_IO37FEI_MASK</a></div><div class="ttdeci">#define UJA113X_BNWIS_IO37FEI_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up interrupt status register, HVIO3/HVIO7 falling edge interrupt status macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01867">sbc_uja113x_map.h:1867</a></div></div>
</div><!-- fragment -->
<p>Bank 0 and 1 wake-up interrupt status register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01920">1920</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2f93d69a26c019a7689564477a31ab93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWIS_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01924">1924</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a597a1294a24c9c51fac3862ef1ca8aac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a5abfd6457ffbf4c0d072829f5ba5dd83">UJA113X_BNWS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#aaa34966d7101a8415117c61f08c1a671">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#aaa34966d7101a8415117c61f08c1a671">										UJA113X_BNWS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aaa34966d7101a8415117c61f08c1a671"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aaa34966d7101a8415117c61f08c1a671">UJA113X_BNWS_MASK</a></div><div class="ttdeci">#define UJA113X_BNWS_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up status register macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01182">sbc_uja113x_map.h:1182</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a5abfd6457ffbf4c0d072829f5ba5dd83"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a5abfd6457ffbf4c0d072829f5ba5dd83">UJA113X_BNWS_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNWS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01184">sbc_uja113x_map.h:1184</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01185">1185</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a82c6c8b238ed96c8c02b632d51458e32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWS_IO15WLS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a02cf25af1d4b2afa386316c92e033afe">UJA113X_BNWS_IO15WLS_MASK</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a890f966141cffd02cb46d1f0d4297dac">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a890f966141cffd02cb46d1f0d4297dac">										UJA113X_BNWS_IO15WLS_SHIFT</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a02cf25af1d4b2afa386316c92e033afe"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a02cf25af1d4b2afa386316c92e033afe">UJA113X_BNWS_IO15WLS_MASK</a></div><div class="ttdeci">#define UJA113X_BNWS_IO15WLS_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up status register, status of input voltage on HVIO1/HVIO5 macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01174">sbc_uja113x_map.h:1174</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a890f966141cffd02cb46d1f0d4297dac"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a890f966141cffd02cb46d1f0d4297dac">UJA113X_BNWS_IO15WLS_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNWS_IO15WLS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01175">sbc_uja113x_map.h:1175</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01176">1176</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a02cf25af1d4b2afa386316c92e033afe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWS_IO15WLS_MASK&#160;&#160;&#160;(0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 wake-up status register, status of input voltage on HVIO1/HVIO5 macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01174">1174</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a890f966141cffd02cb46d1f0d4297dac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWS_IO15WLS_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01175">1175</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6e9f4dfce68a5b7ca8efc25154f4069e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWS_IO26WLS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a704e1a3148b1792c1441d4f530100cdf">UJA113X_BNWS_IO26WLS_MASK</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a08cc1ea098782f03505d8bcffe5dac71">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a08cc1ea098782f03505d8bcffe5dac71">										UJA113X_BNWS_IO26WLS_SHIFT</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a704e1a3148b1792c1441d4f530100cdf"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a704e1a3148b1792c1441d4f530100cdf">UJA113X_BNWS_IO26WLS_MASK</a></div><div class="ttdeci">#define UJA113X_BNWS_IO26WLS_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up status register, status of input voltage on HVIO2/HVIO6 macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01165">sbc_uja113x_map.h:1165</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a08cc1ea098782f03505d8bcffe5dac71"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a08cc1ea098782f03505d8bcffe5dac71">UJA113X_BNWS_IO26WLS_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNWS_IO26WLS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01166">sbc_uja113x_map.h:1166</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01167">1167</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a704e1a3148b1792c1441d4f530100cdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWS_IO26WLS_MASK&#160;&#160;&#160;(0x02U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 wake-up status register, status of input voltage on HVIO2/HVIO6 macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01165">1165</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a08cc1ea098782f03505d8bcffe5dac71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWS_IO26WLS_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01166">1166</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="af917bc6f9e5133c3ecbf0c17e21d8e56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWS_IO37WLS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a0c61e87048146adaf2b8b60cef57952b">UJA113X_BNWS_IO37WLS_MASK</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a2f9b52ec0bb53b375d250b77f895feaa">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a2f9b52ec0bb53b375d250b77f895feaa">										UJA113X_BNWS_IO37WLS_SHIFT</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a0c61e87048146adaf2b8b60cef57952b"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a0c61e87048146adaf2b8b60cef57952b">UJA113X_BNWS_IO37WLS_MASK</a></div><div class="ttdeci">#define UJA113X_BNWS_IO37WLS_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up status register, status of input voltage on HVIO3/HVIO7 macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01156">sbc_uja113x_map.h:1156</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a2f9b52ec0bb53b375d250b77f895feaa"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a2f9b52ec0bb53b375d250b77f895feaa">UJA113X_BNWS_IO37WLS_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNWS_IO37WLS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01157">sbc_uja113x_map.h:1157</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01158">1158</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0c61e87048146adaf2b8b60cef57952b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWS_IO37WLS_MASK&#160;&#160;&#160;(0x04U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 wake-up status register, status of input voltage on HVIO3/HVIO7 macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01156">1156</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2f9b52ec0bb53b375d250b77f895feaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWS_IO37WLS_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01157">1157</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab67c5f4e36fc8c22e55bb436d304d7c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWS_IO48WLS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a9b940c8dfb6a67fcc7801b1066285831">UJA113X_BNWS_IO48WLS_MASK</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a4aa53cb3a04393a2531cc8e4566fa9ee">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a4aa53cb3a04393a2531cc8e4566fa9ee">										UJA113X_BNWS_IO48WLS_SHIFT</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a9b940c8dfb6a67fcc7801b1066285831"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a9b940c8dfb6a67fcc7801b1066285831">UJA113X_BNWS_IO48WLS_MASK</a></div><div class="ttdeci">#define UJA113X_BNWS_IO48WLS_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up status register, status of input voltage on HVIO4/HVIO8 macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01147">sbc_uja113x_map.h:1147</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a4aa53cb3a04393a2531cc8e4566fa9ee"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a4aa53cb3a04393a2531cc8e4566fa9ee">UJA113X_BNWS_IO48WLS_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNWS_IO48WLS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01148">sbc_uja113x_map.h:1148</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01149">1149</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9b940c8dfb6a67fcc7801b1066285831"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWS_IO48WLS_MASK&#160;&#160;&#160;(0x08U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 wake-up status register, status of input voltage on HVIO4/HVIO8 macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01147">1147</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4aa53cb3a04393a2531cc8e4566fa9ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWS_IO48WLS_SHIFT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01148">1148</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaa34966d7101a8415117c61f08c1a671"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWS_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="sbc__uja113x__map_8h.html#a9b940c8dfb6a67fcc7801b1066285831">UJA113X_BNWS_IO48WLS_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a0c61e87048146adaf2b8b60cef57952b">UJA113X_BNWS_IO37WLS_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a704e1a3148b1792c1441d4f530100cdf">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a704e1a3148b1792c1441d4f530100cdf">										UJA113X_BNWS_IO26WLS_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a02cf25af1d4b2afa386316c92e033afe">UJA113X_BNWS_IO15WLS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a0c61e87048146adaf2b8b60cef57952b"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a0c61e87048146adaf2b8b60cef57952b">UJA113X_BNWS_IO37WLS_MASK</a></div><div class="ttdeci">#define UJA113X_BNWS_IO37WLS_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up status register, status of input voltage on HVIO3/HVIO7 macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01156">sbc_uja113x_map.h:1156</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a704e1a3148b1792c1441d4f530100cdf"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a704e1a3148b1792c1441d4f530100cdf">UJA113X_BNWS_IO26WLS_MASK</a></div><div class="ttdeci">#define UJA113X_BNWS_IO26WLS_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up status register, status of input voltage on HVIO2/HVIO6 macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01165">sbc_uja113x_map.h:1165</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a9b940c8dfb6a67fcc7801b1066285831"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a9b940c8dfb6a67fcc7801b1066285831">UJA113X_BNWS_IO48WLS_MASK</a></div><div class="ttdeci">#define UJA113X_BNWS_IO48WLS_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up status register, status of input voltage on HVIO4/HVIO8 macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01147">sbc_uja113x_map.h:1147</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a02cf25af1d4b2afa386316c92e033afe"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a02cf25af1d4b2afa386316c92e033afe">UJA113X_BNWS_IO15WLS_MASK</a></div><div class="ttdeci">#define UJA113X_BNWS_IO15WLS_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up status register, status of input voltage on HVIO1/HVIO5 macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01174">sbc_uja113x_map.h:1174</a></div></div>
</div><!-- fragment -->
<p>Bank 0 and 1 wake-up status register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01182">1182</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5abfd6457ffbf4c0d072829f5ba5dd83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWS_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01184">1184</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a950996f01e9205dc7af0bc0f12b664d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWTC_BNWTC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a5220d2d58e101c9189fcad804154e65d">UJA113X_BNWTC_BNWTC_MASK</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a69c1d5b72c96adceb0c9ca3849424049">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a69c1d5b72c96adceb0c9ca3849424049">										UJA113X_BNWTC_BNWTC_SHIFT</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a5220d2d58e101c9189fcad804154e65d"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a5220d2d58e101c9189fcad804154e65d">UJA113X_BNWTC_BNWTC_MASK</a></div><div class="ttdeci">#define UJA113X_BNWTC_BNWTC_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up threshold control register, wake-up threshold configuration macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01126">sbc_uja113x_map.h:1126</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a69c1d5b72c96adceb0c9ca3849424049"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a69c1d5b72c96adceb0c9ca3849424049">UJA113X_BNWTC_BNWTC_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNWTC_BNWTC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01127">sbc_uja113x_map.h:1127</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01128">1128</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5220d2d58e101c9189fcad804154e65d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWTC_BNWTC_MASK&#160;&#160;&#160;(0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 wake-up threshold control register, wake-up threshold configuration macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01126">1126</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a69c1d5b72c96adceb0c9ca3849424049"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWTC_BNWTC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01127">1127</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5de3e53abce732bc9590367796e5629c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWTC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ad3cfb28fcf9762620daa98bbf388892a">UJA113X_BNWTC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#ab060596face5d4fddf6092f302bb2168">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#ab060596face5d4fddf6092f302bb2168">										UJA113X_BNWTC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ab060596face5d4fddf6092f302bb2168"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ab060596face5d4fddf6092f302bb2168">UJA113X_BNWTC_MASK</a></div><div class="ttdeci">#define UJA113X_BNWTC_MASK</div><div class="ttdoc">Bank 0 and 1 wake-up threshold control register macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01134">sbc_uja113x_map.h:1134</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ad3cfb28fcf9762620daa98bbf388892a"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ad3cfb28fcf9762620daa98bbf388892a">UJA113X_BNWTC_SHIFT</a></div><div class="ttdeci">#define UJA113X_BNWTC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01135">sbc_uja113x_map.h:1135</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01136">1136</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab060596face5d4fddf6092f302bb2168"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWTC_MASK&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#a5220d2d58e101c9189fcad804154e65d">UJA113X_BNWTC_BNWTC_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bank 0 and 1 wake-up threshold control register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01134">1134</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad3cfb28fcf9762620daa98bbf388892a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_BNWTC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01135">1135</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a97e14e6ef7b30b3e0b6b9098055cb24f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_CANC_CFDC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#aedb436657c805abc8213f73ee1a4afa7">UJA113X_CANC_CFDC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a3919fc045ed74ac7067b33c7bd91aa2d">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a3919fc045ed74ac7067b33c7bd91aa2d">										UJA113X_CANC_CFDC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a3919fc045ed74ac7067b33c7bd91aa2d"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a3919fc045ed74ac7067b33c7bd91aa2d">UJA113X_CANC_CFDC_MASK</a></div><div class="ttdeci">#define UJA113X_CANC_CFDC_MASK</div><div class="ttdoc">CAN control register, CAN FD control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00695">sbc_uja113x_map.h:695</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aedb436657c805abc8213f73ee1a4afa7"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aedb436657c805abc8213f73ee1a4afa7">UJA113X_CANC_CFDC_SHIFT</a></div><div class="ttdeci">#define UJA113X_CANC_CFDC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00696">sbc_uja113x_map.h:696</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00697">697</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3919fc045ed74ac7067b33c7bd91aa2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_CANC_CFDC_MASK&#160;&#160;&#160;(0x40U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN control register, CAN FD control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00695">695</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aedb436657c805abc8213f73ee1a4afa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_CANC_CFDC_SHIFT&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00696">696</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a022b8e5cdf1e08461d2159874e857e41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_CANC_CMC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#adba0b9c190651beacee7da21426127cb">UJA113X_CANC_CMC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a8542394874292486a051c958023f2247">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a8542394874292486a051c958023f2247">										UJA113X_CANC_CMC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_adba0b9c190651beacee7da21426127cb"><div class="ttname"><a href="sbc__uja113x__map_8h.html#adba0b9c190651beacee7da21426127cb">UJA113X_CANC_CMC_SHIFT</a></div><div class="ttdeci">#define UJA113X_CANC_CMC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00728">sbc_uja113x_map.h:728</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a8542394874292486a051c958023f2247"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a8542394874292486a051c958023f2247">UJA113X_CANC_CMC_MASK</a></div><div class="ttdeci">#define UJA113X_CANC_CMC_MASK</div><div class="ttdoc">CAN control register, CAN transceiver operating mode selection macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00727">sbc_uja113x_map.h:727</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00729">729</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8542394874292486a051c958023f2247"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_CANC_CMC_MASK&#160;&#160;&#160;(0x03U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN control register, CAN transceiver operating mode selection macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00727">727</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="adba0b9c190651beacee7da21426127cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_CANC_CMC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00728">728</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac3015d621ef221c2e9baafe011b99162"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_CANC_CPNC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#aea38ed9db3567a46e38b9d9d4e330bba">UJA113X_CANC_CPNC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a30ccbf0c9f7817e70b9d2e1887ceaf56">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a30ccbf0c9f7817e70b9d2e1887ceaf56">										UJA113X_CANC_CPNC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a30ccbf0c9f7817e70b9d2e1887ceaf56"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a30ccbf0c9f7817e70b9d2e1887ceaf56">UJA113X_CANC_CPNC_MASK</a></div><div class="ttdeci">#define UJA113X_CANC_CPNC_MASK</div><div class="ttdoc">CAN control register, CAN partial networking control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00711">sbc_uja113x_map.h:711</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aea38ed9db3567a46e38b9d9d4e330bba"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aea38ed9db3567a46e38b9d9d4e330bba">UJA113X_CANC_CPNC_SHIFT</a></div><div class="ttdeci">#define UJA113X_CANC_CPNC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00712">sbc_uja113x_map.h:712</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00713">713</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a30ccbf0c9f7817e70b9d2e1887ceaf56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_CANC_CPNC_MASK&#160;&#160;&#160;(0x10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN control register, CAN partial networking control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00711">711</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aea38ed9db3567a46e38b9d9d4e330bba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_CANC_CPNC_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00712">712</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="afbb626dbc7dcbad600910b50c854c1e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_CANC_CSC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a4db6c5d15475456878776c4b2eec1887">UJA113X_CANC_CSC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a39b72c376045a2df1695702753561935">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a39b72c376045a2df1695702753561935">										UJA113X_CANC_CSC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a4db6c5d15475456878776c4b2eec1887"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a4db6c5d15475456878776c4b2eec1887">UJA113X_CANC_CSC_SHIFT</a></div><div class="ttdeci">#define UJA113X_CANC_CSC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00720">sbc_uja113x_map.h:720</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a39b72c376045a2df1695702753561935"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a39b72c376045a2df1695702753561935">UJA113X_CANC_CSC_MASK</a></div><div class="ttdeci">#define UJA113X_CANC_CSC_MASK</div><div class="ttdoc">CAN control register, CAN shut-down control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00719">sbc_uja113x_map.h:719</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00721">721</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a39b72c376045a2df1695702753561935"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_CANC_CSC_MASK&#160;&#160;&#160;(0x0CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN control register, CAN shut-down control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00719">719</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4db6c5d15475456878776c4b2eec1887"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_CANC_CSC_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00720">720</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4815db00013bb74242c2bd994f171c3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_CANC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a95f825c5f3927404e1d35ed87f6ede37">UJA113X_CANC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#af30e70adf80d651c6a76651de1ab98db">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#af30e70adf80d651c6a76651de1ab98db">										UJA113X_CANC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a95f825c5f3927404e1d35ed87f6ede37"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a95f825c5f3927404e1d35ed87f6ede37">UJA113X_CANC_SHIFT</a></div><div class="ttdeci">#define UJA113X_CANC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00738">sbc_uja113x_map.h:738</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_af30e70adf80d651c6a76651de1ab98db"><div class="ttname"><a href="sbc__uja113x__map_8h.html#af30e70adf80d651c6a76651de1ab98db">UJA113X_CANC_MASK</a></div><div class="ttdeci">#define UJA113X_CANC_MASK</div><div class="ttdoc">CAN control register macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00735">sbc_uja113x_map.h:735</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00739">739</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="af30e70adf80d651c6a76651de1ab98db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_CANC_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="sbc__uja113x__map_8h.html#a3919fc045ed74ac7067b33c7bd91aa2d">UJA113X_CANC_CFDC_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a995597dfe9d473965d64374b0601460c">UJA113X_CANC_PNCOK_MASK</a> | \</div>
<div class="line">                                        UJA113X_CANC_CPNC_MASK | <a class="code" href="sbc__uja113x__map_8h.html#a8542394874292486a051c958023f2247">UJA113X_CANC_CMC_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a39b72c376045a2df1695702753561935">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a39b72c376045a2df1695702753561935">										UJA113X_CANC_CSC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a3919fc045ed74ac7067b33c7bd91aa2d"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a3919fc045ed74ac7067b33c7bd91aa2d">UJA113X_CANC_CFDC_MASK</a></div><div class="ttdeci">#define UJA113X_CANC_CFDC_MASK</div><div class="ttdoc">CAN control register, CAN FD control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00695">sbc_uja113x_map.h:695</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a39b72c376045a2df1695702753561935"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a39b72c376045a2df1695702753561935">UJA113X_CANC_CSC_MASK</a></div><div class="ttdeci">#define UJA113X_CANC_CSC_MASK</div><div class="ttdoc">CAN control register, CAN shut-down control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00719">sbc_uja113x_map.h:719</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a995597dfe9d473965d64374b0601460c"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a995597dfe9d473965d64374b0601460c">UJA113X_CANC_PNCOK_MASK</a></div><div class="ttdeci">#define UJA113X_CANC_PNCOK_MASK</div><div class="ttdoc">CAN control register, CAN partial networking configuration OK macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00703">sbc_uja113x_map.h:703</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a8542394874292486a051c958023f2247"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a8542394874292486a051c958023f2247">UJA113X_CANC_CMC_MASK</a></div><div class="ttdeci">#define UJA113X_CANC_CMC_MASK</div><div class="ttdoc">CAN control register, CAN transceiver operating mode selection macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00727">sbc_uja113x_map.h:727</a></div></div>
</div><!-- fragment -->
<p>CAN control register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00735">735</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="af7de6d605239dac8dfe0809fc8881a33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_CANC_PNCOK_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a58a206471fb3bae8b951c19ad404e995">UJA113X_CANC_PNCOK_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a995597dfe9d473965d64374b0601460c">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a995597dfe9d473965d64374b0601460c">										UJA113X_CANC_PNCOK_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a995597dfe9d473965d64374b0601460c"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a995597dfe9d473965d64374b0601460c">UJA113X_CANC_PNCOK_MASK</a></div><div class="ttdeci">#define UJA113X_CANC_PNCOK_MASK</div><div class="ttdoc">CAN control register, CAN partial networking configuration OK macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00703">sbc_uja113x_map.h:703</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a58a206471fb3bae8b951c19ad404e995"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a58a206471fb3bae8b951c19ad404e995">UJA113X_CANC_PNCOK_SHIFT</a></div><div class="ttdeci">#define UJA113X_CANC_PNCOK_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00704">sbc_uja113x_map.h:704</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00705">705</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a995597dfe9d473965d64374b0601460c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_CANC_PNCOK_MASK&#160;&#160;&#160;(0x20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN control register, CAN partial networking configuration OK macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00703">703</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a58a206471fb3bae8b951c19ad404e995"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_CANC_PNCOK_SHIFT&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00704">704</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a95f825c5f3927404e1d35ed87f6ede37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_CANC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00738">738</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae639914544eed9357d95f6ea30648b1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_DMX_DM_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a6e2dcb1308c197f4b1362c4dc2794366">UJA113X_DMX_DM_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a0ef009e9290e7fed0a240942aab178d5">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a0ef009e9290e7fed0a240942aab178d5">										UJA113X_DMX_DM_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a6e2dcb1308c197f4b1362c4dc2794366"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a6e2dcb1308c197f4b1362c4dc2794366">UJA113X_DMX_DM_SHIFT</a></div><div class="ttdeci">#define UJA113X_DMX_DM_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02046">sbc_uja113x_map.h:2046</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a0ef009e9290e7fed0a240942aab178d5"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a0ef009e9290e7fed0a240942aab178d5">UJA113X_DMX_DM_MASK</a></div><div class="ttdeci">#define UJA113X_DMX_DM_MASK</div><div class="ttdoc">Data mask registers, data mask 0-7 configuration macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02045">sbc_uja113x_map.h:2045</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02047">2047</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0ef009e9290e7fed0a240942aab178d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_DMX_DM_MASK&#160;&#160;&#160;(0xFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data mask registers, data mask 0-7 configuration macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02045">2045</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6e2dcb1308c197f4b1362c4dc2794366"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_DMX_DM_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02046">2046</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a01244b3641096c3690e4a31b252b1370"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_DR_CDR_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a09d5c4cb5674cdf96ce7c8c5be3cdf59">UJA113X_DR_CDR_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a8b2ff36ec601f01297cfca3f46454501">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a8b2ff36ec601f01297cfca3f46454501">										UJA113X_DR_CDR_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a09d5c4cb5674cdf96ce7c8c5be3cdf59"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a09d5c4cb5674cdf96ce7c8c5be3cdf59">UJA113X_DR_CDR_SHIFT</a></div><div class="ttdeci">#define UJA113X_DR_CDR_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00927">sbc_uja113x_map.h:927</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a8b2ff36ec601f01297cfca3f46454501"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a8b2ff36ec601f01297cfca3f46454501">UJA113X_DR_CDR_MASK</a></div><div class="ttdeci">#define UJA113X_DR_CDR_MASK</div><div class="ttdoc">Data rate register, CAN data rate selection macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00926">sbc_uja113x_map.h:926</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00928">928</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8b2ff36ec601f01297cfca3f46454501"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_DR_CDR_MASK&#160;&#160;&#160;(0x07U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data rate register, CAN data rate selection macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00926">926</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a09d5c4cb5674cdf96ce7c8c5be3cdf59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_DR_CDR_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00927">927</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4ba9e36753b6c39d8b32c79d3bf706a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_DR_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a14ca0d65420a6d57edcd8ddf3de17927">UJA113X_DR_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a14ca0d65420a6d57edcd8ddf3de17927">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a14ca0d65420a6d57edcd8ddf3de17927">										UJA113X_DR_SHIFT</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a14ca0d65420a6d57edcd8ddf3de17927"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a14ca0d65420a6d57edcd8ddf3de17927">UJA113X_DR_SHIFT</a></div><div class="ttdeci">#define UJA113X_DR_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00935">sbc_uja113x_map.h:935</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00936">936</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3c7b4cb7dc3db8073f70825a7b0e395a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_DR_MASK&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#a8b2ff36ec601f01297cfca3f46454501">UJA113X_DR_CDR_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data rate register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00934">934</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a14ca0d65420a6d57edcd8ddf3de17927"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_DR_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00935">935</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3c35ca2627ec66ec0138b6726dd55fa6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_FC_DLC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a4316bdc546c5ffa54d25fcdd6f44ca8f">UJA113X_FC_DLC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a1cc9ff522dc168c5fd81422d8d749cd7">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a1cc9ff522dc168c5fd81422d8d749cd7">										UJA113X_FC_DLC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a1cc9ff522dc168c5fd81422d8d749cd7"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a1cc9ff522dc168c5fd81422d8d749cd7">UJA113X_FC_DLC_MASK</a></div><div class="ttdeci">#define UJA113X_FC_DLC_MASK</div><div class="ttdoc">Frame control register, number of data bytes expected in a CAN frame macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01064">sbc_uja113x_map.h:1064</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a4316bdc546c5ffa54d25fcdd6f44ca8f"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a4316bdc546c5ffa54d25fcdd6f44ca8f">UJA113X_FC_DLC_SHIFT</a></div><div class="ttdeci">#define UJA113X_FC_DLC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01065">sbc_uja113x_map.h:1065</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01066">1066</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1cc9ff522dc168c5fd81422d8d749cd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_FC_DLC_MASK&#160;&#160;&#160;(0x0FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame control register, number of data bytes expected in a CAN frame macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01064">1064</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4316bdc546c5ffa54d25fcdd6f44ca8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_FC_DLC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01065">1065</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a64c017357f88e47aac95fcb1f8bcebaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_FC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a117f47e254ad5f311a3310b61771c48f">UJA113X_FC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a7f230608f89d5f3406c4128709be4624">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a7f230608f89d5f3406c4128709be4624">										UJA113X_FC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a7f230608f89d5f3406c4128709be4624"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a7f230608f89d5f3406c4128709be4624">UJA113X_FC_MASK</a></div><div class="ttdeci">#define UJA113X_FC_MASK</div><div class="ttdoc">Frame control register macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01072">sbc_uja113x_map.h:1072</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a117f47e254ad5f311a3310b61771c48f"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a117f47e254ad5f311a3310b61771c48f">UJA113X_FC_SHIFT</a></div><div class="ttdeci">#define UJA113X_FC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01074">sbc_uja113x_map.h:1074</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01075">1075</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac9bb0aa06a8e4cb0d272bb41432ccee9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_FC_IDE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#aabbb3a152b584340612f288524312db8">UJA113X_FC_IDE_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#aa2abbb237c295f95d94b2f8eff3e2354">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#aa2abbb237c295f95d94b2f8eff3e2354">										UJA113X_FC_IDE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aabbb3a152b584340612f288524312db8"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aabbb3a152b584340612f288524312db8">UJA113X_FC_IDE_SHIFT</a></div><div class="ttdeci">#define UJA113X_FC_IDE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01049">sbc_uja113x_map.h:1049</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aa2abbb237c295f95d94b2f8eff3e2354"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aa2abbb237c295f95d94b2f8eff3e2354">UJA113X_FC_IDE_MASK</a></div><div class="ttdeci">#define UJA113X_FC_IDE_MASK</div><div class="ttdoc">Frame control register, identifier format macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01048">sbc_uja113x_map.h:1048</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01050">1050</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa2abbb237c295f95d94b2f8eff3e2354"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_FC_IDE_MASK&#160;&#160;&#160;(0x80U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame control register, identifier format macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01048">1048</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aabbb3a152b584340612f288524312db8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_FC_IDE_SHIFT&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01049">1049</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7f230608f89d5f3406c4128709be4624"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_FC_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="sbc__uja113x__map_8h.html#aa2abbb237c295f95d94b2f8eff3e2354">UJA113X_FC_IDE_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a11e9a30edda99bcc6e2c9ec08f05a33d">UJA113X_FC_PNDM_MASK</a> | \</div>
<div class="line">                                        UJA113X_FC_DLC_MASK)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a11e9a30edda99bcc6e2c9ec08f05a33d"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a11e9a30edda99bcc6e2c9ec08f05a33d">UJA113X_FC_PNDM_MASK</a></div><div class="ttdeci">#define UJA113X_FC_PNDM_MASK</div><div class="ttdoc">Frame control register, partial networking data mask macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01056">sbc_uja113x_map.h:1056</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aa2abbb237c295f95d94b2f8eff3e2354"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aa2abbb237c295f95d94b2f8eff3e2354">UJA113X_FC_IDE_MASK</a></div><div class="ttdeci">#define UJA113X_FC_IDE_MASK</div><div class="ttdoc">Frame control register, identifier format macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01048">sbc_uja113x_map.h:1048</a></div></div>
</div><!-- fragment -->
<p>Frame control register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01072">1072</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa76b8e26cde591fd77fe718d5490f8eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_FC_PNDM_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a95ca27ae0b462aef5b0e1d6e005d1cc8">UJA113X_FC_PNDM_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a11e9a30edda99bcc6e2c9ec08f05a33d">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a11e9a30edda99bcc6e2c9ec08f05a33d">										UJA113X_FC_PNDM_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a11e9a30edda99bcc6e2c9ec08f05a33d"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a11e9a30edda99bcc6e2c9ec08f05a33d">UJA113X_FC_PNDM_MASK</a></div><div class="ttdeci">#define UJA113X_FC_PNDM_MASK</div><div class="ttdoc">Frame control register, partial networking data mask macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01056">sbc_uja113x_map.h:1056</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a95ca27ae0b462aef5b0e1d6e005d1cc8"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a95ca27ae0b462aef5b0e1d6e005d1cc8">UJA113X_FC_PNDM_SHIFT</a></div><div class="ttdeci">#define UJA113X_FC_PNDM_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01057">sbc_uja113x_map.h:1057</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01058">1058</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a11e9a30edda99bcc6e2c9ec08f05a33d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_FC_PNDM_MASK&#160;&#160;&#160;(0x40U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame control register, partial networking data mask macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01056">1056</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a95ca27ae0b462aef5b0e1d6e005d1cc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_FC_PNDM_SHIFT&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01057">1057</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a117f47e254ad5f311a3310b61771c48f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_FC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01074">1074</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad325c0aafc5eae0d037583b3a08738e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_FSC_ENC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ae0ecc5015bd4d733fad40932f59927da">UJA113X_FSC_ENC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a4b8730ddcd0cadea5fe7685034e2964d">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a4b8730ddcd0cadea5fe7685034e2964d">										UJA113X_FSC_ENC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ae0ecc5015bd4d733fad40932f59927da"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ae0ecc5015bd4d733fad40932f59927da">UJA113X_FSC_ENC_SHIFT</a></div><div class="ttdeci">#define UJA113X_FSC_ENC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00194">sbc_uja113x_map.h:194</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a4b8730ddcd0cadea5fe7685034e2964d"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a4b8730ddcd0cadea5fe7685034e2964d">UJA113X_FSC_ENC_MASK</a></div><div class="ttdeci">#define UJA113X_FSC_ENC_MASK</div><div class="ttdoc">Fail-safe control register, EN output configuration macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00193">sbc_uja113x_map.h:193</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00195">195</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4b8730ddcd0cadea5fe7685034e2964d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_FSC_ENC_MASK&#160;&#160;&#160;(0x18U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fail-safe control register, EN output configuration macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00193">193</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae0ecc5015bd4d733fad40932f59927da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_FSC_ENC_SHIFT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00194">194</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aad6e599e9b25c49f3a2273f09b770592"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_FSC_ENDC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a1591126ce8ee59851f2c8ee7ece5569c">UJA113X_FSC_ENDC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a2054ab04785df2c4d73bebf1b3887878">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a2054ab04785df2c4d73bebf1b3887878">										UJA113X_FSC_ENDC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a1591126ce8ee59851f2c8ee7ece5569c"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a1591126ce8ee59851f2c8ee7ece5569c">UJA113X_FSC_ENDC_SHIFT</a></div><div class="ttdeci">#define UJA113X_FSC_ENDC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00186">sbc_uja113x_map.h:186</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a2054ab04785df2c4d73bebf1b3887878"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a2054ab04785df2c4d73bebf1b3887878">UJA113X_FSC_ENDC_MASK</a></div><div class="ttdeci">#define UJA113X_FSC_ENDC_MASK</div><div class="ttdoc">Fail-safe control register, EN high-side driver activation macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00185">sbc_uja113x_map.h:185</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00187">187</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2054ab04785df2c4d73bebf1b3887878"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_FSC_ENDC_MASK&#160;&#160;&#160;(0x20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fail-safe control register, EN high-side driver activation macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00185">185</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1591126ce8ee59851f2c8ee7ece5569c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_FSC_ENDC_SHIFT&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00186">186</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6eb443ba1d4e808b806179cae6fb51e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_FSC_ENSC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a1fb90301a749500bd1d44e55d09b247b">UJA113X_FSC_ENSC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#aa8477d1c36dfc3fab4a5f9820e67e642">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#aa8477d1c36dfc3fab4a5f9820e67e642">										UJA113X_FSC_ENSC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a1fb90301a749500bd1d44e55d09b247b"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a1fb90301a749500bd1d44e55d09b247b">UJA113X_FSC_ENSC_SHIFT</a></div><div class="ttdeci">#define UJA113X_FSC_ENSC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00178">sbc_uja113x_map.h:178</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aa8477d1c36dfc3fab4a5f9820e67e642"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aa8477d1c36dfc3fab4a5f9820e67e642">UJA113X_FSC_ENSC_MASK</a></div><div class="ttdeci">#define UJA113X_FSC_ENSC_MASK</div><div class="ttdoc">Fail-safe control register, EN shut-down control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00177">sbc_uja113x_map.h:177</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00179">179</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa8477d1c36dfc3fab4a5f9820e67e642"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_FSC_ENSC_MASK&#160;&#160;&#160;(0xC0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fail-safe control register, EN shut-down control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00177">177</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1fb90301a749500bd1d44e55d09b247b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_FSC_ENSC_SHIFT&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00178">178</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8e0f64ab1dcbe9c075a37b4dd8dc91b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_FSC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((uint8_t)((uint8_t)(x)&lt;&lt;UJA113X_FAIL_SAFE_SHIFT)&amp;UJA113X_FAIL_SAFE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00221">221</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="abfde3c7bdf2297e0505e2343f1e992cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_FSC_LHC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#acf2c76abea0268998c317c60d81d2ea4">UJA113X_FSC_LHC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a66c81d9022e7f5d70c05fbbf6b0a6dc7">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a66c81d9022e7f5d70c05fbbf6b0a6dc7">										UJA113X_FSC_LHC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_acf2c76abea0268998c317c60d81d2ea4"><div class="ttname"><a href="sbc__uja113x__map_8h.html#acf2c76abea0268998c317c60d81d2ea4">UJA113X_FSC_LHC_SHIFT</a></div><div class="ttdeci">#define UJA113X_FSC_LHC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00202">sbc_uja113x_map.h:202</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a66c81d9022e7f5d70c05fbbf6b0a6dc7"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a66c81d9022e7f5d70c05fbbf6b0a6dc7">UJA113X_FSC_LHC_MASK</a></div><div class="ttdeci">#define UJA113X_FSC_LHC_MASK</div><div class="ttdoc">Fail-safe control register, LIMP home control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00201">sbc_uja113x_map.h:201</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00203">203</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a66c81d9022e7f5d70c05fbbf6b0a6dc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_FSC_LHC_MASK&#160;&#160;&#160;(0x04U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fail-safe control register, LIMP home control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00201">201</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="acf2c76abea0268998c317c60d81d2ea4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_FSC_LHC_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00202">202</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a364205b666e6f2f5bd3920c2fd9fdc84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_FSC_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="sbc__uja113x__map_8h.html#a66c81d9022e7f5d70c05fbbf6b0a6dc7">UJA113X_FSC_LHC_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a6bb0fe70a4690b7e47a4b9f675fc3645">UJA113X_FSC_RCC_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#aa8477d1c36dfc3fab4a5f9820e67e642">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#aa8477d1c36dfc3fab4a5f9820e67e642">										UJA113X_FSC_ENSC_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a2054ab04785df2c4d73bebf1b3887878">UJA113X_FSC_ENDC_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a4b8730ddcd0cadea5fe7685034e2964d">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a4b8730ddcd0cadea5fe7685034e2964d">										UJA113X_FSC_ENC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a2054ab04785df2c4d73bebf1b3887878"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a2054ab04785df2c4d73bebf1b3887878">UJA113X_FSC_ENDC_MASK</a></div><div class="ttdeci">#define UJA113X_FSC_ENDC_MASK</div><div class="ttdoc">Fail-safe control register, EN high-side driver activation macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00185">sbc_uja113x_map.h:185</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a6bb0fe70a4690b7e47a4b9f675fc3645"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a6bb0fe70a4690b7e47a4b9f675fc3645">UJA113X_FSC_RCC_MASK</a></div><div class="ttdeci">#define UJA113X_FSC_RCC_MASK</div><div class="ttdoc">Fail-safe control register, reset counter control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00209">sbc_uja113x_map.h:209</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a66c81d9022e7f5d70c05fbbf6b0a6dc7"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a66c81d9022e7f5d70c05fbbf6b0a6dc7">UJA113X_FSC_LHC_MASK</a></div><div class="ttdeci">#define UJA113X_FSC_LHC_MASK</div><div class="ttdoc">Fail-safe control register, LIMP home control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00201">sbc_uja113x_map.h:201</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aa8477d1c36dfc3fab4a5f9820e67e642"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aa8477d1c36dfc3fab4a5f9820e67e642">UJA113X_FSC_ENSC_MASK</a></div><div class="ttdeci">#define UJA113X_FSC_ENSC_MASK</div><div class="ttdoc">Fail-safe control register, EN shut-down control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00177">sbc_uja113x_map.h:177</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a4b8730ddcd0cadea5fe7685034e2964d"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a4b8730ddcd0cadea5fe7685034e2964d">UJA113X_FSC_ENC_MASK</a></div><div class="ttdeci">#define UJA113X_FSC_ENC_MASK</div><div class="ttdoc">Fail-safe control register, EN output configuration macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00193">sbc_uja113x_map.h:193</a></div></div>
</div><!-- fragment -->
<p>Fail-safe control register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00217">217</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a56aedb158a359bf3c7ab945d8144b96d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_FSC_RCC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; UJA113X_FAIL_SAFE_RCC_SHIFT) &amp; \</div>
<div class="line">                                        UJA113X_FAIL_SAFE_RCC_MASK)</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00211">211</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6bb0fe70a4690b7e47a4b9f675fc3645"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_FSC_RCC_MASK&#160;&#160;&#160;(0x03U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fail-safe control register, reset counter control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00209">209</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8c2527b8793c274a6ebaa5dacb628070"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_FSC_RCC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00210">210</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a62776724e01d854eee5a938828f929d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_FSC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00220">220</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a60d4934926c1b5fe3f78081ce71e2444"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_GIS_B0FIS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a8aac543b623111f1dd637187ed5a6cfc">UJA113X_GIS_B0FIS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a22adde0c4505ac72a54c18e8221268fa">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a22adde0c4505ac72a54c18e8221268fa">										UJA113X_GIS_B0FIS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a22adde0c4505ac72a54c18e8221268fa"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a22adde0c4505ac72a54c18e8221268fa">UJA113X_GIS_B0FIS_MASK</a></div><div class="ttdeci">#define UJA113X_GIS_B0FIS_MASK</div><div class="ttdoc">Global interrupt status register, an interrupt in the bank 0 fail interrupt status register macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01603">sbc_uja113x_map.h:1603</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a8aac543b623111f1dd637187ed5a6cfc"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a8aac543b623111f1dd637187ed5a6cfc">UJA113X_GIS_B0FIS_SHIFT</a></div><div class="ttdeci">#define UJA113X_GIS_B0FIS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01604">sbc_uja113x_map.h:1604</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01605">1605</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a22adde0c4505ac72a54c18e8221268fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_GIS_B0FIS_MASK&#160;&#160;&#160;(0x10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Global interrupt status register, an interrupt in the bank 0 fail interrupt status register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01603">1603</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8aac543b623111f1dd637187ed5a6cfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_GIS_B0FIS_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01604">1604</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4924f24db7a5faf2ce2f6b7c352e0379"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_GIS_B0WIS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ab55fd6c727014426e6d1734187087572">UJA113X_GIS_B0WIS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a55e08c3985d6e1fda12d98704ba8dc75">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a55e08c3985d6e1fda12d98704ba8dc75">										UJA113X_GIS_B0WIS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a55e08c3985d6e1fda12d98704ba8dc75"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a55e08c3985d6e1fda12d98704ba8dc75">UJA113X_GIS_B0WIS_MASK</a></div><div class="ttdeci">#define UJA113X_GIS_B0WIS_MASK</div><div class="ttdoc">Global interrupt status register, an interrupt in the bank 0 wake-up interrupt status register macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01612">sbc_uja113x_map.h:1612</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ab55fd6c727014426e6d1734187087572"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ab55fd6c727014426e6d1734187087572">UJA113X_GIS_B0WIS_SHIFT</a></div><div class="ttdeci">#define UJA113X_GIS_B0WIS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01613">sbc_uja113x_map.h:1613</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01614">1614</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a55e08c3985d6e1fda12d98704ba8dc75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_GIS_B0WIS_MASK&#160;&#160;&#160;(0x08U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Global interrupt status register, an interrupt in the bank 0 wake-up interrupt status register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01612">1612</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab55fd6c727014426e6d1734187087572"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_GIS_B0WIS_SHIFT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01613">1613</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a46172744446111c9de6b4c90f1d89f5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_GIS_B1FIS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a1b70d12c851fa8952dde82fe111933c6">UJA113X_GIS_B1FIS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#aca971048a1c4d8237239d2c1c8727f07">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#aca971048a1c4d8237239d2c1c8727f07">										UJA113X_GIS_B1FIS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aca971048a1c4d8237239d2c1c8727f07"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aca971048a1c4d8237239d2c1c8727f07">UJA113X_GIS_B1FIS_MASK</a></div><div class="ttdeci">#define UJA113X_GIS_B1FIS_MASK</div><div class="ttdoc">Global interrupt status register, an interrupt in the bank 1 fail interrupt status register macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01585">sbc_uja113x_map.h:1585</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a1b70d12c851fa8952dde82fe111933c6"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a1b70d12c851fa8952dde82fe111933c6">UJA113X_GIS_B1FIS_SHIFT</a></div><div class="ttdeci">#define UJA113X_GIS_B1FIS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01586">sbc_uja113x_map.h:1586</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01587">1587</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aca971048a1c4d8237239d2c1c8727f07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_GIS_B1FIS_MASK&#160;&#160;&#160;(0x40U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Global interrupt status register, an interrupt in the bank 1 fail interrupt status register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01585">1585</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1b70d12c851fa8952dde82fe111933c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_GIS_B1FIS_SHIFT&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01586">1586</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a315d69e154e7a1e01941c05ac286d1b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_GIS_B1WIS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a6a37adfb42afa3cd4fa336af4d0072fa">UJA113X_GIS_B1WIS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#addada984dce887414c4877cd28a405ea">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#addada984dce887414c4877cd28a405ea">										UJA113X_GIS_B1WIS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a6a37adfb42afa3cd4fa336af4d0072fa"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a6a37adfb42afa3cd4fa336af4d0072fa">UJA113X_GIS_B1WIS_SHIFT</a></div><div class="ttdeci">#define UJA113X_GIS_B1WIS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01595">sbc_uja113x_map.h:1595</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_addada984dce887414c4877cd28a405ea"><div class="ttname"><a href="sbc__uja113x__map_8h.html#addada984dce887414c4877cd28a405ea">UJA113X_GIS_B1WIS_MASK</a></div><div class="ttdeci">#define UJA113X_GIS_B1WIS_MASK</div><div class="ttdoc">Global interrupt status register, an interrupt in the bank 1 wake-up interrupt status register macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01594">sbc_uja113x_map.h:1594</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01596">1596</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="addada984dce887414c4877cd28a405ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_GIS_B1WIS_MASK&#160;&#160;&#160;(0x20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Global interrupt status register, an interrupt in the bank 1 wake-up interrupt status register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01594">1594</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6a37adfb42afa3cd4fa336af4d0072fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_GIS_B1WIS_SHIFT&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01595">1595</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a60d34f29c58beb2dae112459d93c0303"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_GIS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a0a049e1caa5c2a609faad635bace4bf0">UJA113X_GIS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#ad238731ed1ec16898a5d68281dda6405">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#ad238731ed1ec16898a5d68281dda6405">										UJA113X_GIS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a0a049e1caa5c2a609faad635bace4bf0"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a0a049e1caa5c2a609faad635bace4bf0">UJA113X_GIS_SHIFT</a></div><div class="ttdeci">#define UJA113X_GIS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01651">sbc_uja113x_map.h:1651</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ad238731ed1ec16898a5d68281dda6405"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ad238731ed1ec16898a5d68281dda6405">UJA113X_GIS_MASK</a></div><div class="ttdeci">#define UJA113X_GIS_MASK</div><div class="ttdoc">Global interrupt status register macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01647">sbc_uja113x_map.h:1647</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01652">1652</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad238731ed1ec16898a5d68281dda6405"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_GIS_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="sbc__uja113x__map_8h.html#aca971048a1c4d8237239d2c1c8727f07">UJA113X_GIS_B1FIS_MASK</a> | UJA113X_GIS_B1WIS_MASK \</div>
<div class="line">                                        UJA113X_GIS_B0FIS_MASK | <a class="code" href="sbc__uja113x__map_8h.html#a55e08c3985d6e1fda12d98704ba8dc75">UJA113X_GIS_B0WIS_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a936763b1141ba01abaedea69cd9b22fb">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a936763b1141ba01abaedea69cd9b22fb">										UJA113X_GIS_TRXIS_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#afc1289271eaf66b3385e5d84b7bb8e1f">UJA113X_GIS_SUPIS_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a614982cdffd90953c9a5ac79957d9398">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a614982cdffd90953c9a5ac79957d9398">										UJA113X_GIS_SYSIS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a936763b1141ba01abaedea69cd9b22fb"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a936763b1141ba01abaedea69cd9b22fb">UJA113X_GIS_TRXIS_MASK</a></div><div class="ttdeci">#define UJA113X_GIS_TRXIS_MASK</div><div class="ttdoc">Global interrupt status register, an interrupt in the Transceiver interrupt status register macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01621">sbc_uja113x_map.h:1621</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a55e08c3985d6e1fda12d98704ba8dc75"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a55e08c3985d6e1fda12d98704ba8dc75">UJA113X_GIS_B0WIS_MASK</a></div><div class="ttdeci">#define UJA113X_GIS_B0WIS_MASK</div><div class="ttdoc">Global interrupt status register, an interrupt in the bank 0 wake-up interrupt status register macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01612">sbc_uja113x_map.h:1612</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aca971048a1c4d8237239d2c1c8727f07"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aca971048a1c4d8237239d2c1c8727f07">UJA113X_GIS_B1FIS_MASK</a></div><div class="ttdeci">#define UJA113X_GIS_B1FIS_MASK</div><div class="ttdoc">Global interrupt status register, an interrupt in the bank 1 fail interrupt status register macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01585">sbc_uja113x_map.h:1585</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a614982cdffd90953c9a5ac79957d9398"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a614982cdffd90953c9a5ac79957d9398">UJA113X_GIS_SYSIS_MASK</a></div><div class="ttdeci">#define UJA113X_GIS_SYSIS_MASK</div><div class="ttdoc">Global interrupt status register, an interrupt in the System interrupt status register macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01639">sbc_uja113x_map.h:1639</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_afc1289271eaf66b3385e5d84b7bb8e1f"><div class="ttname"><a href="sbc__uja113x__map_8h.html#afc1289271eaf66b3385e5d84b7bb8e1f">UJA113X_GIS_SUPIS_MASK</a></div><div class="ttdeci">#define UJA113X_GIS_SUPIS_MASK</div><div class="ttdoc">Global interrupt status register, an interrupt in the Supply interrupt status register macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01630">sbc_uja113x_map.h:1630</a></div></div>
</div><!-- fragment -->
<p>Global interrupt status register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01647">1647</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0a049e1caa5c2a609faad635bace4bf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_GIS_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01651">1651</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="afc97491443e0580f0e91238161173c35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_GIS_SUPIS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#abf5faf235f94fee23f87b36f3ce645b7">UJA113X_GIS_SUPIS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#afc1289271eaf66b3385e5d84b7bb8e1f">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#afc1289271eaf66b3385e5d84b7bb8e1f">										UJA113X_GIS_SUPIS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_abf5faf235f94fee23f87b36f3ce645b7"><div class="ttname"><a href="sbc__uja113x__map_8h.html#abf5faf235f94fee23f87b36f3ce645b7">UJA113X_GIS_SUPIS_SHIFT</a></div><div class="ttdeci">#define UJA113X_GIS_SUPIS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01631">sbc_uja113x_map.h:1631</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_afc1289271eaf66b3385e5d84b7bb8e1f"><div class="ttname"><a href="sbc__uja113x__map_8h.html#afc1289271eaf66b3385e5d84b7bb8e1f">UJA113X_GIS_SUPIS_MASK</a></div><div class="ttdeci">#define UJA113X_GIS_SUPIS_MASK</div><div class="ttdoc">Global interrupt status register, an interrupt in the Supply interrupt status register macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01630">sbc_uja113x_map.h:1630</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01632">1632</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="afc1289271eaf66b3385e5d84b7bb8e1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_GIS_SUPIS_MASK&#160;&#160;&#160;(0x02U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Global interrupt status register, an interrupt in the Supply interrupt status register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01630">1630</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="abf5faf235f94fee23f87b36f3ce645b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_GIS_SUPIS_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01631">1631</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6304470e3bac8d842f884fadcc3c8fb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_GIS_SYSIS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a1cf75bb140f7ed6cd95d48bcf6acbb64">UJA113X_GIS_SYSIS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a614982cdffd90953c9a5ac79957d9398">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a614982cdffd90953c9a5ac79957d9398">										UJA113X_GIS_SYSIS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a614982cdffd90953c9a5ac79957d9398"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a614982cdffd90953c9a5ac79957d9398">UJA113X_GIS_SYSIS_MASK</a></div><div class="ttdeci">#define UJA113X_GIS_SYSIS_MASK</div><div class="ttdoc">Global interrupt status register, an interrupt in the System interrupt status register macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01639">sbc_uja113x_map.h:1639</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a1cf75bb140f7ed6cd95d48bcf6acbb64"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a1cf75bb140f7ed6cd95d48bcf6acbb64">UJA113X_GIS_SYSIS_SHIFT</a></div><div class="ttdeci">#define UJA113X_GIS_SYSIS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01640">sbc_uja113x_map.h:1640</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01641">1641</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a614982cdffd90953c9a5ac79957d9398"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_GIS_SYSIS_MASK&#160;&#160;&#160;(0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Global interrupt status register, an interrupt in the System interrupt status register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01639">1639</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1cf75bb140f7ed6cd95d48bcf6acbb64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_GIS_SYSIS_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01640">1640</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6e081642e809bff53f212b9496f4dbbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_GIS_TRXIS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a30755051948983194ca5e2c7fe367c54">UJA113X_GIS_TRXIS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a936763b1141ba01abaedea69cd9b22fb">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a936763b1141ba01abaedea69cd9b22fb">										UJA113X_GIS_TRXIS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a30755051948983194ca5e2c7fe367c54"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a30755051948983194ca5e2c7fe367c54">UJA113X_GIS_TRXIS_SHIFT</a></div><div class="ttdeci">#define UJA113X_GIS_TRXIS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01622">sbc_uja113x_map.h:1622</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a936763b1141ba01abaedea69cd9b22fb"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a936763b1141ba01abaedea69cd9b22fb">UJA113X_GIS_TRXIS_MASK</a></div><div class="ttdeci">#define UJA113X_GIS_TRXIS_MASK</div><div class="ttdoc">Global interrupt status register, an interrupt in the Transceiver interrupt status register macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01621">sbc_uja113x_map.h:1621</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01623">1623</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a936763b1141ba01abaedea69cd9b22fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_GIS_TRXIS_MASK&#160;&#160;&#160;(0x04U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Global interrupt status register, an interrupt in the Transceiver interrupt status register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01621">1621</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a30755051948983194ca5e2c7fe367c54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_GIS_TRXIS_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01622">1622</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a081bd823ebd3864cb9f2a6dfa3a91f56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_HVIONC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a95bfd8d26e09a4db743a7822af147a0b">UJA113X_HVIONC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a0ebdd8c16688822322611ab787b918c5">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a0ebdd8c16688822322611ab787b918c5">										UJA113X_HVIONC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a95bfd8d26e09a4db743a7822af147a0b"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a95bfd8d26e09a4db743a7822af147a0b">UJA113X_HVIONC_SHIFT</a></div><div class="ttdeci">#define UJA113X_HVIONC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01114">sbc_uja113x_map.h:1114</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a0ebdd8c16688822322611ab787b918c5"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a0ebdd8c16688822322611ab787b918c5">UJA113X_HVIONC_MASK</a></div><div class="ttdeci">#define UJA113X_HVIONC_MASK</div><div class="ttdoc">HVIOn control register. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01112">sbc_uja113x_map.h:1112</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01115">1115</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1e38d9e5b28d78751ebeb9a90d709cb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_HVIONC_IONAC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a2861eb040eb8c458d00e0b4003b9e8a3">UJA113X_HVIONC_IONAC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#ab8135464e60d0e9b53d52613d7ad939f">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#ab8135464e60d0e9b53d52613d7ad939f">										UJA113X_HVIONC_IONAC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a2861eb040eb8c458d00e0b4003b9e8a3"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a2861eb040eb8c458d00e0b4003b9e8a3">UJA113X_HVIONC_IONAC_SHIFT</a></div><div class="ttdeci">#define UJA113X_HVIONC_IONAC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01097">sbc_uja113x_map.h:1097</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ab8135464e60d0e9b53d52613d7ad939f"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ab8135464e60d0e9b53d52613d7ad939f">UJA113X_HVIONC_IONAC_MASK</a></div><div class="ttdeci">#define UJA113X_HVIONC_IONAC_MASK</div><div class="ttdoc">HVIOn control register, HVIOn activation control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01096">sbc_uja113x_map.h:1096</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01098">1098</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab8135464e60d0e9b53d52613d7ad939f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_HVIONC_IONAC_MASK&#160;&#160;&#160;(0x38U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HVIOn control register, HVIOn activation control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01096">1096</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2861eb040eb8c458d00e0b4003b9e8a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_HVIONC_IONAC_SHIFT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01097">1097</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a093be9fcb7409db721055463d75a63d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_HVIONC_IONCC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#af9a1849b6cb05b03a5589bbcf5912820">UJA113X_HVIONC_IONCC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a8a823d5d36104dd82500ac95da52932e">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a8a823d5d36104dd82500ac95da52932e">										UJA113X_HVIONC_IONCC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a8a823d5d36104dd82500ac95da52932e"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a8a823d5d36104dd82500ac95da52932e">UJA113X_HVIONC_IONCC_MASK</a></div><div class="ttdeci">#define UJA113X_HVIONC_IONCC_MASK</div><div class="ttdoc">HVIOn control register, HVIOn configuration control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01104">sbc_uja113x_map.h:1104</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_af9a1849b6cb05b03a5589bbcf5912820"><div class="ttname"><a href="sbc__uja113x__map_8h.html#af9a1849b6cb05b03a5589bbcf5912820">UJA113X_HVIONC_IONCC_SHIFT</a></div><div class="ttdeci">#define UJA113X_HVIONC_IONCC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01105">sbc_uja113x_map.h:1105</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01106">1106</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8a823d5d36104dd82500ac95da52932e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_HVIONC_IONCC_MASK&#160;&#160;&#160;(0x07U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HVIOn control register, HVIOn configuration control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01104">1104</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="af9a1849b6cb05b03a5589bbcf5912820"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_HVIONC_IONCC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01105">1105</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5d0589335febb7bbc8d866d909c5f46e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_HVIONC_IONSC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a73a7ef5c9cea5278c78d628e6f9ad541">UJA113X_HVIONC_IONSC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a3fe6386db9423dd08bfbee1e2389ebc7">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a3fe6386db9423dd08bfbee1e2389ebc7">										UJA113X_HVIONC_IONSC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a3fe6386db9423dd08bfbee1e2389ebc7"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a3fe6386db9423dd08bfbee1e2389ebc7">UJA113X_HVIONC_IONSC_MASK</a></div><div class="ttdeci">#define UJA113X_HVIONC_IONSC_MASK</div><div class="ttdoc">HVIOn control register, HVIOn shutdown control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01088">sbc_uja113x_map.h:1088</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a73a7ef5c9cea5278c78d628e6f9ad541"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a73a7ef5c9cea5278c78d628e6f9ad541">UJA113X_HVIONC_IONSC_SHIFT</a></div><div class="ttdeci">#define UJA113X_HVIONC_IONSC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01089">sbc_uja113x_map.h:1089</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01090">1090</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3fe6386db9423dd08bfbee1e2389ebc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_HVIONC_IONSC_MASK&#160;&#160;&#160;(0xC0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HVIOn control register, HVIOn shutdown control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01088">1088</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a73a7ef5c9cea5278c78d628e6f9ad541"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_HVIONC_IONSC_SHIFT&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01089">1089</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0ebdd8c16688822322611ab787b918c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_HVIONC_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="sbc__uja113x__map_8h.html#a3fe6386db9423dd08bfbee1e2389ebc7">UJA113X_HVIONC_IONSC_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#ab8135464e60d0e9b53d52613d7ad939f">UJA113X_HVIONC_IONAC_MASK</a> | \</div>
<div class="line">                                        UJA113X_HVIONC_IONCC_MASK)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a3fe6386db9423dd08bfbee1e2389ebc7"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a3fe6386db9423dd08bfbee1e2389ebc7">UJA113X_HVIONC_IONSC_MASK</a></div><div class="ttdeci">#define UJA113X_HVIONC_IONSC_MASK</div><div class="ttdoc">HVIOn control register, HVIOn shutdown control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01088">sbc_uja113x_map.h:1088</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ab8135464e60d0e9b53d52613d7ad939f"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ab8135464e60d0e9b53d52613d7ad939f">UJA113X_HVIONC_IONAC_MASK</a></div><div class="ttdeci">#define UJA113X_HVIONC_IONAC_MASK</div><div class="ttdoc">HVIOn control register, HVIOn activation control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01096">sbc_uja113x_map.h:1096</a></div></div>
</div><!-- fragment -->
<p>HVIOn control register. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01112">1112</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a95bfd8d26e09a4db743a7822af147a0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_HVIONC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01114">1114</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a48b920c90ec3b314b32600981d249803"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ID1_ID0S_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ab9eecc035041923c825ffb276341cba3">UJA113X_ID1_ID0S_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#ab3c9f091b7746b87dd8523989adb9b1d">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#ab3c9f091b7746b87dd8523989adb9b1d">										UJA113X_ID1_ID0S_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ab3c9f091b7746b87dd8523989adb9b1d"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ab3c9f091b7746b87dd8523989adb9b1d">UJA113X_ID1_ID0S_MASK</a></div><div class="ttdeci">#define UJA113X_ID1_ID0S_MASK</div><div class="ttdoc">Identification register 1, device identification code (part 1) macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02303">sbc_uja113x_map.h:2303</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ab9eecc035041923c825ffb276341cba3"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ab9eecc035041923c825ffb276341cba3">UJA113X_ID1_ID0S_SHIFT</a></div><div class="ttdeci">#define UJA113X_ID1_ID0S_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02304">sbc_uja113x_map.h:2304</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02305">2305</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab3c9f091b7746b87dd8523989adb9b1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ID1_ID0S_MASK&#160;&#160;&#160;(0xFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Identification register 1, device identification code (part 1) macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02303">2303</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab9eecc035041923c825ffb276341cba3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ID1_ID0S_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02304">2304</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a49b9fb655626b33adef4763fa2d26b7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ID2_ID1S_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a6cf7365cd4b763b794f85bf9f97a410f">UJA113X_ID2_ID1S_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a1308bb804db71573dc4aafd2d2ec8cbb">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a1308bb804db71573dc4aafd2d2ec8cbb">										UJA113X_ID2_ID1S_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a6cf7365cd4b763b794f85bf9f97a410f"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a6cf7365cd4b763b794f85bf9f97a410f">UJA113X_ID2_ID1S_SHIFT</a></div><div class="ttdeci">#define UJA113X_ID2_ID1S_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02315">sbc_uja113x_map.h:2315</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a1308bb804db71573dc4aafd2d2ec8cbb"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a1308bb804db71573dc4aafd2d2ec8cbb">UJA113X_ID2_ID1S_MASK</a></div><div class="ttdeci">#define UJA113X_ID2_ID1S_MASK</div><div class="ttdoc">Identification register 2, device identification code (part 2) macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02314">sbc_uja113x_map.h:2314</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02316">2316</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1308bb804db71573dc4aafd2d2ec8cbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ID2_ID1S_MASK&#160;&#160;&#160;(0xC0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Identification register 2, device identification code (part 2) macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02314">2314</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6cf7365cd4b763b794f85bf9f97a410f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ID2_ID1S_SHIFT&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02315">2315</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3976a84fae34eab0c904a8d99cbd0abd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ID2_IDVS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a6abe1990667bc7e5e5a52119c41736dc">UJA113X_ID2_IDVS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a0ed31dcc565370479df74aa885f00415">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a0ed31dcc565370479df74aa885f00415">										UJA113X_ID2_IDVS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a6abe1990667bc7e5e5a52119c41736dc"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a6abe1990667bc7e5e5a52119c41736dc">UJA113X_ID2_IDVS_SHIFT</a></div><div class="ttdeci">#define UJA113X_ID2_IDVS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02323">sbc_uja113x_map.h:2323</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a0ed31dcc565370479df74aa885f00415"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a0ed31dcc565370479df74aa885f00415">UJA113X_ID2_IDVS_MASK</a></div><div class="ttdeci">#define UJA113X_ID2_IDVS_MASK</div><div class="ttdoc">Identification register 2, silicon version macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02322">sbc_uja113x_map.h:2322</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02324">2324</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0ed31dcc565370479df74aa885f00415"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ID2_IDVS_MASK&#160;&#160;&#160;(0x3FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Identification register 2, silicon version macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02322">2322</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6abe1990667bc7e5e5a52119c41736dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_ID2_IDVS_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02323">2323</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5d7e57a54f195c5abfbab413fbde1877"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IDENTIF_0700_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a9a1789fcbd50be4940f69d8b9bdacc79">UJA113X_IDENTIF_0700_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#accfa063f966ef740e1607ee552aa3eeb">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#accfa063f966ef740e1607ee552aa3eeb">										UJA113X_IDENTIF_0700_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_accfa063f966ef740e1607ee552aa3eeb"><div class="ttname"><a href="sbc__uja113x__map_8h.html#accfa063f966ef740e1607ee552aa3eeb">UJA113X_IDENTIF_0700_MASK</a></div><div class="ttdeci">#define UJA113X_IDENTIF_0700_MASK</div><div class="ttdoc">bits ID7 to ID00 of the extended frame format macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00945">sbc_uja113x_map.h:945</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a9a1789fcbd50be4940f69d8b9bdacc79"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a9a1789fcbd50be4940f69d8b9bdacc79">UJA113X_IDENTIF_0700_SHIFT</a></div><div class="ttdeci">#define UJA113X_IDENTIF_0700_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00946">sbc_uja113x_map.h:946</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00947">947</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="accfa063f966ef740e1607ee552aa3eeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IDENTIF_0700_MASK&#160;&#160;&#160;(0xFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bits ID7 to ID00 of the extended frame format macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00945">945</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9a1789fcbd50be4940f69d8b9bdacc79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IDENTIF_0700_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00946">946</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9eea0ea3c4be209f843674e3204b2a55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IDENTIF_1508_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((uint8_t)((uint8_t)(x)&lt;&lt;<a class="el" href="sbc__uja113x__map_8h.html#a648157ddc540cfc102efa517ecf4f78b">UJA113X_IDENTIF_1508_SHIFT</a>)&amp;<a class="el" href="sbc__uja113x__map_8h.html#ad4c6fe8cf57e9af362db8c3bf742dd54">UJA113X_IDENTIF_1508_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00958">958</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad4c6fe8cf57e9af362db8c3bf742dd54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IDENTIF_1508_MASK&#160;&#160;&#160;(0xFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bits ID15 to ID8 of the extended frame format macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00956">956</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a648157ddc540cfc102efa517ecf4f78b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IDENTIF_1508_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00957">957</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="afac8375b9088b00f96fc2cf2ac74c618"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IDENTIF_1716_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a049c6dfb46139301a0a8859e494c50b7">UJA113X_IDENTIF_1716_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a47c80be7b495ca13a0247159385d08f6">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a47c80be7b495ca13a0247159385d08f6">										UJA113X_IDENTIF_1716_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a47c80be7b495ca13a0247159385d08f6"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a47c80be7b495ca13a0247159385d08f6">UJA113X_IDENTIF_1716_MASK</a></div><div class="ttdeci">#define UJA113X_IDENTIF_1716_MASK</div><div class="ttdoc">Bits ID17 to ID16 of the extended frame format macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00974">sbc_uja113x_map.h:974</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a049c6dfb46139301a0a8859e494c50b7"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a049c6dfb46139301a0a8859e494c50b7">UJA113X_IDENTIF_1716_SHIFT</a></div><div class="ttdeci">#define UJA113X_IDENTIF_1716_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00975">sbc_uja113x_map.h:975</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00976">976</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a47c80be7b495ca13a0247159385d08f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IDENTIF_1716_MASK&#160;&#160;&#160;(0x03U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits ID17 to ID16 of the extended frame format macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00974">974</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a049c6dfb46139301a0a8859e494c50b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IDENTIF_1716_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00975">975</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aba344946c2b71c147abd34ce2f145986"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IDENTIF_2318_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ac02eb0560ce88dbf2cc89569e2816121">UJA113X_IDENTIF_2318_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#ae431b66c098d8518618aa6ba5736d333">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#ae431b66c098d8518618aa6ba5736d333">										UJA113X_IDENTIF_2318_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ac02eb0560ce88dbf2cc89569e2816121"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ac02eb0560ce88dbf2cc89569e2816121">UJA113X_IDENTIF_2318_SHIFT</a></div><div class="ttdeci">#define UJA113X_IDENTIF_2318_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00967">sbc_uja113x_map.h:967</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ae431b66c098d8518618aa6ba5736d333"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ae431b66c098d8518618aa6ba5736d333">UJA113X_IDENTIF_2318_MASK</a></div><div class="ttdeci">#define UJA113X_IDENTIF_2318_MASK</div><div class="ttdoc">Bits ID23 to ID18 of the extended frame format macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00966">sbc_uja113x_map.h:966</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00968">968</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae431b66c098d8518618aa6ba5736d333"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IDENTIF_2318_MASK&#160;&#160;&#160;(0xFCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits ID23 to ID18 of the extended frame format macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00966">966</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac02eb0560ce88dbf2cc89569e2816121"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IDENTIF_2318_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00967">967</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6dd94baa044e308e68724a7db78cf745"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IDENTIF_2824_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ad386061389d88c62ec7693e78c9ae219">UJA113X_IDENTIF_2824_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a307a7e305de0dca075b5b4e46144028c">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a307a7e305de0dca075b5b4e46144028c">										UJA113X_IDENTIF_2824_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ad386061389d88c62ec7693e78c9ae219"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ad386061389d88c62ec7693e78c9ae219">UJA113X_IDENTIF_2824_SHIFT</a></div><div class="ttdeci">#define UJA113X_IDENTIF_2824_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00986">sbc_uja113x_map.h:986</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a307a7e305de0dca075b5b4e46144028c"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a307a7e305de0dca075b5b4e46144028c">UJA113X_IDENTIF_2824_MASK</a></div><div class="ttdeci">#define UJA113X_IDENTIF_2824_MASK</div><div class="ttdoc">Bits ID28 to ID24 of the extended frame format macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00985">sbc_uja113x_map.h:985</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00987">987</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a307a7e305de0dca075b5b4e46144028c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IDENTIF_2824_MASK&#160;&#160;&#160;(0x1FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits ID28 to ID24 of the extended frame format macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00985">985</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad386061389d88c62ec7693e78c9ae219"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IDENTIF_2824_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00986">986</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a97c9642564b9ed8081fbec721f981bb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IOHLDC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ac761653c4781831723a8e9a95d8defae">UJA113X_IOHLDC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#aec81002efd474c16e621b0bc4fa54512">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#aec81002efd474c16e621b0bc4fa54512">										UJA113X_IOHLDC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ac761653c4781831723a8e9a95d8defae"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ac761653c4781831723a8e9a95d8defae">UJA113X_IOHLDC_SHIFT</a></div><div class="ttdeci">#define UJA113X_IOHLDC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02173">sbc_uja113x_map.h:2173</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aec81002efd474c16e621b0bc4fa54512"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aec81002efd474c16e621b0bc4fa54512">UJA113X_IOHLDC_MASK</a></div><div class="ttdeci">#define UJA113X_IOHLDC_MASK</div><div class="ttdoc">HVIO high-side and low-side driver control register macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02169">sbc_uja113x_map.h:2169</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02174">2174</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad90b2d46e97dfd7d7be5dcc5afa8552c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IOHLDC_IO1HLOC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a37de80c23e658ab095f846bb848e23ea">UJA113X_IOHLDC_IO1HLOC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#ae9919c204b471fd9f259b052bf7ed5ea">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#ae9919c204b471fd9f259b052bf7ed5ea">										UJA113X_IOHLDC_IO1HLOC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ae9919c204b471fd9f259b052bf7ed5ea"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ae9919c204b471fd9f259b052bf7ed5ea">UJA113X_IOHLDC_IO1HLOC_MASK</a></div><div class="ttdeci">#define UJA113X_IOHLDC_IO1HLOC_MASK</div><div class="ttdoc">HVIO high-side and low-side driver control register, HVIO1 high-side and low-side driver control macr...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02161">sbc_uja113x_map.h:2161</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a37de80c23e658ab095f846bb848e23ea"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a37de80c23e658ab095f846bb848e23ea">UJA113X_IOHLDC_IO1HLOC_SHIFT</a></div><div class="ttdeci">#define UJA113X_IOHLDC_IO1HLOC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02162">sbc_uja113x_map.h:2162</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02163">2163</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae9919c204b471fd9f259b052bf7ed5ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IOHLDC_IO1HLOC_MASK&#160;&#160;&#160;(0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HVIO high-side and low-side driver control register, HVIO1 high-side and low-side driver control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02161">2161</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a37de80c23e658ab095f846bb848e23ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IOHLDC_IO1HLOC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02162">2162</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6fb80532a7e5127484d38205927c1d6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IOHLDC_IO2HLOC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#adee8f4dcdf186fbffea42b9f5eff49d5">UJA113X_IOHLDC_IO2HLOC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a49c727c6ce5c4476f0444861a30f1ffa">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a49c727c6ce5c4476f0444861a30f1ffa">										UJA113X_IOHLDC_IO2HLOC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a49c727c6ce5c4476f0444861a30f1ffa"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a49c727c6ce5c4476f0444861a30f1ffa">UJA113X_IOHLDC_IO2HLOC_MASK</a></div><div class="ttdeci">#define UJA113X_IOHLDC_IO2HLOC_MASK</div><div class="ttdoc">HVIO high-side and low-side driver control register, HVIO2 high-side and low-side driver control macr...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02152">sbc_uja113x_map.h:2152</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_adee8f4dcdf186fbffea42b9f5eff49d5"><div class="ttname"><a href="sbc__uja113x__map_8h.html#adee8f4dcdf186fbffea42b9f5eff49d5">UJA113X_IOHLDC_IO2HLOC_SHIFT</a></div><div class="ttdeci">#define UJA113X_IOHLDC_IO2HLOC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02153">sbc_uja113x_map.h:2153</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02154">2154</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a49c727c6ce5c4476f0444861a30f1ffa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IOHLDC_IO2HLOC_MASK&#160;&#160;&#160;(0x02U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HVIO high-side and low-side driver control register, HVIO2 high-side and low-side driver control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02152">2152</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="adee8f4dcdf186fbffea42b9f5eff49d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IOHLDC_IO2HLOC_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02153">2153</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="adfb601c3234bd59cf11a5739bfe18052"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IOHLDC_IO3HLOC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a96147eb0fb431a83bc255f4f2680c76e">UJA113X_IOHLDC_IO3HLOC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a63d7123240fcdc0b7838667a246342d0">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a63d7123240fcdc0b7838667a246342d0">										UJA113X_IOHLDC_IO3HLOC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a96147eb0fb431a83bc255f4f2680c76e"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a96147eb0fb431a83bc255f4f2680c76e">UJA113X_IOHLDC_IO3HLOC_SHIFT</a></div><div class="ttdeci">#define UJA113X_IOHLDC_IO3HLOC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02144">sbc_uja113x_map.h:2144</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a63d7123240fcdc0b7838667a246342d0"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a63d7123240fcdc0b7838667a246342d0">UJA113X_IOHLDC_IO3HLOC_MASK</a></div><div class="ttdeci">#define UJA113X_IOHLDC_IO3HLOC_MASK</div><div class="ttdoc">HVIO high-side and low-side driver control register, HVIO3 high-side and low-side driver control macr...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02143">sbc_uja113x_map.h:2143</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02145">2145</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a63d7123240fcdc0b7838667a246342d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IOHLDC_IO3HLOC_MASK&#160;&#160;&#160;(0x04U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HVIO high-side and low-side driver control register, HVIO3 high-side and low-side driver control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02143">2143</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a96147eb0fb431a83bc255f4f2680c76e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IOHLDC_IO3HLOC_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02144">2144</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a56e2cb30a9757926556aa5e7ec2cf635"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IOHLDC_IO4HLOC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ae5e3a0eb5060e3ca294a2d5355e6e31a">UJA113X_IOHLDC_IO4HLOC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a8cf46721e068f668433e31c5ac21b8fb">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a8cf46721e068f668433e31c5ac21b8fb">										UJA113X_IOHLDC_IO4HLOC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ae5e3a0eb5060e3ca294a2d5355e6e31a"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ae5e3a0eb5060e3ca294a2d5355e6e31a">UJA113X_IOHLDC_IO4HLOC_SHIFT</a></div><div class="ttdeci">#define UJA113X_IOHLDC_IO4HLOC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02135">sbc_uja113x_map.h:2135</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a8cf46721e068f668433e31c5ac21b8fb"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a8cf46721e068f668433e31c5ac21b8fb">UJA113X_IOHLDC_IO4HLOC_MASK</a></div><div class="ttdeci">#define UJA113X_IOHLDC_IO4HLOC_MASK</div><div class="ttdoc">HVIO high-side and low-side driver control register, HVIO4 high-side and low-side driver control macr...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02134">sbc_uja113x_map.h:2134</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02136">2136</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8cf46721e068f668433e31c5ac21b8fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IOHLDC_IO4HLOC_MASK&#160;&#160;&#160;(0x08U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HVIO high-side and low-side driver control register, HVIO4 high-side and low-side driver control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02134">2134</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae5e3a0eb5060e3ca294a2d5355e6e31a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IOHLDC_IO4HLOC_SHIFT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02135">2135</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ade21c2dbc2f4d18a2ac075ebf29e6b21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IOHLDC_IO5HLOC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ad6ce334046fe0d00880b54b69c9af521">UJA113X_IOHLDC_IO5HLOC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a8e5a09e11841b77cc60dfdc8266c3946">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a8e5a09e11841b77cc60dfdc8266c3946">										UJA113X_IOHLDC_IO5HLOC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a8e5a09e11841b77cc60dfdc8266c3946"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a8e5a09e11841b77cc60dfdc8266c3946">UJA113X_IOHLDC_IO5HLOC_MASK</a></div><div class="ttdeci">#define UJA113X_IOHLDC_IO5HLOC_MASK</div><div class="ttdoc">HVIO high-side and low-side driver control register, HVIO5 high-side and low-side driver control macr...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02125">sbc_uja113x_map.h:2125</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ad6ce334046fe0d00880b54b69c9af521"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ad6ce334046fe0d00880b54b69c9af521">UJA113X_IOHLDC_IO5HLOC_SHIFT</a></div><div class="ttdeci">#define UJA113X_IOHLDC_IO5HLOC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02126">sbc_uja113x_map.h:2126</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02127">2127</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8e5a09e11841b77cc60dfdc8266c3946"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IOHLDC_IO5HLOC_MASK&#160;&#160;&#160;(0x10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HVIO high-side and low-side driver control register, HVIO5 high-side and low-side driver control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02125">2125</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad6ce334046fe0d00880b54b69c9af521"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IOHLDC_IO5HLOC_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02126">2126</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3c20eb4871356ccc4a63153a6c5d864c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IOHLDC_IO6HLOC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a64b6e7ba8a6ee512d982d17411067a6a">UJA113X_IOHLDC_IO6HLOC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a3979bdd5f7c6f2da8749ff878d667505">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a3979bdd5f7c6f2da8749ff878d667505">										UJA113X_IOHLDC_IO6HLOC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a3979bdd5f7c6f2da8749ff878d667505"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a3979bdd5f7c6f2da8749ff878d667505">UJA113X_IOHLDC_IO6HLOC_MASK</a></div><div class="ttdeci">#define UJA113X_IOHLDC_IO6HLOC_MASK</div><div class="ttdoc">HVIO high-side and low-side driver control register, HVIO6 high-side and low-side driver control macr...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02116">sbc_uja113x_map.h:2116</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a64b6e7ba8a6ee512d982d17411067a6a"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a64b6e7ba8a6ee512d982d17411067a6a">UJA113X_IOHLDC_IO6HLOC_SHIFT</a></div><div class="ttdeci">#define UJA113X_IOHLDC_IO6HLOC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02117">sbc_uja113x_map.h:2117</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02118">2118</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3979bdd5f7c6f2da8749ff878d667505"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IOHLDC_IO6HLOC_MASK&#160;&#160;&#160;(0x20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HVIO high-side and low-side driver control register, HVIO6 high-side and low-side driver control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02116">2116</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a64b6e7ba8a6ee512d982d17411067a6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IOHLDC_IO6HLOC_SHIFT&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02117">2117</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a94fc4fc1d289205d8eae5ba9897ff6c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IOHLDC_IO7HLOC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a6f47ac702b48cb11886ffb04e0dc6517">UJA113X_IOHLDC_IO7HLOC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#ae1e2886402100911c600c55778e799db">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#ae1e2886402100911c600c55778e799db">										UJA113X_IOHLDC_IO7HLOC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a6f47ac702b48cb11886ffb04e0dc6517"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a6f47ac702b48cb11886ffb04e0dc6517">UJA113X_IOHLDC_IO7HLOC_SHIFT</a></div><div class="ttdeci">#define UJA113X_IOHLDC_IO7HLOC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02108">sbc_uja113x_map.h:2108</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ae1e2886402100911c600c55778e799db"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ae1e2886402100911c600c55778e799db">UJA113X_IOHLDC_IO7HLOC_MASK</a></div><div class="ttdeci">#define UJA113X_IOHLDC_IO7HLOC_MASK</div><div class="ttdoc">HVIO high-side and low-side driver control register, HVIO7 high-side and low-side driver control macr...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02107">sbc_uja113x_map.h:2107</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02109">2109</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae1e2886402100911c600c55778e799db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IOHLDC_IO7HLOC_MASK&#160;&#160;&#160;(0x40U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HVIO high-side and low-side driver control register, HVIO7 high-side and low-side driver control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02107">2107</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6f47ac702b48cb11886ffb04e0dc6517"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IOHLDC_IO7HLOC_SHIFT&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02108">2108</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0c83378e5681c4190d1b0d7a00943b17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IOHLDC_IO8HLOC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ab25f5abc6042df20a68f6e9ce6b2ea01">UJA113X_IOHLDC_IO8HLOC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a7fd1a5495ee1b0ae0a527276498bde84">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a7fd1a5495ee1b0ae0a527276498bde84">										UJA113X_IOHLDC_IO8HLOC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a7fd1a5495ee1b0ae0a527276498bde84"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a7fd1a5495ee1b0ae0a527276498bde84">UJA113X_IOHLDC_IO8HLOC_MASK</a></div><div class="ttdeci">#define UJA113X_IOHLDC_IO8HLOC_MASK</div><div class="ttdoc">HVIO high-side and low-side driver control register, HVIO8 high-side and low-side driver control macr...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02098">sbc_uja113x_map.h:2098</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ab25f5abc6042df20a68f6e9ce6b2ea01"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ab25f5abc6042df20a68f6e9ce6b2ea01">UJA113X_IOHLDC_IO8HLOC_SHIFT</a></div><div class="ttdeci">#define UJA113X_IOHLDC_IO8HLOC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02099">sbc_uja113x_map.h:2099</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02100">2100</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7fd1a5495ee1b0ae0a527276498bde84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IOHLDC_IO8HLOC_MASK&#160;&#160;&#160;(0x80U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HVIO high-side and low-side driver control register, HVIO8 high-side and low-side driver control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02098">2098</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab25f5abc6042df20a68f6e9ce6b2ea01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IOHLDC_IO8HLOC_SHIFT&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02099">2099</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aec81002efd474c16e621b0bc4fa54512"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IOHLDC_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="sbc__uja113x__map_8h.html#a7fd1a5495ee1b0ae0a527276498bde84">UJA113X_IOHLDC_IO8HLOC_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#ae1e2886402100911c600c55778e799db">UJA113X_IOHLDC_IO7HLOC_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a3979bdd5f7c6f2da8749ff878d667505">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a3979bdd5f7c6f2da8749ff878d667505">										UJA113X_IOHLDC_IO6HLOC_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a8e5a09e11841b77cc60dfdc8266c3946">UJA113X_IOHLDC_IO5HLOC_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a8cf46721e068f668433e31c5ac21b8fb">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a8cf46721e068f668433e31c5ac21b8fb">										UJA113X_IOHLDC_IO4HLOC_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a63d7123240fcdc0b7838667a246342d0">UJA113X_IOHLDC_IO3HLOC_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a49c727c6ce5c4476f0444861a30f1ffa">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a49c727c6ce5c4476f0444861a30f1ffa">										UJA113X_IOHLDC_IO2HLOC_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#ae9919c204b471fd9f259b052bf7ed5ea">UJA113X_IOHLDC_IO1HLOC_MASK</a></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ae9919c204b471fd9f259b052bf7ed5ea"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ae9919c204b471fd9f259b052bf7ed5ea">UJA113X_IOHLDC_IO1HLOC_MASK</a></div><div class="ttdeci">#define UJA113X_IOHLDC_IO1HLOC_MASK</div><div class="ttdoc">HVIO high-side and low-side driver control register, HVIO1 high-side and low-side driver control macr...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02161">sbc_uja113x_map.h:2161</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a8cf46721e068f668433e31c5ac21b8fb"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a8cf46721e068f668433e31c5ac21b8fb">UJA113X_IOHLDC_IO4HLOC_MASK</a></div><div class="ttdeci">#define UJA113X_IOHLDC_IO4HLOC_MASK</div><div class="ttdoc">HVIO high-side and low-side driver control register, HVIO4 high-side and low-side driver control macr...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02134">sbc_uja113x_map.h:2134</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a8e5a09e11841b77cc60dfdc8266c3946"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a8e5a09e11841b77cc60dfdc8266c3946">UJA113X_IOHLDC_IO5HLOC_MASK</a></div><div class="ttdeci">#define UJA113X_IOHLDC_IO5HLOC_MASK</div><div class="ttdoc">HVIO high-side and low-side driver control register, HVIO5 high-side and low-side driver control macr...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02125">sbc_uja113x_map.h:2125</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a3979bdd5f7c6f2da8749ff878d667505"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a3979bdd5f7c6f2da8749ff878d667505">UJA113X_IOHLDC_IO6HLOC_MASK</a></div><div class="ttdeci">#define UJA113X_IOHLDC_IO6HLOC_MASK</div><div class="ttdoc">HVIO high-side and low-side driver control register, HVIO6 high-side and low-side driver control macr...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02116">sbc_uja113x_map.h:2116</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a63d7123240fcdc0b7838667a246342d0"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a63d7123240fcdc0b7838667a246342d0">UJA113X_IOHLDC_IO3HLOC_MASK</a></div><div class="ttdeci">#define UJA113X_IOHLDC_IO3HLOC_MASK</div><div class="ttdoc">HVIO high-side and low-side driver control register, HVIO3 high-side and low-side driver control macr...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02143">sbc_uja113x_map.h:2143</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a7fd1a5495ee1b0ae0a527276498bde84"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a7fd1a5495ee1b0ae0a527276498bde84">UJA113X_IOHLDC_IO8HLOC_MASK</a></div><div class="ttdeci">#define UJA113X_IOHLDC_IO8HLOC_MASK</div><div class="ttdoc">HVIO high-side and low-side driver control register, HVIO8 high-side and low-side driver control macr...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02098">sbc_uja113x_map.h:2098</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a49c727c6ce5c4476f0444861a30f1ffa"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a49c727c6ce5c4476f0444861a30f1ffa">UJA113X_IOHLDC_IO2HLOC_MASK</a></div><div class="ttdeci">#define UJA113X_IOHLDC_IO2HLOC_MASK</div><div class="ttdoc">HVIO high-side and low-side driver control register, HVIO2 high-side and low-side driver control macr...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02152">sbc_uja113x_map.h:2152</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ae1e2886402100911c600c55778e799db"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ae1e2886402100911c600c55778e799db">UJA113X_IOHLDC_IO7HLOC_MASK</a></div><div class="ttdeci">#define UJA113X_IOHLDC_IO7HLOC_MASK</div><div class="ttdoc">HVIO high-side and low-side driver control register, HVIO7 high-side and low-side driver control macr...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02107">sbc_uja113x_map.h:2107</a></div></div>
</div><!-- fragment -->
<p>HVIO high-side and low-side driver control register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02169">2169</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac761653c4781831723a8e9a95d8defae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_IOHLDC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02173">2173</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="adf8615322fa1ddefe8f8ea04f17e3d7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a9ff134f4cb15ac67de4c290d50e489bb">UJA113X_LC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a696af2e40fad2952af022ffa98930aa0">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a696af2e40fad2952af022ffa98930aa0">										UJA113X_LC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a9ff134f4cb15ac67de4c290d50e489bb"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a9ff134f4cb15ac67de4c290d50e489bb">UJA113X_LC_SHIFT</a></div><div class="ttdeci">#define UJA113X_LC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00290">sbc_uja113x_map.h:290</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a696af2e40fad2952af022ffa98930aa0"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a696af2e40fad2952af022ffa98930aa0">UJA113X_LC_MASK</a></div><div class="ttdeci">#define UJA113X_LC_MASK</div><div class="ttdoc">Lock control register macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00286">sbc_uja113x_map.h:286</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00291">291</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac7be34777be3f4599d557e49d8e36e4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LC_LK0C_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ae37c91fe1dea78f594e8f82ebe7ad762">UJA113X_LC_LK0C_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#ad2ba630e6609f0beabd83c2b48de66f7">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#ad2ba630e6609f0beabd83c2b48de66f7">										UJA113X_LC_LK0C_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ad2ba630e6609f0beabd83c2b48de66f7"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ad2ba630e6609f0beabd83c2b48de66f7">UJA113X_LC_LK0C_MASK</a></div><div class="ttdeci">#define UJA113X_LC_LK0C_MASK</div><div class="ttdoc">Lock control 0: address area 0x06 to 0x09 - general-purpose memory macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00278">sbc_uja113x_map.h:278</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ae37c91fe1dea78f594e8f82ebe7ad762"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ae37c91fe1dea78f594e8f82ebe7ad762">UJA113X_LC_LK0C_SHIFT</a></div><div class="ttdeci">#define UJA113X_LC_LK0C_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00279">sbc_uja113x_map.h:279</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00280">280</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad2ba630e6609f0beabd83c2b48de66f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LC_LK0C_MASK&#160;&#160;&#160;(0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock control 0: address area 0x06 to 0x09 - general-purpose memory macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00278">278</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae37c91fe1dea78f594e8f82ebe7ad762"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LC_LK0C_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00279">279</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="abcc02962d6fd624d5b318449db41694e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LC_LK1C_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#af7dc9704c5cd87d2e497b8a8c4d7e522">UJA113X_LC_LK1C_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a9f5ac6230f4831b46cd0476422f015ff">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a9f5ac6230f4831b46cd0476422f015ff">										UJA113X_LC_LK1C_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a9f5ac6230f4831b46cd0476422f015ff"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a9f5ac6230f4831b46cd0476422f015ff">UJA113X_LC_LK1C_MASK</a></div><div class="ttdeci">#define UJA113X_LC_LK1C_MASK</div><div class="ttdoc">Lock control 1: address area 0x10 to 0x1F - supply control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00270">sbc_uja113x_map.h:270</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_af7dc9704c5cd87d2e497b8a8c4d7e522"><div class="ttname"><a href="sbc__uja113x__map_8h.html#af7dc9704c5cd87d2e497b8a8c4d7e522">UJA113X_LC_LK1C_SHIFT</a></div><div class="ttdeci">#define UJA113X_LC_LK1C_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00271">sbc_uja113x_map.h:271</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00272">272</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9f5ac6230f4831b46cd0476422f015ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LC_LK1C_MASK&#160;&#160;&#160;(0x02U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock control 1: address area 0x10 to 0x1F - supply control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00270">270</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="af7dc9704c5cd87d2e497b8a8c4d7e522"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LC_LK1C_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00271">271</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1a73d880aacb303717bbb3ecb0111dbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LC_LK2C_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a0a95c4b45190e77595ff49533ea27d62">UJA113X_LC_LK2C_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a19e91c07f8d49ef7571f843c8ce8e057">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a19e91c07f8d49ef7571f843c8ce8e057">										UJA113X_LC_LK2C_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a0a95c4b45190e77595ff49533ea27d62"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a0a95c4b45190e77595ff49533ea27d62">UJA113X_LC_LK2C_SHIFT</a></div><div class="ttdeci">#define UJA113X_LC_LK2C_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00263">sbc_uja113x_map.h:263</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a19e91c07f8d49ef7571f843c8ce8e057"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a19e91c07f8d49ef7571f843c8ce8e057">UJA113X_LC_LK2C_MASK</a></div><div class="ttdeci">#define UJA113X_LC_LK2C_MASK</div><div class="ttdoc">Lock control 2: address area 0x20 to 0x2F - transceiver control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00262">sbc_uja113x_map.h:262</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00264">264</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a19e91c07f8d49ef7571f843c8ce8e057"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LC_LK2C_MASK&#160;&#160;&#160;(0x04U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock control 2: address area 0x20 to 0x2F - transceiver control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00262">262</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0a95c4b45190e77595ff49533ea27d62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LC_LK2C_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00263">263</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a20a604dcb48fc7773a34b7b2871b5598"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LC_LK3C_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a92b99fa86486a53fd644d199a55c5d46">UJA113X_LC_LK3C_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#aadf5c4ef722bd8d52562c8e6022e821a">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#aadf5c4ef722bd8d52562c8e6022e821a">										UJA113X_LC_LK3C_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a92b99fa86486a53fd644d199a55c5d46"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a92b99fa86486a53fd644d199a55c5d46">UJA113X_LC_LK3C_SHIFT</a></div><div class="ttdeci">#define UJA113X_LC_LK3C_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00255">sbc_uja113x_map.h:255</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aadf5c4ef722bd8d52562c8e6022e821a"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aadf5c4ef722bd8d52562c8e6022e821a">UJA113X_LC_LK3C_MASK</a></div><div class="ttdeci">#define UJA113X_LC_LK3C_MASK</div><div class="ttdoc">Lock control 3: address area 0x30 to 0x3F - address area 0x30 to 0x3F - HVIO1 to HVIO4 control macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00254">sbc_uja113x_map.h:254</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00256">256</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aadf5c4ef722bd8d52562c8e6022e821a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LC_LK3C_MASK&#160;&#160;&#160;(0x08U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock control 3: address area 0x30 to 0x3F - address area 0x30 to 0x3F - HVIO1 to HVIO4 control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00254">254</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a92b99fa86486a53fd644d199a55c5d46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LC_LK3C_SHIFT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00255">255</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae86ad50dc7734266cbdd776776739c66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LC_LK4C_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a433ac45b45f7fe4d9c5a53afe95d5511">UJA113X_LC_LK4C_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a0f1969a8cd1142df23671c80461de312">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a0f1969a8cd1142df23671c80461de312">										UJA113X_LC_LK4C_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a0f1969a8cd1142df23671c80461de312"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a0f1969a8cd1142df23671c80461de312">UJA113X_LC_LK4C_MASK</a></div><div class="ttdeci">#define UJA113X_LC_LK4C_MASK</div><div class="ttdoc">Lock control 4: address area 0x40 to 0x4F - HVIO5 to HVIO8 control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00245">sbc_uja113x_map.h:245</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a433ac45b45f7fe4d9c5a53afe95d5511"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a433ac45b45f7fe4d9c5a53afe95d5511">UJA113X_LC_LK4C_SHIFT</a></div><div class="ttdeci">#define UJA113X_LC_LK4C_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00246">sbc_uja113x_map.h:246</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00247">247</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0f1969a8cd1142df23671c80461de312"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LC_LK4C_MASK&#160;&#160;&#160;(0x10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock control 4: address area 0x40 to 0x4F - HVIO5 to HVIO8 control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00245">245</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a433ac45b45f7fe4d9c5a53afe95d5511"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LC_LK4C_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00246">246</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6f85e128f8cedf19ab8f7574e627e8e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LC_LK5C_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a5f76854853ed3acea496f20eef6b89fa">UJA113X_LC_LK5C_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a8e0136b8ae1f544cb6033435302a4d0f">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a8e0136b8ae1f544cb6033435302a4d0f">										UJA113X_LC_LK5C_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a8e0136b8ae1f544cb6033435302a4d0f"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a8e0136b8ae1f544cb6033435302a4d0f">UJA113X_LC_LK5C_MASK</a></div><div class="ttdeci">#define UJA113X_LC_LK5C_MASK</div><div class="ttdoc">Lock control control 5: address area 0x50 to 0x5F - Timer control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00237">sbc_uja113x_map.h:237</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a5f76854853ed3acea496f20eef6b89fa"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a5f76854853ed3acea496f20eef6b89fa">UJA113X_LC_LK5C_SHIFT</a></div><div class="ttdeci">#define UJA113X_LC_LK5C_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00238">sbc_uja113x_map.h:238</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00239">239</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8e0136b8ae1f544cb6033435302a4d0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LC_LK5C_MASK&#160;&#160;&#160;(0x20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock control control 5: address area 0x50 to 0x5F - Timer control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00237">237</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5f76854853ed3acea496f20eef6b89fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LC_LK5C_SHIFT&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00238">238</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a898137955fa73e678aa04327acf041c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LC_LK6C_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a7fa0eb2a97f996355765ae5d87fdd7fa">UJA113X_LC_LK6C_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a3191523ba586106a0a98a7c411ae07ad">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a3191523ba586106a0a98a7c411ae07ad">										UJA113X_LC_LK6C_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a3191523ba586106a0a98a7c411ae07ad"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a3191523ba586106a0a98a7c411ae07ad">UJA113X_LC_LK6C_MASK</a></div><div class="ttdeci">#define UJA113X_LC_LK6C_MASK</div><div class="ttdoc">Lock control 6: address area 0x68 to 0x6F macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00229">sbc_uja113x_map.h:229</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a7fa0eb2a97f996355765ae5d87fdd7fa"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a7fa0eb2a97f996355765ae5d87fdd7fa">UJA113X_LC_LK6C_SHIFT</a></div><div class="ttdeci">#define UJA113X_LC_LK6C_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00230">sbc_uja113x_map.h:230</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00231">231</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3191523ba586106a0a98a7c411ae07ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LC_LK6C_MASK&#160;&#160;&#160;(0x40U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock control 6: address area 0x68 to 0x6F macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00229">229</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7fa0eb2a97f996355765ae5d87fdd7fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LC_LK6C_SHIFT&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00230">230</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a696af2e40fad2952af022ffa98930aa0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LC_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="sbc__uja113x__map_8h.html#ad2ba630e6609f0beabd83c2b48de66f7">UJA113X_LC_LK0C_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a9f5ac6230f4831b46cd0476422f015ff">UJA113X_LC_LK1C_MASK</a> | \</div>
<div class="line">                                         UJA113X_LC_LK2C_MASK | <a class="code" href="sbc__uja113x__map_8h.html#aadf5c4ef722bd8d52562c8e6022e821a">UJA113X_LC_LK3C_MASK</a> | \</div>
<div class="line">                                                             UJA113X_LC_LK4C_MASK | <a class="code" href="sbc__uja113x__map_8h.html#a8e0136b8ae1f544cb6033435302a4d0f">UJA113X_LC_LK5C_MASK</a> | \</div>
<div class="line">                                                             UJA113X_LC_LK6C_MASK)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a8e0136b8ae1f544cb6033435302a4d0f"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a8e0136b8ae1f544cb6033435302a4d0f">UJA113X_LC_LK5C_MASK</a></div><div class="ttdeci">#define UJA113X_LC_LK5C_MASK</div><div class="ttdoc">Lock control control 5: address area 0x50 to 0x5F - Timer control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00237">sbc_uja113x_map.h:237</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a9f5ac6230f4831b46cd0476422f015ff"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a9f5ac6230f4831b46cd0476422f015ff">UJA113X_LC_LK1C_MASK</a></div><div class="ttdeci">#define UJA113X_LC_LK1C_MASK</div><div class="ttdoc">Lock control 1: address area 0x10 to 0x1F - supply control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00270">sbc_uja113x_map.h:270</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aadf5c4ef722bd8d52562c8e6022e821a"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aadf5c4ef722bd8d52562c8e6022e821a">UJA113X_LC_LK3C_MASK</a></div><div class="ttdeci">#define UJA113X_LC_LK3C_MASK</div><div class="ttdoc">Lock control 3: address area 0x30 to 0x3F - address area 0x30 to 0x3F - HVIO1 to HVIO4 control macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00254">sbc_uja113x_map.h:254</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ad2ba630e6609f0beabd83c2b48de66f7"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ad2ba630e6609f0beabd83c2b48de66f7">UJA113X_LC_LK0C_MASK</a></div><div class="ttdeci">#define UJA113X_LC_LK0C_MASK</div><div class="ttdoc">Lock control 0: address area 0x06 to 0x09 - general-purpose memory macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00278">sbc_uja113x_map.h:278</a></div></div>
</div><!-- fragment -->
<p>Lock control register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00286">286</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9ff134f4cb15ac67de4c290d50e489bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00290">290</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad95edb917215f2bfb2fff0da7a5a7bcf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LINC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a4a1344cf2ff4be5d2b2de496b5818405">UJA113X_LINC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a23991eee0c3b3908e076769e1f51b9f1">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a23991eee0c3b3908e076769e1f51b9f1">										UJA113X_LINC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a23991eee0c3b3908e076769e1f51b9f1"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a23991eee0c3b3908e076769e1f51b9f1">UJA113X_LINC_MASK</a></div><div class="ttdeci">#define UJA113X_LINC_MASK</div><div class="ttdoc">LIN control register macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00780">sbc_uja113x_map.h:780</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a4a1344cf2ff4be5d2b2de496b5818405"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a4a1344cf2ff4be5d2b2de496b5818405">UJA113X_LINC_SHIFT</a></div><div class="ttdeci">#define UJA113X_LINC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00782">sbc_uja113x_map.h:782</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00783">783</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0debb16a4750d173c93c1d125f6c13c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LINC_LMC1_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#aab2f19f5d0d1f40daad058f52e3a5bd4">UJA113X_LINC_LMC1_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#adfa2743b348e6f44b292b85db0e54d95">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#adfa2743b348e6f44b292b85db0e54d95">										UJA113X_LINC_LMC1_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aab2f19f5d0d1f40daad058f52e3a5bd4"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aab2f19f5d0d1f40daad058f52e3a5bd4">UJA113X_LINC_LMC1_SHIFT</a></div><div class="ttdeci">#define UJA113X_LINC_LMC1_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00773">sbc_uja113x_map.h:773</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_adfa2743b348e6f44b292b85db0e54d95"><div class="ttname"><a href="sbc__uja113x__map_8h.html#adfa2743b348e6f44b292b85db0e54d95">UJA113X_LINC_LMC1_MASK</a></div><div class="ttdeci">#define UJA113X_LINC_LMC1_MASK</div><div class="ttdoc">LIN control register, LIN1 transceiver operating mode selection macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00772">sbc_uja113x_map.h:772</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00774">774</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="adfa2743b348e6f44b292b85db0e54d95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LINC_LMC1_MASK&#160;&#160;&#160;(0x03U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN control register, LIN1 transceiver operating mode selection macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00772">772</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aab2f19f5d0d1f40daad058f52e3a5bd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LINC_LMC1_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00773">773</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a71a6a0866d0a0075ccc2fd364a9240d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LINC_LMC2_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#aab73e134d618b42c482d2eb8801d0b25">UJA113X_LINC_LMC2_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a0876c324bb3ef7154a24590be34ce62c">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a0876c324bb3ef7154a24590be34ce62c">										UJA113X_LINC_LMC2_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aab73e134d618b42c482d2eb8801d0b25"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aab73e134d618b42c482d2eb8801d0b25">UJA113X_LINC_LMC2_SHIFT</a></div><div class="ttdeci">#define UJA113X_LINC_LMC2_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00757">sbc_uja113x_map.h:757</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a0876c324bb3ef7154a24590be34ce62c"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a0876c324bb3ef7154a24590be34ce62c">UJA113X_LINC_LMC2_MASK</a></div><div class="ttdeci">#define UJA113X_LINC_LMC2_MASK</div><div class="ttdoc">LIN control register, LIN2 transceiver operating mode selection macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00756">sbc_uja113x_map.h:756</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00758">758</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0876c324bb3ef7154a24590be34ce62c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LINC_LMC2_MASK&#160;&#160;&#160;(0x30U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN control register, LIN2 transceiver operating mode selection macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00756">756</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aab73e134d618b42c482d2eb8801d0b25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LINC_LMC2_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00757">757</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae34e564e64b5f187f63405aecc21e9f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LINC_LSC1_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a6f15dc2fcd1c9f962eed3f455910ee56">UJA113X_LINC_LSC1_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a67acc14dd7b44478801eda1379c932f7">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a67acc14dd7b44478801eda1379c932f7">										UJA113X_LINC_LSC1_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a6f15dc2fcd1c9f962eed3f455910ee56"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a6f15dc2fcd1c9f962eed3f455910ee56">UJA113X_LINC_LSC1_SHIFT</a></div><div class="ttdeci">#define UJA113X_LINC_LSC1_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00765">sbc_uja113x_map.h:765</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a67acc14dd7b44478801eda1379c932f7"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a67acc14dd7b44478801eda1379c932f7">UJA113X_LINC_LSC1_MASK</a></div><div class="ttdeci">#define UJA113X_LINC_LSC1_MASK</div><div class="ttdoc">LIN control register, LIN1 slope control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00764">sbc_uja113x_map.h:764</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00766">766</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a67acc14dd7b44478801eda1379c932f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LINC_LSC1_MASK&#160;&#160;&#160;(0x0CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN control register, LIN1 slope control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00764">764</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6f15dc2fcd1c9f962eed3f455910ee56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LINC_LSC1_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00765">765</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="acfabbe387a7b4f313e5f06b7104a9cdd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LINC_LSC2_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#abf14288b45b9e8e1994e9024bd9c2692">UJA113X_LINC_LSC2_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a5193b4375919ff323d859e8b98128341">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a5193b4375919ff323d859e8b98128341">										UJA113X_LINC_LSC2_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a5193b4375919ff323d859e8b98128341"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a5193b4375919ff323d859e8b98128341">UJA113X_LINC_LSC2_MASK</a></div><div class="ttdeci">#define UJA113X_LINC_LSC2_MASK</div><div class="ttdoc">LIN control register, LIN2 slope control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00748">sbc_uja113x_map.h:748</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_abf14288b45b9e8e1994e9024bd9c2692"><div class="ttname"><a href="sbc__uja113x__map_8h.html#abf14288b45b9e8e1994e9024bd9c2692">UJA113X_LINC_LSC2_SHIFT</a></div><div class="ttdeci">#define UJA113X_LINC_LSC2_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00749">sbc_uja113x_map.h:749</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00750">750</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5193b4375919ff323d859e8b98128341"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LINC_LSC2_MASK&#160;&#160;&#160;(0xC0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN control register, LIN2 slope control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00748">748</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="abf14288b45b9e8e1994e9024bd9c2692"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LINC_LSC2_SHIFT&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00749">749</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a23991eee0c3b3908e076769e1f51b9f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LINC_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="sbc__uja113x__map_8h.html#a5193b4375919ff323d859e8b98128341">UJA113X_LINC_LSC2_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a0876c324bb3ef7154a24590be34ce62c">UJA113X_LINC_LMC2_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a67acc14dd7b44478801eda1379c932f7">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a67acc14dd7b44478801eda1379c932f7">										UJA113X_LINC_LSC1_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#adfa2743b348e6f44b292b85db0e54d95">UJA113X_LINC_LMC1_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a5193b4375919ff323d859e8b98128341"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a5193b4375919ff323d859e8b98128341">UJA113X_LINC_LSC2_MASK</a></div><div class="ttdeci">#define UJA113X_LINC_LSC2_MASK</div><div class="ttdoc">LIN control register, LIN2 slope control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00748">sbc_uja113x_map.h:748</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_adfa2743b348e6f44b292b85db0e54d95"><div class="ttname"><a href="sbc__uja113x__map_8h.html#adfa2743b348e6f44b292b85db0e54d95">UJA113X_LINC_LMC1_MASK</a></div><div class="ttdeci">#define UJA113X_LINC_LMC1_MASK</div><div class="ttdoc">LIN control register, LIN1 transceiver operating mode selection macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00772">sbc_uja113x_map.h:772</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a67acc14dd7b44478801eda1379c932f7"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a67acc14dd7b44478801eda1379c932f7">UJA113X_LINC_LSC1_MASK</a></div><div class="ttdeci">#define UJA113X_LINC_LSC1_MASK</div><div class="ttdoc">LIN control register, LIN1 slope control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00764">sbc_uja113x_map.h:764</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a0876c324bb3ef7154a24590be34ce62c"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a0876c324bb3ef7154a24590be34ce62c">UJA113X_LINC_LMC2_MASK</a></div><div class="ttdeci">#define UJA113X_LINC_LMC2_MASK</div><div class="ttdoc">LIN control register, LIN2 transceiver operating mode selection macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00756">sbc_uja113x_map.h:756</a></div></div>
</div><!-- fragment -->
<p>LIN control register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00780">780</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4a1344cf2ff4be5d2b2de496b5818405"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_LINC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00782">782</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6d2e299401b91838cc10d9d0846307e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MASK_0700_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#af4d9af3d446ca12efee8996b77dbfd67">UJA113X_MASK_0700_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#aabcac47dcaaab52282dbc966a2506df6">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#aabcac47dcaaab52282dbc966a2506df6">										UJA113X_MASK_0700_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aabcac47dcaaab52282dbc966a2506df6"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aabcac47dcaaab52282dbc966a2506df6">UJA113X_MASK_0700_MASK</a></div><div class="ttdeci">#define UJA113X_MASK_0700_MASK</div><div class="ttdoc">ID mask bits 7 to 0 of extended frame format. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00996">sbc_uja113x_map.h:996</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_af4d9af3d446ca12efee8996b77dbfd67"><div class="ttname"><a href="sbc__uja113x__map_8h.html#af4d9af3d446ca12efee8996b77dbfd67">UJA113X_MASK_0700_SHIFT</a></div><div class="ttdeci">#define UJA113X_MASK_0700_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00997">sbc_uja113x_map.h:997</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00998">998</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aabcac47dcaaab52282dbc966a2506df6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MASK_0700_MASK&#160;&#160;&#160;(0xFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ID mask bits 7 to 0 of extended frame format. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00996">996</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="af4d9af3d446ca12efee8996b77dbfd67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MASK_0700_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00997">997</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab09542e42fb51dac32fa2ee9997dc89e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MASK_1508_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a5ddd5c3027d8eac711b118aa9374d891">UJA113X_MASK_1508_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#af03535475afca5f89ecefe6e0c242292">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#af03535475afca5f89ecefe6e0c242292">										UJA113X_MASK_1508_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a5ddd5c3027d8eac711b118aa9374d891"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a5ddd5c3027d8eac711b118aa9374d891">UJA113X_MASK_1508_SHIFT</a></div><div class="ttdeci">#define UJA113X_MASK_1508_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01008">sbc_uja113x_map.h:1008</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_af03535475afca5f89ecefe6e0c242292"><div class="ttname"><a href="sbc__uja113x__map_8h.html#af03535475afca5f89ecefe6e0c242292">UJA113X_MASK_1508_MASK</a></div><div class="ttdeci">#define UJA113X_MASK_1508_MASK</div><div class="ttdoc">ID mask bits 15 to 8 of extended frame format. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01007">sbc_uja113x_map.h:1007</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01009">1009</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="af03535475afca5f89ecefe6e0c242292"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MASK_1508_MASK&#160;&#160;&#160;(0xFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ID mask bits 15 to 8 of extended frame format. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01007">1007</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5ddd5c3027d8eac711b118aa9374d891"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MASK_1508_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01008">1008</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9ae6accc0fe50fc63b9f862f3e47295e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MASK_1716_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a83ece1ccd52c50a4fee2e4c896cfc333">UJA113X_MASK_1716_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a3653ab03ced070df2da664361318a696">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a3653ab03ced070df2da664361318a696">										UJA113X_MASK_1716_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a83ece1ccd52c50a4fee2e4c896cfc333"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a83ece1ccd52c50a4fee2e4c896cfc333">UJA113X_MASK_1716_SHIFT</a></div><div class="ttdeci">#define UJA113X_MASK_1716_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01027">sbc_uja113x_map.h:1027</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a3653ab03ced070df2da664361318a696"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a3653ab03ced070df2da664361318a696">UJA113X_MASK_1716_MASK</a></div><div class="ttdeci">#define UJA113X_MASK_1716_MASK</div><div class="ttdoc">ID mask bits 17 to 16 of extended frame format. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01026">sbc_uja113x_map.h:1026</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01028">1028</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3653ab03ced070df2da664361318a696"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MASK_1716_MASK&#160;&#160;&#160;(0x03U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ID mask bits 17 to 16 of extended frame format. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01026">1026</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a83ece1ccd52c50a4fee2e4c896cfc333"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MASK_1716_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01027">1027</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9a32d653065062b55e862a7dd4949ba7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MASK_2318_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a95d8c482a2fc4d7906db2bbdf4849fd7">UJA113X_MASK_2318_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#ad22ff1d794c78188c0987760b789bbac">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#ad22ff1d794c78188c0987760b789bbac">										UJA113X_MASK_2318_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ad22ff1d794c78188c0987760b789bbac"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ad22ff1d794c78188c0987760b789bbac">UJA113X_MASK_2318_MASK</a></div><div class="ttdeci">#define UJA113X_MASK_2318_MASK</div><div class="ttdoc">ID mask bits 23 to 18 of extended frame format. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01018">sbc_uja113x_map.h:1018</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a95d8c482a2fc4d7906db2bbdf4849fd7"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a95d8c482a2fc4d7906db2bbdf4849fd7">UJA113X_MASK_2318_SHIFT</a></div><div class="ttdeci">#define UJA113X_MASK_2318_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01019">sbc_uja113x_map.h:1019</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01020">1020</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad22ff1d794c78188c0987760b789bbac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MASK_2318_MASK&#160;&#160;&#160;(0xFCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ID mask bits 23 to 18 of extended frame format. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01018">1018</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a95d8c482a2fc4d7906db2bbdf4849fd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MASK_2318_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01019">1019</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa6b50b245cb2e3118cd2595e323f2863"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MASK_2824_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a2fe81573680006e46b0214d6e04eebf3">UJA113X_MASK_2824_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a6f425289cc6aecfad4bb6eef6f9d984f">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a6f425289cc6aecfad4bb6eef6f9d984f">										UJA113X_MASK_2824_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a6f425289cc6aecfad4bb6eef6f9d984f"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a6f425289cc6aecfad4bb6eef6f9d984f">UJA113X_MASK_2824_MASK</a></div><div class="ttdeci">#define UJA113X_MASK_2824_MASK</div><div class="ttdoc">ID mask bits 28 to 24 of extended frame format. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01037">sbc_uja113x_map.h:1037</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a2fe81573680006e46b0214d6e04eebf3"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a2fe81573680006e46b0214d6e04eebf3">UJA113X_MASK_2824_SHIFT</a></div><div class="ttdeci">#define UJA113X_MASK_2824_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01038">sbc_uja113x_map.h:1038</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01039">1039</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6f425289cc6aecfad4bb6eef6f9d984f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MASK_2824_MASK&#160;&#160;&#160;(0x1FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ID mask bits 28 to 24 of extended frame format. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01037">1037</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2fe81573680006e46b0214d6e04eebf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MASK_2824_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01038">1038</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="adb3de8ec2d8f05aa6714e5a0523af656"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MC_MC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a1917898aade67c4a8389c3b39ed0e8af">UJA113X_MC_MC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a52e8349f63af305cac45d0382ef52181">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a52e8349f63af305cac45d0382ef52181">										UJA113X_MC_MC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a52e8349f63af305cac45d0382ef52181"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a52e8349f63af305cac45d0382ef52181">UJA113X_MC_MC_MASK</a></div><div class="ttdeci">#define UJA113X_MC_MC_MASK</div><div class="ttdoc">Mode control register, mode control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00080">sbc_uja113x_map.h:80</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a1917898aade67c4a8389c3b39ed0e8af"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a1917898aade67c4a8389c3b39ed0e8af">UJA113X_MC_MC_SHIFT</a></div><div class="ttdeci">#define UJA113X_MC_MC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00081">sbc_uja113x_map.h:81</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00082">82</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a52e8349f63af305cac45d0382ef52181"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MC_MC_MASK&#160;&#160;&#160;(0x07U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode control register, mode control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00080">80</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1917898aade67c4a8389c3b39ed0e8af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MC_MC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00081">81</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa17b124ea3e3be20bf76fe6ae407e77c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MCRCC_CRCC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#af14f9ee9aa3328bfbc08e15a80274a51">UJA113X_MCRCC_CRCC_SHIFT</a>) &amp; \</div>
<div class="line">                                        UJA113X_MTPNV_CRC_MASK)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_af14f9ee9aa3328bfbc08e15a80274a51"><div class="ttname"><a href="sbc__uja113x__map_8h.html#af14f9ee9aa3328bfbc08e15a80274a51">UJA113X_MCRCC_CRCC_SHIFT</a></div><div class="ttdeci">#define UJA113X_MCRCC_CRCC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02293">sbc_uja113x_map.h:2293</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02294">2294</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="af44deedc5db04fac85f3cc2405796632"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MCRCC_CRCC_MASK&#160;&#160;&#160;(0xFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MTPNV CRC control register, CRC control data macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02292">2292</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="af14f9ee9aa3328bfbc08e15a80274a51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MCRCC_CRCC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02293">2293</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1e288e955146160f1b75e32bd0324d16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MSS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; UJA113X_MAIN_SHIFT) &amp; \</div>
<div class="line">                                        UJA113X_MAIN_MASK)</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00114">114</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a756030a83c8913a3c5dba1bf448dffd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MSS_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(UJA113X_MAIN_OTWS_MASK | UJA113X_MAIN_NMS_MASK | \</div>
<div class="line">                                        UJA113X_MAIN_RSS_MASK)</div>
</div><!-- fragment -->
<p>Main status register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00111">111</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5744b89cf3bd3ddf6ee93c8b7a4bc30c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MSS_NMS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a998f8ee1fa0168cf91ec6899b13bb971">UJA113X_MSS_NMS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a285c3d0c80e3f77ce99a22910de68a14">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a285c3d0c80e3f77ce99a22910de68a14">										UJA113X_MSS_NMS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a998f8ee1fa0168cf91ec6899b13bb971"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a998f8ee1fa0168cf91ec6899b13bb971">UJA113X_MSS_NMS_SHIFT</a></div><div class="ttdeci">#define UJA113X_MSS_NMS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00096">sbc_uja113x_map.h:96</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a285c3d0c80e3f77ce99a22910de68a14"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a285c3d0c80e3f77ce99a22910de68a14">UJA113X_MSS_NMS_MASK</a></div><div class="ttdeci">#define UJA113X_MSS_NMS_MASK</div><div class="ttdoc">Main status register, Normal mode status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00095">sbc_uja113x_map.h:95</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00097">97</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a285c3d0c80e3f77ce99a22910de68a14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MSS_NMS_MASK&#160;&#160;&#160;(0x20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Main status register, Normal mode status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00095">95</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a998f8ee1fa0168cf91ec6899b13bb971"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MSS_NMS_SHIFT&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00096">96</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7410d91a71ce0e4a602568ea343f2034"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MSS_OTWS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ad85e782127f22d26b70d6adb183d1441">UJA113X_MSS_OTWS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a492488386b94acd8813e3f676076b31c">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a492488386b94acd8813e3f676076b31c">										UJA113X_MSS_OTWS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a492488386b94acd8813e3f676076b31c"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a492488386b94acd8813e3f676076b31c">UJA113X_MSS_OTWS_MASK</a></div><div class="ttdeci">#define UJA113X_MSS_OTWS_MASK</div><div class="ttdoc">Main status register, overtemperature warning status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00087">sbc_uja113x_map.h:87</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ad85e782127f22d26b70d6adb183d1441"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ad85e782127f22d26b70d6adb183d1441">UJA113X_MSS_OTWS_SHIFT</a></div><div class="ttdeci">#define UJA113X_MSS_OTWS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00088">sbc_uja113x_map.h:88</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00089">89</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a492488386b94acd8813e3f676076b31c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MSS_OTWS_MASK&#160;&#160;&#160;(0x40U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Main status register, overtemperature warning status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00087">87</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad85e782127f22d26b70d6adb183d1441"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MSS_OTWS_SHIFT&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00088">88</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae1aa3be276e3aee222d79fb20b3a52dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MSS_RSS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ac3d3832043f23a01bf819ab817abb14a">UJA113X_MSS_RSS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a3fd30b445bf6d281e9e9af5bb3a2013b">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a3fd30b445bf6d281e9e9af5bb3a2013b">										UJA113X_MSS_RSS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a3fd30b445bf6d281e9e9af5bb3a2013b"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a3fd30b445bf6d281e9e9af5bb3a2013b">UJA113X_MSS_RSS_MASK</a></div><div class="ttdeci">#define UJA113X_MSS_RSS_MASK</div><div class="ttdoc">Main status register, Reset source status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00103">sbc_uja113x_map.h:103</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ac3d3832043f23a01bf819ab817abb14a"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ac3d3832043f23a01bf819ab817abb14a">UJA113X_MSS_RSS_SHIFT</a></div><div class="ttdeci">#define UJA113X_MSS_RSS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00104">sbc_uja113x_map.h:104</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00105">105</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3fd30b445bf6d281e9e9af5bb3a2013b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MSS_RSS_MASK&#160;&#160;&#160;(0x1FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Main status register, Reset source status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00103">103</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac3d3832043f23a01bf819ab817abb14a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MSS_RSS_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00104">104</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad1d1407075b7621cd5b93e8018c1a562"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MSS_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00113">113</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad8fc54191ed16b9cfc15f10766ed6c60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MTPNVS_ECCS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a9a2d6fef4b10fc67aa4f32c8286d8597">UJA113X_MTPNVS_ECCS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a82c88404419552e3e0a6240356fcd502">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a82c88404419552e3e0a6240356fcd502">										UJA113X_MTPNVS_ECCS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a82c88404419552e3e0a6240356fcd502"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a82c88404419552e3e0a6240356fcd502">UJA113X_MTPNVS_ECCS_MASK</a></div><div class="ttdeci">#define UJA113X_MTPNVS_ECCS_MASK</div><div class="ttdoc">MTPNV status register, error detection during MTPVN cell programming macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02069">sbc_uja113x_map.h:2069</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a9a2d6fef4b10fc67aa4f32c8286d8597"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a9a2d6fef4b10fc67aa4f32c8286d8597">UJA113X_MTPNVS_ECCS_SHIFT</a></div><div class="ttdeci">#define UJA113X_MTPNVS_ECCS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02070">sbc_uja113x_map.h:2070</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02071">2071</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a82c88404419552e3e0a6240356fcd502"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MTPNVS_ECCS_MASK&#160;&#160;&#160;(0x02U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MTPNV status register, error detection during MTPVN cell programming macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02069">2069</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9a2d6fef4b10fc67aa4f32c8286d8597"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MTPNVS_ECCS_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02070">2070</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a153949b651b7a6874b477605fd8aa2cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MTPNVS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a68eb49cdcdc2902591873b70334b1d0c">UJA113X_MTPNVS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#aa333af43f3c254b82255fa9679275bb8">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#aa333af43f3c254b82255fa9679275bb8">										UJA113X_MTPNVS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a68eb49cdcdc2902591873b70334b1d0c"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a68eb49cdcdc2902591873b70334b1d0c">UJA113X_MTPNVS_SHIFT</a></div><div class="ttdeci">#define UJA113X_MTPNVS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02087">sbc_uja113x_map.h:2087</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aa333af43f3c254b82255fa9679275bb8"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aa333af43f3c254b82255fa9679275bb8">UJA113X_MTPNVS_MASK</a></div><div class="ttdeci">#define UJA113X_MTPNVS_MASK</div><div class="ttdoc">MTPNV status register macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02085">sbc_uja113x_map.h:2085</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02088">2088</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa333af43f3c254b82255fa9679275bb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MTPNVS_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="sbc__uja113x__map_8h.html#a2334f20d4e7b6df6e0ffaa3a46e7e743">UJA113X_MTPNVS_WRCNTS_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a82c88404419552e3e0a6240356fcd502">UJA113X_MTPNVS_ECCS_MASK</a> | \</div>
<div class="line">                                        UJA113X_MTPNVS_NVMPS_MASK)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a2334f20d4e7b6df6e0ffaa3a46e7e743"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a2334f20d4e7b6df6e0ffaa3a46e7e743">UJA113X_MTPNVS_WRCNTS_MASK</a></div><div class="ttdeci">#define UJA113X_MTPNVS_WRCNTS_MASK</div><div class="ttdoc">MTPNV status register, write counter macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02060">sbc_uja113x_map.h:2060</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a82c88404419552e3e0a6240356fcd502"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a82c88404419552e3e0a6240356fcd502">UJA113X_MTPNVS_ECCS_MASK</a></div><div class="ttdeci">#define UJA113X_MTPNVS_ECCS_MASK</div><div class="ttdoc">MTPNV status register, error detection during MTPVN cell programming macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02069">sbc_uja113x_map.h:2069</a></div></div>
</div><!-- fragment -->
<p>MTPNV status register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02085">2085</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a74c5cb6d2135333dc66777ec8558d045"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MTPNVS_NVMPS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a18cbbc0c080d4d39c985de6ea2b9a9b5">UJA113X_MTPNVS_NVMPS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a034e1749b924aab86f49356dd051aed1">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a034e1749b924aab86f49356dd051aed1">										UJA113X_MTPNVS_NVMPS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a18cbbc0c080d4d39c985de6ea2b9a9b5"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a18cbbc0c080d4d39c985de6ea2b9a9b5">UJA113X_MTPNVS_NVMPS_SHIFT</a></div><div class="ttdeci">#define UJA113X_MTPNVS_NVMPS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02078">sbc_uja113x_map.h:2078</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a034e1749b924aab86f49356dd051aed1"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a034e1749b924aab86f49356dd051aed1">UJA113X_MTPNVS_NVMPS_MASK</a></div><div class="ttdeci">#define UJA113X_MTPNVS_NVMPS_MASK</div><div class="ttdoc">MTPNV status register, non-volatile memory programming enable macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02077">sbc_uja113x_map.h:2077</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02079">2079</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a034e1749b924aab86f49356dd051aed1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MTPNVS_NVMPS_MASK&#160;&#160;&#160;(0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MTPNV status register, non-volatile memory programming enable macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02077">2077</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a18cbbc0c080d4d39c985de6ea2b9a9b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MTPNVS_NVMPS_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02078">2078</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a68eb49cdcdc2902591873b70334b1d0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MTPNVS_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02087">2087</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7b4f374fc8c3ffa405756c6f5c24a965"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MTPNVS_WRCNTS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a3b24fcead2d6cd9c722e76afebbbb3de">UJA113X_MTPNVS_WRCNTS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a2334f20d4e7b6df6e0ffaa3a46e7e743">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a2334f20d4e7b6df6e0ffaa3a46e7e743">										UJA113X_MTPNVS_WRCNTS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a2334f20d4e7b6df6e0ffaa3a46e7e743"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a2334f20d4e7b6df6e0ffaa3a46e7e743">UJA113X_MTPNVS_WRCNTS_MASK</a></div><div class="ttdeci">#define UJA113X_MTPNVS_WRCNTS_MASK</div><div class="ttdoc">MTPNV status register, write counter macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02060">sbc_uja113x_map.h:2060</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a3b24fcead2d6cd9c722e76afebbbb3de"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a3b24fcead2d6cd9c722e76afebbbb3de">UJA113X_MTPNVS_WRCNTS_SHIFT</a></div><div class="ttdeci">#define UJA113X_MTPNVS_WRCNTS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02061">sbc_uja113x_map.h:2061</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02062">2062</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2334f20d4e7b6df6e0ffaa3a46e7e743"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MTPNVS_WRCNTS_MASK&#160;&#160;&#160;(0xFCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MTPNV status register, write counter macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02060">2060</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3b24fcead2d6cd9c722e76afebbbb3de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_MTPNVS_WRCNTS_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02061">2061</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9e1016107a85ed7c6af280d9a534fae7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_RC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#adb64f23f789c2a9c2085917790cb3acd">UJA113X_RC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a217a11672e689b0d0961c97c15340f23">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a217a11672e689b0d0961c97c15340f23">										UJA113X_RC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_adb64f23f789c2a9c2085917790cb3acd"><div class="ttname"><a href="sbc__uja113x__map_8h.html#adb64f23f789c2a9c2085917790cb3acd">UJA113X_RC_SHIFT</a></div><div class="ttdeci">#define UJA113X_RC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00331">sbc_uja113x_map.h:331</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a217a11672e689b0d0961c97c15340f23"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a217a11672e689b0d0961c97c15340f23">UJA113X_RC_MASK</a></div><div class="ttdeci">#define UJA113X_RC_MASK</div><div class="ttdoc">Regulator control register macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00329">sbc_uja113x_map.h:329</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00332">332</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a217a11672e689b0d0961c97c15340f23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_RC_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="sbc__uja113x__map_8h.html#a39db5f3935defa1db642b9e844df3cf9">UJA113X_RC_V2SC_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a4d31496993cfceb585a254c8b349e56a">UJA113X_RC_V2C_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#aa8dbdf3101a79bd6175b336f5fc8b4d3">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#aa8dbdf3101a79bd6175b336f5fc8b4d3">										UJA113X_RC_V1RTC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a4d31496993cfceb585a254c8b349e56a"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a4d31496993cfceb585a254c8b349e56a">UJA113X_RC_V2C_MASK</a></div><div class="ttdeci">#define UJA113X_RC_V2C_MASK</div><div class="ttdoc">Regulator control register, V2 control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00313">sbc_uja113x_map.h:313</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a39db5f3935defa1db642b9e844df3cf9"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a39db5f3935defa1db642b9e844df3cf9">UJA113X_RC_V2SC_MASK</a></div><div class="ttdeci">#define UJA113X_RC_V2SC_MASK</div><div class="ttdoc">Regulator control register, V2 shutdown response to a battery over- or undervoltage macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00305">sbc_uja113x_map.h:305</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aa8dbdf3101a79bd6175b336f5fc8b4d3"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aa8dbdf3101a79bd6175b336f5fc8b4d3">UJA113X_RC_V1RTC_MASK</a></div><div class="ttdeci">#define UJA113X_RC_V1RTC_MASK</div><div class="ttdoc">Regulator control register, V1 undervoltage reset threshold macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00321">sbc_uja113x_map.h:321</a></div></div>
</div><!-- fragment -->
<p>Regulator control register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00329">329</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="adb64f23f789c2a9c2085917790cb3acd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_RC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00331">331</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac78f6b0c69a3b7a92c2c958dd4b27941"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_RC_V1RTC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x)&lt;&lt;<a class="code" href="sbc__uja113x__map_8h.html#a6515637db74a5e0e91cbb8e79f9cb883">UJA113X_RC_V1RTC_SHIFT</a>) &amp; \</div>
<div class="line">                                        UJA113X_REGULATOR_V1RTC_MASK)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a6515637db74a5e0e91cbb8e79f9cb883"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a6515637db74a5e0e91cbb8e79f9cb883">UJA113X_RC_V1RTC_SHIFT</a></div><div class="ttdeci">#define UJA113X_RC_V1RTC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00322">sbc_uja113x_map.h:322</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00323">323</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa8dbdf3101a79bd6175b336f5fc8b4d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_RC_V1RTC_MASK&#160;&#160;&#160;(0x03U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Regulator control register, V1 undervoltage reset threshold macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00321">321</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6515637db74a5e0e91cbb8e79f9cb883"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_RC_V1RTC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00322">322</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4efcf451ab61936c3f499539be73d94e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_RC_V2C_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a814c757cde6a0a0c01e86b122861eca2">UJA113X_RC_V2C_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a4d31496993cfceb585a254c8b349e56a">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a4d31496993cfceb585a254c8b349e56a">										UJA113X_RC_V2C_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a814c757cde6a0a0c01e86b122861eca2"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a814c757cde6a0a0c01e86b122861eca2">UJA113X_RC_V2C_SHIFT</a></div><div class="ttdeci">#define UJA113X_RC_V2C_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00314">sbc_uja113x_map.h:314</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a4d31496993cfceb585a254c8b349e56a"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a4d31496993cfceb585a254c8b349e56a">UJA113X_RC_V2C_MASK</a></div><div class="ttdeci">#define UJA113X_RC_V2C_MASK</div><div class="ttdoc">Regulator control register, V2 control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00313">sbc_uja113x_map.h:313</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00315">315</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4d31496993cfceb585a254c8b349e56a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_RC_V2C_MASK&#160;&#160;&#160;(0x0CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Regulator control register, V2 control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00313">313</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a814c757cde6a0a0c01e86b122861eca2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_RC_V2C_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00314">314</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a68ee2805b108a3a5f9d7cdb1ef072b90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_RC_V2SC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a727afc6187fc5bce6af56f5b8aca721e">UJA113X_RC_V2SC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a39db5f3935defa1db642b9e844df3cf9">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a39db5f3935defa1db642b9e844df3cf9">										UJA113X_RC_V2SC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a39db5f3935defa1db642b9e844df3cf9"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a39db5f3935defa1db642b9e844df3cf9">UJA113X_RC_V2SC_MASK</a></div><div class="ttdeci">#define UJA113X_RC_V2SC_MASK</div><div class="ttdoc">Regulator control register, V2 shutdown response to a battery over- or undervoltage macros...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00305">sbc_uja113x_map.h:305</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a727afc6187fc5bce6af56f5b8aca721e"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a727afc6187fc5bce6af56f5b8aca721e">UJA113X_RC_V2SC_SHIFT</a></div><div class="ttdeci">#define UJA113X_RC_V2SC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00306">sbc_uja113x_map.h:306</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00307">307</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a39db5f3935defa1db642b9e844df3cf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_RC_V2SC_MASK&#160;&#160;&#160;(0x30U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Regulator control register, V2 shutdown response to a battery over- or undervoltage macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00305">305</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a727afc6187fc5bce6af56f5b8aca721e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_RC_V2SC_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00306">306</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a08e922a2c231539d72c15e0851492a46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_REG_ADDR_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((uint8_t)((uint8_t)(x)&lt;&lt;<a class="el" href="sbc__uja113x__map_8h.html#ab40bca07880470f1c389508246c333f1">UJA113X_REG_ADDR_SHIFT</a>)&amp;<a class="el" href="sbc__uja113x__map_8h.html#aaef872320cddb8f47b37be7bb2916d6f">UJA113X_REG_ADDR_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00042">42</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaef872320cddb8f47b37be7bb2916d6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_REG_ADDR_MASK&#160;&#160;&#160;(0xFEU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register address macros. </p>
<p>TODO </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00040">40</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab40bca07880470f1c389508246c333f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_REG_ADDR_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00041">41</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a80aa1834563c3518fd5933db1a86f56a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a3e804c526a1a034dd19a39f717e070b1">UJA113X_SC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a534e4b8fa994026822d685d1cfa42965">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a534e4b8fa994026822d685d1cfa42965">										UJA113X_SC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a3e804c526a1a034dd19a39f717e070b1"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a3e804c526a1a034dd19a39f717e070b1">UJA113X_SC_SHIFT</a></div><div class="ttdeci">#define UJA113X_SC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02226">sbc_uja113x_map.h:2226</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a534e4b8fa994026822d685d1cfa42965"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a534e4b8fa994026822d685d1cfa42965">UJA113X_SC_MASK</a></div><div class="ttdeci">#define UJA113X_SC_MASK</div><div class="ttdoc">Start-up control register macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02223">sbc_uja113x_map.h:2223</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02227">2227</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3c87816e30f690da00bbea486ba0630b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SC_IO2SFC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ab956efa8e57bd68f0e73f54e1eef5845">UJA113X_SC_IO2SFC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a3c4517c0fcb520abc8c511591c1b8570">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a3c4517c0fcb520abc8c511591c1b8570">										UJA113X_SC_IO2SFC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a3c4517c0fcb520abc8c511591c1b8570"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a3c4517c0fcb520abc8c511591c1b8570">UJA113X_SC_IO2SFC_MASK</a></div><div class="ttdeci">#define UJA113X_SC_IO2SFC_MASK</div><div class="ttdoc">Start-up control register, HVIO2 configuration control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02215">sbc_uja113x_map.h:2215</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ab956efa8e57bd68f0e73f54e1eef5845"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ab956efa8e57bd68f0e73f54e1eef5845">UJA113X_SC_IO2SFC_SHIFT</a></div><div class="ttdeci">#define UJA113X_SC_IO2SFC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02216">sbc_uja113x_map.h:2216</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02217">2217</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3c4517c0fcb520abc8c511591c1b8570"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SC_IO2SFC_MASK&#160;&#160;&#160;(0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start-up control register, HVIO2 configuration control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02215">2215</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab956efa8e57bd68f0e73f54e1eef5845"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SC_IO2SFC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02216">2216</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a535d4d7123291c7c80d3c0cc95fa8ba2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SC_IO3SFC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a0dcedaea94d16ecf875bb5f7203739cb">UJA113X_SC_IO3SFC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a2bb564d267623959b240db66a95b1953">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a2bb564d267623959b240db66a95b1953">										UJA113X_SC_IO3SFC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a2bb564d267623959b240db66a95b1953"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a2bb564d267623959b240db66a95b1953">UJA113X_SC_IO3SFC_MASK</a></div><div class="ttdeci">#define UJA113X_SC_IO3SFC_MASK</div><div class="ttdoc">Start-up control register, HVIO3 configuration control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02207">sbc_uja113x_map.h:2207</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a0dcedaea94d16ecf875bb5f7203739cb"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a0dcedaea94d16ecf875bb5f7203739cb">UJA113X_SC_IO3SFC_SHIFT</a></div><div class="ttdeci">#define UJA113X_SC_IO3SFC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02208">sbc_uja113x_map.h:2208</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02209">2209</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2bb564d267623959b240db66a95b1953"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SC_IO3SFC_MASK&#160;&#160;&#160;(0x02U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start-up control register, HVIO3 configuration control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02207">2207</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0dcedaea94d16ecf875bb5f7203739cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SC_IO3SFC_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02208">2208</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a87522efb12df587cb3bff50cd094e18a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SC_IO4SFC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#aa8545e0a71fc29cb56b2da28dd9aa8eb">UJA113X_SC_IO4SFC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a7493c42cb5e814108d33d4900d3b511e">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a7493c42cb5e814108d33d4900d3b511e">										UJA113X_SC_IO4SFC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a7493c42cb5e814108d33d4900d3b511e"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a7493c42cb5e814108d33d4900d3b511e">UJA113X_SC_IO4SFC_MASK</a></div><div class="ttdeci">#define UJA113X_SC_IO4SFC_MASK</div><div class="ttdoc">Start-up control register, HVIO4 configuration control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02199">sbc_uja113x_map.h:2199</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aa8545e0a71fc29cb56b2da28dd9aa8eb"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aa8545e0a71fc29cb56b2da28dd9aa8eb">UJA113X_SC_IO4SFC_SHIFT</a></div><div class="ttdeci">#define UJA113X_SC_IO4SFC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02200">sbc_uja113x_map.h:2200</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02201">2201</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7493c42cb5e814108d33d4900d3b511e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SC_IO4SFC_MASK&#160;&#160;&#160;(0x04U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start-up control register, HVIO4 configuration control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02199">2199</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa8545e0a71fc29cb56b2da28dd9aa8eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SC_IO4SFC_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02200">2200</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a534e4b8fa994026822d685d1cfa42965"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SC_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="sbc__uja113x__map_8h.html#a3a5cea0e80e96ccac0839ab701362fdf">UJA113X_SC_RLC_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a9593005462cda7208df078d8979fa46d">UJA113X_SC_V2SUC_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a7493c42cb5e814108d33d4900d3b511e">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a7493c42cb5e814108d33d4900d3b511e">										UJA113X_SC_IO4SFC_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a2bb564d267623959b240db66a95b1953">UJA113X_SC_IO3SFC_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a3c4517c0fcb520abc8c511591c1b8570">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a3c4517c0fcb520abc8c511591c1b8570">										UJA113X_SC_IO2SFC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a2bb564d267623959b240db66a95b1953"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a2bb564d267623959b240db66a95b1953">UJA113X_SC_IO3SFC_MASK</a></div><div class="ttdeci">#define UJA113X_SC_IO3SFC_MASK</div><div class="ttdoc">Start-up control register, HVIO3 configuration control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02207">sbc_uja113x_map.h:2207</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a3c4517c0fcb520abc8c511591c1b8570"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a3c4517c0fcb520abc8c511591c1b8570">UJA113X_SC_IO2SFC_MASK</a></div><div class="ttdeci">#define UJA113X_SC_IO2SFC_MASK</div><div class="ttdoc">Start-up control register, HVIO2 configuration control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02215">sbc_uja113x_map.h:2215</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a7493c42cb5e814108d33d4900d3b511e"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a7493c42cb5e814108d33d4900d3b511e">UJA113X_SC_IO4SFC_MASK</a></div><div class="ttdeci">#define UJA113X_SC_IO4SFC_MASK</div><div class="ttdoc">Start-up control register, HVIO4 configuration control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02199">sbc_uja113x_map.h:2199</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a3a5cea0e80e96ccac0839ab701362fdf"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a3a5cea0e80e96ccac0839ab701362fdf">UJA113X_SC_RLC_MASK</a></div><div class="ttdeci">#define UJA113X_SC_RLC_MASK</div><div class="ttdoc">Start-up control register, RSTN output reset pulse width macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02183">sbc_uja113x_map.h:2183</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a9593005462cda7208df078d8979fa46d"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a9593005462cda7208df078d8979fa46d">UJA113X_SC_V2SUC_MASK</a></div><div class="ttdeci">#define UJA113X_SC_V2SUC_MASK</div><div class="ttdoc">Start-up control register, V2 start-up control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02191">sbc_uja113x_map.h:2191</a></div></div>
</div><!-- fragment -->
<p>Start-up control register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02223">2223</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7ed390baab67c2038dc650d65fb02c6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SC_RLC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a71aa1009cd7a09844226832489855d02">UJA113X_SC_RLC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a3a5cea0e80e96ccac0839ab701362fdf">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a3a5cea0e80e96ccac0839ab701362fdf">										UJA113X_SC_RLC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a71aa1009cd7a09844226832489855d02"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a71aa1009cd7a09844226832489855d02">UJA113X_SC_RLC_SHIFT</a></div><div class="ttdeci">#define UJA113X_SC_RLC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02184">sbc_uja113x_map.h:2184</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a3a5cea0e80e96ccac0839ab701362fdf"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a3a5cea0e80e96ccac0839ab701362fdf">UJA113X_SC_RLC_MASK</a></div><div class="ttdeci">#define UJA113X_SC_RLC_MASK</div><div class="ttdoc">Start-up control register, RSTN output reset pulse width macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02183">sbc_uja113x_map.h:2183</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02185">2185</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3a5cea0e80e96ccac0839ab701362fdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SC_RLC_MASK&#160;&#160;&#160;(0x30U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start-up control register, RSTN output reset pulse width macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02183">2183</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a71aa1009cd7a09844226832489855d02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SC_RLC_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02184">2184</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3e804c526a1a034dd19a39f717e070b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02226">2226</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5224c04c490c74f1506921f396503689"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SC_V2SUC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a88764aafbcd4a7a58dce6173ddf3b5c6">UJA113X_SC_V2SUC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a9593005462cda7208df078d8979fa46d">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a9593005462cda7208df078d8979fa46d">										UJA113X_SC_V2SUC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a9593005462cda7208df078d8979fa46d"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a9593005462cda7208df078d8979fa46d">UJA113X_SC_V2SUC_MASK</a></div><div class="ttdeci">#define UJA113X_SC_V2SUC_MASK</div><div class="ttdoc">Start-up control register, V2 start-up control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02191">sbc_uja113x_map.h:2191</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a88764aafbcd4a7a58dce6173ddf3b5c6"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a88764aafbcd4a7a58dce6173ddf3b5c6">UJA113X_SC_V2SUC_SHIFT</a></div><div class="ttdeci">#define UJA113X_SC_V2SUC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02192">sbc_uja113x_map.h:2192</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02193">2193</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9593005462cda7208df078d8979fa46d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SC_V2SUC_MASK&#160;&#160;&#160;(0x08U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start-up control register, V2 start-up control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02191">2191</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a88764aafbcd4a7a58dce6173ddf3b5c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SC_V2SUC_SHIFT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02192">2192</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9c15aa137273a6ece78554de05a8d5b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SCC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a9b4931464f1f6760de2d970ac8b2080e">UJA113X_SCC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a7761ddf60c4872228c445ba1d85b978e">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a7761ddf60c4872228c445ba1d85b978e">										UJA113X_SCC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a9b4931464f1f6760de2d970ac8b2080e"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a9b4931464f1f6760de2d970ac8b2080e">UJA113X_SCC_SHIFT</a></div><div class="ttdeci">#define UJA113X_SCC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02282">sbc_uja113x_map.h:2282</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a7761ddf60c4872228c445ba1d85b978e"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a7761ddf60c4872228c445ba1d85b978e">UJA113X_SCC_MASK</a></div><div class="ttdeci">#define UJA113X_SCC_MASK</div><div class="ttdoc">SBC configuration control register macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02279">sbc_uja113x_map.h:2279</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02283">2283</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="add5f53f4cb3a38d8a75a9be68106405e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SCC_FNMC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a4786b8106421228d44036e9231c24c8d">UJA113X_SCC_FNMC_SHIFT</a>) &amp; \</div>
<div class="line">                                        UJA113X_SBC_FNMC_MASK)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a4786b8106421228d44036e9231c24c8d"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a4786b8106421228d44036e9231c24c8d">UJA113X_SCC_FNMC_SHIFT</a></div><div class="ttdeci">#define UJA113X_SCC_FNMC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02246">sbc_uja113x_map.h:2246</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02247">2247</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="abf51dedc79f78f2c3ddc91be003acd8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SCC_FNMC_MASK&#160;&#160;&#160;(0x08U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SBC configuration control register, Forced Normal mode control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02245">2245</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4786b8106421228d44036e9231c24c8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SCC_FNMC_SHIFT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02246">2246</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7761ddf60c4872228c445ba1d85b978e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SCC_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="sbc__uja113x__map_8h.html#a000ce5f67c6ee5dbc4d6cbe587692dc4">UJA113X_SCC_V1RTSUC_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#abf51dedc79f78f2c3ddc91be003acd8a">UJA113X_SCC_FNMC_MASK</a> | \</div>
<div class="line">                                        UJA113X_SCC_SDMC_MASK| <a class="code" href="sbc__uja113x__map_8h.html#a6cda3432445ddcfed240bf3d0297df2d">UJA113X_SCC_VEXTAC_MASK</a> | \</div>
<div class="line">                                        UJA113X_SBC_SLPC_MASK)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a000ce5f67c6ee5dbc4d6cbe587692dc4"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a000ce5f67c6ee5dbc4d6cbe587692dc4">UJA113X_SCC_V1RTSUC_MASK</a></div><div class="ttdeci">#define UJA113X_SCC_V1RTSUC_MASK</div><div class="ttdoc">SBC configuration control register, V1 undervoltage threshold (defined by bit V1RTC) at start-up - ma...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02237">sbc_uja113x_map.h:2237</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_abf51dedc79f78f2c3ddc91be003acd8a"><div class="ttname"><a href="sbc__uja113x__map_8h.html#abf51dedc79f78f2c3ddc91be003acd8a">UJA113X_SCC_FNMC_MASK</a></div><div class="ttdeci">#define UJA113X_SCC_FNMC_MASK</div><div class="ttdoc">SBC configuration control register, Forced Normal mode control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02245">sbc_uja113x_map.h:2245</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a6cda3432445ddcfed240bf3d0297df2d"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a6cda3432445ddcfed240bf3d0297df2d">UJA113X_SCC_VEXTAC_MASK</a></div><div class="ttdeci">#define UJA113X_SCC_VEXTAC_MASK</div><div class="ttdoc">SBC configuration control register, regulator V2 control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02263">sbc_uja113x_map.h:2263</a></div></div>
</div><!-- fragment -->
<p>SBC configuration control register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02279">2279</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac775c2f40d3038a8b33aaae549d153f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SCC_SDMC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ae24cf061a9d0eb961445e22ee8b3cff2">UJA113X_SCC_SDMC_SHIFT</a>) &amp; \</div>
<div class="line">                                        UJA113X_SBC_SDMC_MASK)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ae24cf061a9d0eb961445e22ee8b3cff2"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ae24cf061a9d0eb961445e22ee8b3cff2">UJA113X_SCC_SDMC_SHIFT</a></div><div class="ttdeci">#define UJA113X_SCC_SDMC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02255">sbc_uja113x_map.h:2255</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02256">2256</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4dcbc9d581cb1d7880442b464d7a5332"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SCC_SDMC_MASK&#160;&#160;&#160;(0x04U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SBC configuration control register, Software Development mode control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02254">2254</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae24cf061a9d0eb961445e22ee8b3cff2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SCC_SDMC_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02255">2255</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9b4931464f1f6760de2d970ac8b2080e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SCC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02282">2282</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab0824695a65cd316e43e754cc3912568"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SCC_SLPC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ae552c250a21e9fb8bf64c784923443be">UJA113X_SCC_SLPC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#ac7018df57ae6b45fe11b2bc2aa1168e9">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#ac7018df57ae6b45fe11b2bc2aa1168e9">										UJA113X_SCC_SLPC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ac7018df57ae6b45fe11b2bc2aa1168e9"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ac7018df57ae6b45fe11b2bc2aa1168e9">UJA113X_SCC_SLPC_MASK</a></div><div class="ttdeci">#define UJA113X_SCC_SLPC_MASK</div><div class="ttdoc">SBC configuration control register, Sleep control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02271">sbc_uja113x_map.h:2271</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ae552c250a21e9fb8bf64c784923443be"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ae552c250a21e9fb8bf64c784923443be">UJA113X_SCC_SLPC_SHIFT</a></div><div class="ttdeci">#define UJA113X_SCC_SLPC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02272">sbc_uja113x_map.h:2272</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02273">2273</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac7018df57ae6b45fe11b2bc2aa1168e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SCC_SLPC_MASK&#160;&#160;&#160;(0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SBC configuration control register, Sleep control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02271">2271</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae552c250a21e9fb8bf64c784923443be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SCC_SLPC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02272">2272</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad37b06aa4975b6a57976e8476feb10df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SCC_V1RTSUC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a80ef0edca2c53b6c1923390fab797957">UJA113X_SCC_V1RTSUC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a000ce5f67c6ee5dbc4d6cbe587692dc4">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a000ce5f67c6ee5dbc4d6cbe587692dc4">										UJA113X_SCC_V1RTSUC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a80ef0edca2c53b6c1923390fab797957"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a80ef0edca2c53b6c1923390fab797957">UJA113X_SCC_V1RTSUC_SHIFT</a></div><div class="ttdeci">#define UJA113X_SCC_V1RTSUC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02238">sbc_uja113x_map.h:2238</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a000ce5f67c6ee5dbc4d6cbe587692dc4"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a000ce5f67c6ee5dbc4d6cbe587692dc4">UJA113X_SCC_V1RTSUC_MASK</a></div><div class="ttdeci">#define UJA113X_SCC_V1RTSUC_MASK</div><div class="ttdoc">SBC configuration control register, V1 undervoltage threshold (defined by bit V1RTC) at start-up - ma...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02237">sbc_uja113x_map.h:2237</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02239">2239</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a000ce5f67c6ee5dbc4d6cbe587692dc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SCC_V1RTSUC_MASK&#160;&#160;&#160;(0x30U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SBC configuration control register, V1 undervoltage threshold (defined by bit V1RTC) at start-up - macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02237">2237</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a80ef0edca2c53b6c1923390fab797957"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SCC_V1RTSUC_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02238">2238</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab55e075927a4c793c7b34d7a959f5d83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SCC_VEXTAC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a2e4249011d1fb664aa99f4aaa6024cd8">UJA113X_SCC_VEXTAC_SHIFT</a>) &amp; \</div>
<div class="line">                                        UJA113X_SBC_VEXTAC_MASK)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a2e4249011d1fb664aa99f4aaa6024cd8"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a2e4249011d1fb664aa99f4aaa6024cd8">UJA113X_SCC_VEXTAC_SHIFT</a></div><div class="ttdeci">#define UJA113X_SCC_VEXTAC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l02264">sbc_uja113x_map.h:2264</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02265">2265</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6cda3432445ddcfed240bf3d0297df2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SCC_VEXTAC_MASK&#160;&#160;&#160;(0x02U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SBC configuration control register, regulator V2 control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02263">2263</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2e4249011d1fb664aa99f4aaa6024cd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SCC_VEXTAC_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02264">2264</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9fbe8e515a3b2138875992b98fec6bc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SMPSC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a0eedaf67742aa51d4a23aa081eff0036">UJA113X_SMPSC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#ad354271622c9b19f1c213bb527db3b0c">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#ad354271622c9b19f1c213bb527db3b0c">										UJA113X_SMPSC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a0eedaf67742aa51d4a23aa081eff0036"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a0eedaf67742aa51d4a23aa081eff0036">UJA113X_SMPSC_SHIFT</a></div><div class="ttdeci">#define UJA113X_SMPSC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00545">sbc_uja113x_map.h:545</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ad354271622c9b19f1c213bb527db3b0c"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ad354271622c9b19f1c213bb527db3b0c">UJA113X_SMPSC_MASK</a></div><div class="ttdeci">#define UJA113X_SMPSC_MASK</div><div class="ttdoc">Supply voltage status register macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00544">sbc_uja113x_map.h:544</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00546">546</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad354271622c9b19f1c213bb527db3b0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SMPSC_MASK&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#a06339e0ac5fe843254f457bf5f46f5bf">UJA113X_SMPSC_SMPSOTC_MASK</a> | <a class="el" href="sbc__uja113x__map_8h.html#a039f1600b294490e89ccc9dd37a55b2a">UJA113X_SMPSC_SMPSC_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply voltage status register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00544">544</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0eedaf67742aa51d4a23aa081eff0036"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SMPSC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00545">545</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae0f7749b417d4c51b35ae1c72a606785"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SMPSC_SMPSC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#aec97497297443cc79155e9f1d740fc64">UJA113X_SMPSC_SMPSC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a039f1600b294490e89ccc9dd37a55b2a">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a039f1600b294490e89ccc9dd37a55b2a">										UJA113X_SMPSC_SMPSC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aec97497297443cc79155e9f1d740fc64"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aec97497297443cc79155e9f1d740fc64">UJA113X_SMPSC_SMPSC_SHIFT</a></div><div class="ttdeci">#define UJA113X_SMPSC_SMPSC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00537">sbc_uja113x_map.h:537</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a039f1600b294490e89ccc9dd37a55b2a"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a039f1600b294490e89ccc9dd37a55b2a">UJA113X_SMPSC_SMPSC_MASK</a></div><div class="ttdeci">#define UJA113X_SMPSC_SMPSC_MASK</div><div class="ttdoc">SMPS control register, SMPS on/off control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00536">sbc_uja113x_map.h:536</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00538">538</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a039f1600b294490e89ccc9dd37a55b2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SMPSC_SMPSC_MASK&#160;&#160;&#160;(0x03U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMPS control register, SMPS on/off control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00536">536</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aec97497297443cc79155e9f1d740fc64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SMPSC_SMPSC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00537">537</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5ed6d96e44ac678b8013858bc10f980a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SMPSC_SMPSOTC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ac4909f25d68fde7d8d43cb67750aef86">UJA113X_SMPSC_SMPSOTC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a06339e0ac5fe843254f457bf5f46f5bf">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a06339e0ac5fe843254f457bf5f46f5bf">										UJA113X_SMPSC_SMPSOTC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a06339e0ac5fe843254f457bf5f46f5bf"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a06339e0ac5fe843254f457bf5f46f5bf">UJA113X_SMPSC_SMPSOTC_MASK</a></div><div class="ttdeci">#define UJA113X_SMPSC_SMPSOTC_MASK</div><div class="ttdoc">SMPS control register, SMPS overtemperature control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00528">sbc_uja113x_map.h:528</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ac4909f25d68fde7d8d43cb67750aef86"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ac4909f25d68fde7d8d43cb67750aef86">UJA113X_SMPSC_SMPSOTC_SHIFT</a></div><div class="ttdeci">#define UJA113X_SMPSC_SMPSOTC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00529">sbc_uja113x_map.h:529</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00530">530</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a06339e0ac5fe843254f457bf5f46f5bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SMPSC_SMPSOTC_MASK&#160;&#160;&#160;(0x08U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMPS control register, SMPS overtemperature control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00528">528</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac4909f25d68fde7d8d43cb67750aef86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SMPSC_SMPSOTC_SHIFT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00529">529</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8f84cb72ce80f0d56c9e0e030dc29101"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SMPSOVC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a451e91ee32bcf071545a7de2d42c4640">UJA113X_SMPSOVC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a151f972c8bbf1c4e381546eac915f7af">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a151f972c8bbf1c4e381546eac915f7af">										UJA113X_SMPSOVC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a151f972c8bbf1c4e381546eac915f7af"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a151f972c8bbf1c4e381546eac915f7af">UJA113X_SMPSOVC_MASK</a></div><div class="ttdeci">#define UJA113X_SMPSOVC_MASK</div><div class="ttdoc">SMPS output voltage control register macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00563">sbc_uja113x_map.h:563</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a451e91ee32bcf071545a7de2d42c4640"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a451e91ee32bcf071545a7de2d42c4640">UJA113X_SMPSOVC_SHIFT</a></div><div class="ttdeci">#define UJA113X_SMPSOVC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00564">sbc_uja113x_map.h:564</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00565">565</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a151f972c8bbf1c4e381546eac915f7af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SMPSOVC_MASK&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#a14f9b63921a0a09f46fcb6baf1cdfb35">UJA113X_SMPSOVC_SMPOC_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMPS output voltage control register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00563">563</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a451e91ee32bcf071545a7de2d42c4640"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SMPSOVC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00564">564</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a54babb9e770335e6b7852badd06dfce6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SMPSOVC_SMPOC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#aa01121e381d25b29df5c9fc86f06b86b">UJA113X_SMPSOVC_SMPOC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a14f9b63921a0a09f46fcb6baf1cdfb35">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a14f9b63921a0a09f46fcb6baf1cdfb35">										UJA113X_SMPSOVC_SMPOC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aa01121e381d25b29df5c9fc86f06b86b"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aa01121e381d25b29df5c9fc86f06b86b">UJA113X_SMPSOVC_SMPOC_SHIFT</a></div><div class="ttdeci">#define UJA113X_SMPSOVC_SMPOC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00556">sbc_uja113x_map.h:556</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a14f9b63921a0a09f46fcb6baf1cdfb35"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a14f9b63921a0a09f46fcb6baf1cdfb35">UJA113X_SMPSOVC_SMPOC_MASK</a></div><div class="ttdeci">#define UJA113X_SMPSOVC_SMPOC_MASK</div><div class="ttdoc">SMPS output voltage control register, SMPS output voltage macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00555">sbc_uja113x_map.h:555</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00557">557</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a14f9b63921a0a09f46fcb6baf1cdfb35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SMPSOVC_SMPOC_MASK&#160;&#160;&#160;(0x0FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMPS output voltage control register, SMPS output voltage macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00555">555</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa01121e381d25b29df5c9fc86f06b86b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SMPSOVC_SMPOC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00556">556</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="accfabf786992e755773eb5718d0acafb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIE_BMOIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a6283c8de3432ea31daf489fe837509de">UJA113X_SUPIE_BMOIE_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a5841ec3171a329256ef6b562a892a341">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a5841ec3171a329256ef6b562a892a341">										UJA113X_SUPIE_BMOIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a6283c8de3432ea31daf489fe837509de"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a6283c8de3432ea31daf489fe837509de">UJA113X_SUPIE_BMOIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_SUPIE_BMOIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00637">sbc_uja113x_map.h:637</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a5841ec3171a329256ef6b562a892a341"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a5841ec3171a329256ef6b562a892a341">UJA113X_SUPIE_BMOIE_MASK</a></div><div class="ttdeci">#define UJA113X_SUPIE_BMOIE_MASK</div><div class="ttdoc">Supply interrupt enable register, battery monitor overvoltage interrupt enable macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00636">sbc_uja113x_map.h:636</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00638">638</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5841ec3171a329256ef6b562a892a341"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIE_BMOIE_MASK&#160;&#160;&#160;(0x10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply interrupt enable register, battery monitor overvoltage interrupt enable macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00636">636</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6283c8de3432ea31daf489fe837509de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIE_BMOIE_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00637">637</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a86f1b04df9dbbd186bc44c73363f9841"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIE_BMUIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a643a9fb538a31693d663b9e17c75cb1a">UJA113X_SUPIE_BMUIE_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a70f8d3d5b4f01d475590ee18840ad57b">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a70f8d3d5b4f01d475590ee18840ad57b">										UJA113X_SUPIE_BMUIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a70f8d3d5b4f01d475590ee18840ad57b"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a70f8d3d5b4f01d475590ee18840ad57b">UJA113X_SUPIE_BMUIE_MASK</a></div><div class="ttdeci">#define UJA113X_SUPIE_BMUIE_MASK</div><div class="ttdoc">Supply interrupt enable register, battery monitor undervoltage interrupt enable macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00645">sbc_uja113x_map.h:645</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a643a9fb538a31693d663b9e17c75cb1a"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a643a9fb538a31693d663b9e17c75cb1a">UJA113X_SUPIE_BMUIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_SUPIE_BMUIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00646">sbc_uja113x_map.h:646</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00647">647</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a70f8d3d5b4f01d475590ee18840ad57b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIE_BMUIE_MASK&#160;&#160;&#160;(0x08U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply interrupt enable register, battery monitor undervoltage interrupt enable macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00645">645</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a643a9fb538a31693d663b9e17c75cb1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIE_BMUIE_SHIFT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00646">646</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa00e00fa3d9c592d96c5b4a3e47ffaf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a89f22dcbd298798a5cfd873a4681ce81">UJA113X_SUPIE_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a338186a7fa8dbee8fc29693f2c949c9d">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a338186a7fa8dbee8fc29693f2c949c9d">										UJA113X_SUPIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a89f22dcbd298798a5cfd873a4681ce81"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a89f22dcbd298798a5cfd873a4681ce81">UJA113X_SUPIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_SUPIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00681">sbc_uja113x_map.h:681</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a338186a7fa8dbee8fc29693f2c949c9d"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a338186a7fa8dbee8fc29693f2c949c9d">UJA113X_SUPIE_MASK</a></div><div class="ttdeci">#define UJA113X_SUPIE_MASK</div><div class="ttdoc">Supply interrupt enable register macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00677">sbc_uja113x_map.h:677</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00682">682</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a338186a7fa8dbee8fc29693f2c949c9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIE_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="sbc__uja113x__map_8h.html#a26bed9fe240afe9cdaef6f76b03af76b">UJA113X_SUPIE_SMPSSIE_MASK</a>| <a class="code" href="sbc__uja113x__map_8h.html#a5841ec3171a329256ef6b562a892a341">UJA113X_SUPIE_BMOIE_MASK</a> | \</div>
<div class="line">                                        UJA113X_SUPIE_BMOIE_MASK | <a class="code" href="sbc__uja113x__map_8h.html#a70f8d3d5b4f01d475590ee18840ad57b">UJA113X_SUPIE_BMUIE_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a265d6587e491fff7bf172927dfcb8079">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a265d6587e491fff7bf172927dfcb8079">										UJA113X_SUPIE_VEXTOIE_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a05744ca7a6db5646455c8ae46668f56a">UJA113X_SUPIE_VEXTUIE_MASK</a> | \</div>
<div class="line">                                        UJA113X_SUPIE_V1UIE_MASK)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a70f8d3d5b4f01d475590ee18840ad57b"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a70f8d3d5b4f01d475590ee18840ad57b">UJA113X_SUPIE_BMUIE_MASK</a></div><div class="ttdeci">#define UJA113X_SUPIE_BMUIE_MASK</div><div class="ttdoc">Supply interrupt enable register, battery monitor undervoltage interrupt enable macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00645">sbc_uja113x_map.h:645</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a05744ca7a6db5646455c8ae46668f56a"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a05744ca7a6db5646455c8ae46668f56a">UJA113X_SUPIE_VEXTUIE_MASK</a></div><div class="ttdeci">#define UJA113X_SUPIE_VEXTUIE_MASK</div><div class="ttdoc">Supply interrupt enable register, VEXT undervoltage interrupt enable macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00661">sbc_uja113x_map.h:661</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a26bed9fe240afe9cdaef6f76b03af76b"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a26bed9fe240afe9cdaef6f76b03af76b">UJA113X_SUPIE_SMPSSIE_MASK</a></div><div class="ttdeci">#define UJA113X_SUPIE_SMPSSIE_MASK</div><div class="ttdoc">Supply interrupt enable register, SMPS status interrupt enable macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00627">sbc_uja113x_map.h:627</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a5841ec3171a329256ef6b562a892a341"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a5841ec3171a329256ef6b562a892a341">UJA113X_SUPIE_BMOIE_MASK</a></div><div class="ttdeci">#define UJA113X_SUPIE_BMOIE_MASK</div><div class="ttdoc">Supply interrupt enable register, battery monitor overvoltage interrupt enable macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00636">sbc_uja113x_map.h:636</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a265d6587e491fff7bf172927dfcb8079"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a265d6587e491fff7bf172927dfcb8079">UJA113X_SUPIE_VEXTOIE_MASK</a></div><div class="ttdeci">#define UJA113X_SUPIE_VEXTOIE_MASK</div><div class="ttdoc">Supply interrupt enable register, VEXT overvoltage interrupt enable macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00653">sbc_uja113x_map.h:653</a></div></div>
</div><!-- fragment -->
<p>Supply interrupt enable register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00677">677</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a89f22dcbd298798a5cfd873a4681ce81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIE_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00681">681</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a04ec3c2f4a917fc7f158b49e8d4753d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIE_SMPSSIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a8062b4df0593a72a58110963b9f8865b">UJA113X_SUPIE_SMPSSIE_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a26bed9fe240afe9cdaef6f76b03af76b">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a26bed9fe240afe9cdaef6f76b03af76b">										UJA113X_SUPIE_SMPSSIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a8062b4df0593a72a58110963b9f8865b"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a8062b4df0593a72a58110963b9f8865b">UJA113X_SUPIE_SMPSSIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_SUPIE_SMPSSIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00628">sbc_uja113x_map.h:628</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a26bed9fe240afe9cdaef6f76b03af76b"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a26bed9fe240afe9cdaef6f76b03af76b">UJA113X_SUPIE_SMPSSIE_MASK</a></div><div class="ttdeci">#define UJA113X_SUPIE_SMPSSIE_MASK</div><div class="ttdoc">Supply interrupt enable register, SMPS status interrupt enable macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00627">sbc_uja113x_map.h:627</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00629">629</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a26bed9fe240afe9cdaef6f76b03af76b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIE_SMPSSIE_MASK&#160;&#160;&#160;(0x20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply interrupt enable register, SMPS status interrupt enable macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00627">627</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8062b4df0593a72a58110963b9f8865b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIE_SMPSSIE_SHIFT&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00628">628</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae81745da597be5f932e1ab4afb747ee3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIE_V1UIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ac56db9967a3f6b7ffd49055d8b885bea">UJA113X_SUPIE_V1UIE_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a5e24e923c11d6f97130cf552a7801c6b">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a5e24e923c11d6f97130cf552a7801c6b">										UJA113X_SUPIE_V1UIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a5e24e923c11d6f97130cf552a7801c6b"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a5e24e923c11d6f97130cf552a7801c6b">UJA113X_SUPIE_V1UIE_MASK</a></div><div class="ttdeci">#define UJA113X_SUPIE_V1UIE_MASK</div><div class="ttdoc">Supply interrupt enable register, V1 undervoltage enable macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00669">sbc_uja113x_map.h:669</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ac56db9967a3f6b7ffd49055d8b885bea"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ac56db9967a3f6b7ffd49055d8b885bea">UJA113X_SUPIE_V1UIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_SUPIE_V1UIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00670">sbc_uja113x_map.h:670</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00671">671</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5e24e923c11d6f97130cf552a7801c6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIE_V1UIE_MASK&#160;&#160;&#160;(0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply interrupt enable register, V1 undervoltage enable macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00669">669</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac56db9967a3f6b7ffd49055d8b885bea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIE_V1UIE_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00670">670</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad341745d64d85f3c5f6dbba04a72a75f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIE_VEXTOIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#acdef7eaaef5504bd70d7c7ae5f9d3939">UJA113X_SUPIE_VEXTOIE_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a265d6587e491fff7bf172927dfcb8079">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a265d6587e491fff7bf172927dfcb8079">										UJA113X_SUPIE_VEXTOIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_acdef7eaaef5504bd70d7c7ae5f9d3939"><div class="ttname"><a href="sbc__uja113x__map_8h.html#acdef7eaaef5504bd70d7c7ae5f9d3939">UJA113X_SUPIE_VEXTOIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_SUPIE_VEXTOIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00654">sbc_uja113x_map.h:654</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a265d6587e491fff7bf172927dfcb8079"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a265d6587e491fff7bf172927dfcb8079">UJA113X_SUPIE_VEXTOIE_MASK</a></div><div class="ttdeci">#define UJA113X_SUPIE_VEXTOIE_MASK</div><div class="ttdoc">Supply interrupt enable register, VEXT overvoltage interrupt enable macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00653">sbc_uja113x_map.h:653</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00655">655</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a265d6587e491fff7bf172927dfcb8079"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIE_VEXTOIE_MASK&#160;&#160;&#160;(0x04U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply interrupt enable register, VEXT overvoltage interrupt enable macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00653">653</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="acdef7eaaef5504bd70d7c7ae5f9d3939"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIE_VEXTOIE_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00654">654</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae5d3457340aae8c6921ee61288e50b5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIE_VEXTUIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ac47054c21411c877e1f0c52eb969c6a2">UJA113X_SUPIE_VEXTUIE_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a05744ca7a6db5646455c8ae46668f56a">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a05744ca7a6db5646455c8ae46668f56a">										UJA113X_SUPIE_VEXTUIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a05744ca7a6db5646455c8ae46668f56a"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a05744ca7a6db5646455c8ae46668f56a">UJA113X_SUPIE_VEXTUIE_MASK</a></div><div class="ttdeci">#define UJA113X_SUPIE_VEXTUIE_MASK</div><div class="ttdoc">Supply interrupt enable register, VEXT undervoltage interrupt enable macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00661">sbc_uja113x_map.h:661</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ac47054c21411c877e1f0c52eb969c6a2"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ac47054c21411c877e1f0c52eb969c6a2">UJA113X_SUPIE_VEXTUIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_SUPIE_VEXTUIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00662">sbc_uja113x_map.h:662</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00663">663</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a05744ca7a6db5646455c8ae46668f56a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIE_VEXTUIE_MASK&#160;&#160;&#160;(0x02U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply interrupt enable register, VEXT undervoltage interrupt enable macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00661">661</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac47054c21411c877e1f0c52eb969c6a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIE_VEXTUIE_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00662">662</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a30dbb40f4f83ebdd04648c044c0b5be0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIS_BMOI_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a5cf7d9a245eeb8d5f61405f049907713">UJA113X_SUPIS_BMOI_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#af7ee1b943813027e87bf116543ba5603">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#af7ee1b943813027e87bf116543ba5603">										UJA113X_SUPIS_BMOI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a5cf7d9a245eeb8d5f61405f049907713"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a5cf7d9a245eeb8d5f61405f049907713">UJA113X_SUPIS_BMOI_SHIFT</a></div><div class="ttdeci">#define UJA113X_SUPIS_BMOI_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01725">sbc_uja113x_map.h:1725</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_af7ee1b943813027e87bf116543ba5603"><div class="ttname"><a href="sbc__uja113x__map_8h.html#af7ee1b943813027e87bf116543ba5603">UJA113X_SUPIS_BMOI_MASK</a></div><div class="ttdeci">#define UJA113X_SUPIS_BMOI_MASK</div><div class="ttdoc">Supply interrupt status register, battery monitor overvoltage interrupt macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01724">sbc_uja113x_map.h:1724</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01726">1726</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="af7ee1b943813027e87bf116543ba5603"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIS_BMOI_MASK&#160;&#160;&#160;(0x10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply interrupt status register, battery monitor overvoltage interrupt macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01724">1724</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5cf7d9a245eeb8d5f61405f049907713"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIS_BMOI_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01725">1725</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9a925947ad31eb8996e8c6f372f5ff7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIS_BMUI_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a275bd627b951267306fd7649b10059c0">UJA113X_SUPIS_BMUI_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a3e06a2331fe522843bfb26cd1bca7b02">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a3e06a2331fe522843bfb26cd1bca7b02">										UJA113X_SUPIS_BMUI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a275bd627b951267306fd7649b10059c0"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a275bd627b951267306fd7649b10059c0">UJA113X_SUPIS_BMUI_SHIFT</a></div><div class="ttdeci">#define UJA113X_SUPIS_BMUI_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01734">sbc_uja113x_map.h:1734</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a3e06a2331fe522843bfb26cd1bca7b02"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a3e06a2331fe522843bfb26cd1bca7b02">UJA113X_SUPIS_BMUI_MASK</a></div><div class="ttdeci">#define UJA113X_SUPIS_BMUI_MASK</div><div class="ttdoc">Supply interrupt status register, battery monitor undervoltage interrupt macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01733">sbc_uja113x_map.h:1733</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01735">1735</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3e06a2331fe522843bfb26cd1bca7b02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIS_BMUI_MASK&#160;&#160;&#160;(0x08U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply interrupt status register, battery monitor undervoltage interrupt macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01733">1733</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a275bd627b951267306fd7649b10059c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIS_BMUI_SHIFT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01734">1734</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9e3d3812b0578de262e04f8422b049e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#aeedd61d367a5f7e48050b64b0caa19e0">UJA113X_SUPIS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a2dd19b72a70f20d245ad664ddaf3356f">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a2dd19b72a70f20d245ad664ddaf3356f">										UJA113X_SUPIS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aeedd61d367a5f7e48050b64b0caa19e0"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aeedd61d367a5f7e48050b64b0caa19e0">UJA113X_SUPIS_SHIFT</a></div><div class="ttdeci">#define UJA113X_SUPIS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01771">sbc_uja113x_map.h:1771</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a2dd19b72a70f20d245ad664ddaf3356f"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a2dd19b72a70f20d245ad664ddaf3356f">UJA113X_SUPIS_MASK</a></div><div class="ttdeci">#define UJA113X_SUPIS_MASK</div><div class="ttdoc">Transceiver interrupt status register macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01768">sbc_uja113x_map.h:1768</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01772">1772</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2dd19b72a70f20d245ad664ddaf3356f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIS_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="sbc__uja113x__map_8h.html#a680fbed0f10657e13dcaaa73bec2c20d">UJA113X_SUPIS_SMPSSI_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#af7ee1b943813027e87bf116543ba5603">UJA113X_SUPIS_BMOI_MASK</a> | \</div>
<div class="line">                                        UJA113X_SUPIS_BMUI_MASK | <a class="code" href="sbc__uja113x__map_8h.html#adbc3b0930565d867ee0177c9d959660b">UJA113X_SUPIS_VEXTOI_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a22426b0f30b1e4e322efb3f992949bc3">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a22426b0f30b1e4e322efb3f992949bc3">									 	UJA113X_SUPIS_VEXTUI_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a660455662e7c43cfd3e1d48735b4d5ba">UJA113X_SUPIS_V1UI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a660455662e7c43cfd3e1d48735b4d5ba"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a660455662e7c43cfd3e1d48735b4d5ba">UJA113X_SUPIS_V1UI_MASK</a></div><div class="ttdeci">#define UJA113X_SUPIS_V1UI_MASK</div><div class="ttdoc">Supply interrupt status register, V1 undervoltage interrupt status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01760">sbc_uja113x_map.h:1760</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a680fbed0f10657e13dcaaa73bec2c20d"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a680fbed0f10657e13dcaaa73bec2c20d">UJA113X_SUPIS_SMPSSI_MASK</a></div><div class="ttdeci">#define UJA113X_SUPIS_SMPSSI_MASK</div><div class="ttdoc">Supply interrupt status register, SMPS status interrupt macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01715">sbc_uja113x_map.h:1715</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a22426b0f30b1e4e322efb3f992949bc3"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a22426b0f30b1e4e322efb3f992949bc3">UJA113X_SUPIS_VEXTUI_MASK</a></div><div class="ttdeci">#define UJA113X_SUPIS_VEXTUI_MASK</div><div class="ttdoc">Supply interrupt status register, VEXT undervoltage interrupt status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01751">sbc_uja113x_map.h:1751</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_af7ee1b943813027e87bf116543ba5603"><div class="ttname"><a href="sbc__uja113x__map_8h.html#af7ee1b943813027e87bf116543ba5603">UJA113X_SUPIS_BMOI_MASK</a></div><div class="ttdeci">#define UJA113X_SUPIS_BMOI_MASK</div><div class="ttdoc">Supply interrupt status register, battery monitor overvoltage interrupt macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01724">sbc_uja113x_map.h:1724</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_adbc3b0930565d867ee0177c9d959660b"><div class="ttname"><a href="sbc__uja113x__map_8h.html#adbc3b0930565d867ee0177c9d959660b">UJA113X_SUPIS_VEXTOI_MASK</a></div><div class="ttdeci">#define UJA113X_SUPIS_VEXTOI_MASK</div><div class="ttdoc">Supply interrupt status register, VEXT overvoltage interrupt status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01742">sbc_uja113x_map.h:1742</a></div></div>
</div><!-- fragment -->
<p>Transceiver interrupt status register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01768">1768</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeedd61d367a5f7e48050b64b0caa19e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIS_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01771">1771</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8e9aa8518c2003d97a8653f7d68b24f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIS_SMPSSI_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#abe84c9f851ec4ad291641e6b40d84188">UJA113X_SUPIS_SMPSSI_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a680fbed0f10657e13dcaaa73bec2c20d">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a680fbed0f10657e13dcaaa73bec2c20d">										UJA113X_SUPIS_SMPSSI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a680fbed0f10657e13dcaaa73bec2c20d"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a680fbed0f10657e13dcaaa73bec2c20d">UJA113X_SUPIS_SMPSSI_MASK</a></div><div class="ttdeci">#define UJA113X_SUPIS_SMPSSI_MASK</div><div class="ttdoc">Supply interrupt status register, SMPS status interrupt macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01715">sbc_uja113x_map.h:1715</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_abe84c9f851ec4ad291641e6b40d84188"><div class="ttname"><a href="sbc__uja113x__map_8h.html#abe84c9f851ec4ad291641e6b40d84188">UJA113X_SUPIS_SMPSSI_SHIFT</a></div><div class="ttdeci">#define UJA113X_SUPIS_SMPSSI_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01716">sbc_uja113x_map.h:1716</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01717">1717</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a680fbed0f10657e13dcaaa73bec2c20d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIS_SMPSSI_MASK&#160;&#160;&#160;(0x20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply interrupt status register, SMPS status interrupt macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01715">1715</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="abe84c9f851ec4ad291641e6b40d84188"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIS_SMPSSI_SHIFT&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01716">1716</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab96fdf7c258dc336813a0cfe80a1e36a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIS_V1UI_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a39cf397d3f7b36b1fec7d555790ec3c1">UJA113X_SUPIS_V1UI_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a660455662e7c43cfd3e1d48735b4d5ba">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a660455662e7c43cfd3e1d48735b4d5ba">										UJA113X_SUPIS_V1UI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a660455662e7c43cfd3e1d48735b4d5ba"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a660455662e7c43cfd3e1d48735b4d5ba">UJA113X_SUPIS_V1UI_MASK</a></div><div class="ttdeci">#define UJA113X_SUPIS_V1UI_MASK</div><div class="ttdoc">Supply interrupt status register, V1 undervoltage interrupt status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01760">sbc_uja113x_map.h:1760</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a39cf397d3f7b36b1fec7d555790ec3c1"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a39cf397d3f7b36b1fec7d555790ec3c1">UJA113X_SUPIS_V1UI_SHIFT</a></div><div class="ttdeci">#define UJA113X_SUPIS_V1UI_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01761">sbc_uja113x_map.h:1761</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01762">1762</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a660455662e7c43cfd3e1d48735b4d5ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIS_V1UI_MASK&#160;&#160;&#160;(0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply interrupt status register, V1 undervoltage interrupt status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01760">1760</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a39cf397d3f7b36b1fec7d555790ec3c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIS_V1UI_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01761">1761</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a00cb2247b5860f2f8fdfbd69d92ec128"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIS_VEXTOI_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a98bdc4c3a519968633ea3dc0d5284fba">UJA113X_SUPIS_VEXTOI_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#adbc3b0930565d867ee0177c9d959660b">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#adbc3b0930565d867ee0177c9d959660b">										UJA113X_SUPIS_VEXTOI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a98bdc4c3a519968633ea3dc0d5284fba"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a98bdc4c3a519968633ea3dc0d5284fba">UJA113X_SUPIS_VEXTOI_SHIFT</a></div><div class="ttdeci">#define UJA113X_SUPIS_VEXTOI_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01743">sbc_uja113x_map.h:1743</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_adbc3b0930565d867ee0177c9d959660b"><div class="ttname"><a href="sbc__uja113x__map_8h.html#adbc3b0930565d867ee0177c9d959660b">UJA113X_SUPIS_VEXTOI_MASK</a></div><div class="ttdeci">#define UJA113X_SUPIS_VEXTOI_MASK</div><div class="ttdoc">Supply interrupt status register, VEXT overvoltage interrupt status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01742">sbc_uja113x_map.h:1742</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01744">1744</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="adbc3b0930565d867ee0177c9d959660b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIS_VEXTOI_MASK&#160;&#160;&#160;(0x04U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply interrupt status register, VEXT overvoltage interrupt status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01742">1742</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a98bdc4c3a519968633ea3dc0d5284fba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIS_VEXTOI_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01743">1743</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aef8ea890094d34b23b5e67f3c51f1754"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIS_VEXTUI_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ae4210193243b4c9eb99712a70feb7287">UJA113X_SUPIS_VEXTUI_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a22426b0f30b1e4e322efb3f992949bc3">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a22426b0f30b1e4e322efb3f992949bc3">										UJA113X_SUPIS_VEXTUI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a22426b0f30b1e4e322efb3f992949bc3"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a22426b0f30b1e4e322efb3f992949bc3">UJA113X_SUPIS_VEXTUI_MASK</a></div><div class="ttdeci">#define UJA113X_SUPIS_VEXTUI_MASK</div><div class="ttdoc">Supply interrupt status register, VEXT undervoltage interrupt status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01751">sbc_uja113x_map.h:1751</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ae4210193243b4c9eb99712a70feb7287"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ae4210193243b4c9eb99712a70feb7287">UJA113X_SUPIS_VEXTUI_SHIFT</a></div><div class="ttdeci">#define UJA113X_SUPIS_VEXTUI_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01752">sbc_uja113x_map.h:1752</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01753">1753</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a22426b0f30b1e4e322efb3f992949bc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIS_VEXTUI_MASK&#160;&#160;&#160;(0x02U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply interrupt status register, VEXT undervoltage interrupt status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01751">1751</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae4210193243b4c9eb99712a70feb7287"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SUPIS_VEXTUI_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01752">1752</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0986d908b75d6a111642bc54cde73c35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SVS_BMOVS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a8938c1f0ba220bee593a08d91ac257fe">UJA113X_SVS_BMOVS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a765c1ac53e8aaffb9f63e724841a3862">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a765c1ac53e8aaffb9f63e724841a3862">										UJA113X_SVS_BMOVS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a765c1ac53e8aaffb9f63e724841a3862"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a765c1ac53e8aaffb9f63e724841a3862">UJA113X_SVS_BMOVS_MASK</a></div><div class="ttdeci">#define UJA113X_SVS_BMOVS_MASK</div><div class="ttdoc">Supply voltage status register, overvoltage status of voltage on selected (via BMSC) event trigger so...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00575">sbc_uja113x_map.h:575</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a8938c1f0ba220bee593a08d91ac257fe"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a8938c1f0ba220bee593a08d91ac257fe">UJA113X_SVS_BMOVS_SHIFT</a></div><div class="ttdeci">#define UJA113X_SVS_BMOVS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00576">sbc_uja113x_map.h:576</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00577">577</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a765c1ac53e8aaffb9f63e724841a3862"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SVS_BMOVS_MASK&#160;&#160;&#160;(0x20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply voltage status register, overvoltage status of voltage on selected (via BMSC) event trigger source (BAT or BATSENSE) macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00575">575</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8938c1f0ba220bee593a08d91ac257fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SVS_BMOVS_SHIFT&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00576">576</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac2a843d56078e8b784517dbba10a3ef2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SVS_BMUVS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#adec708e3064d7c915b4c3d83b36b1462">UJA113X_SVS_BMUVS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a234e3857978627261af340fd964ed77c">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a234e3857978627261af340fd964ed77c">										UJA113X_SVS_BMUVS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a234e3857978627261af340fd964ed77c"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a234e3857978627261af340fd964ed77c">UJA113X_SVS_BMUVS_MASK</a></div><div class="ttdeci">#define UJA113X_SVS_BMUVS_MASK</div><div class="ttdoc">Supply voltage status register, undervoltage status of voltage on selected (via BMSC) event trigger s...</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00584">sbc_uja113x_map.h:584</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_adec708e3064d7c915b4c3d83b36b1462"><div class="ttname"><a href="sbc__uja113x__map_8h.html#adec708e3064d7c915b4c3d83b36b1462">UJA113X_SVS_BMUVS_SHIFT</a></div><div class="ttdeci">#define UJA113X_SVS_BMUVS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00585">sbc_uja113x_map.h:585</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00586">586</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a234e3857978627261af340fd964ed77c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SVS_BMUVS_MASK&#160;&#160;&#160;(0x10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply voltage status register, undervoltage status of voltage on selected (via BMSC) event trigger source (BAT or BATSENSE) macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00584">584</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="adec708e3064d7c915b4c3d83b36b1462"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SVS_BMUVS_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00585">585</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="abb46fb6bd848b62475a20ffa269bb2b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SVS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a511befaadaf75da9c6c5bd8fdee08fb1">UJA113X_SVS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#ae82c5ac910a577d68c966ba487d27b10">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#ae82c5ac910a577d68c966ba487d27b10">										UJA113X_SVS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ae82c5ac910a577d68c966ba487d27b10"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ae82c5ac910a577d68c966ba487d27b10">UJA113X_SVS_MASK</a></div><div class="ttdeci">#define UJA113X_SVS_MASK</div><div class="ttdoc">Supply voltage status register macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00616">sbc_uja113x_map.h:616</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a511befaadaf75da9c6c5bd8fdee08fb1"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a511befaadaf75da9c6c5bd8fdee08fb1">UJA113X_SVS_SHIFT</a></div><div class="ttdeci">#define UJA113X_SVS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00617">sbc_uja113x_map.h:617</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00618">618</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae82c5ac910a577d68c966ba487d27b10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SVS_MASK&#160;&#160;&#160;(UJA113X_SVS_V2S_MASK | <a class="el" href="sbc__uja113x__map_8h.html#a2d0aa2bf718c3e2a78fd36d6e63d43ba">UJA113X_SVS_V1S_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply voltage status register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00616">616</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a511befaadaf75da9c6c5bd8fdee08fb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SVS_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00617">617</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa87a84c326e58bb620dcabbd63930715"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SVS_SMPSS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a8d68a026d0d504ed416636cfcef16271">UJA113X_SVS_SMPSS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a073182a8ca52f5773a34b65fa1843e7a">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a073182a8ca52f5773a34b65fa1843e7a">										UJA113X_SVS_SMPSS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a073182a8ca52f5773a34b65fa1843e7a"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a073182a8ca52f5773a34b65fa1843e7a">UJA113X_SVS_SMPSS_MASK</a></div><div class="ttdeci">#define UJA113X_SVS_SMPSS_MASK</div><div class="ttdoc">Supply voltage status register, status of voltage on pin VSMPS macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00592">sbc_uja113x_map.h:592</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a8d68a026d0d504ed416636cfcef16271"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a8d68a026d0d504ed416636cfcef16271">UJA113X_SVS_SMPSS_SHIFT</a></div><div class="ttdeci">#define UJA113X_SVS_SMPSS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00593">sbc_uja113x_map.h:593</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00594">594</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a073182a8ca52f5773a34b65fa1843e7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SVS_SMPSS_MASK&#160;&#160;&#160;(0x08U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply voltage status register, status of voltage on pin VSMPS macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00592">592</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8d68a026d0d504ed416636cfcef16271"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SVS_SMPSS_SHIFT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00593">593</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a90ab3dae855a12181310fc70633aa33b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SVS_V1S_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ae53697e592254efd55c96dd07d807aa6">UJA113X_SVS_V1S_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a2d0aa2bf718c3e2a78fd36d6e63d43ba">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a2d0aa2bf718c3e2a78fd36d6e63d43ba">										UJA113X_SVS_V1S_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a2d0aa2bf718c3e2a78fd36d6e63d43ba"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a2d0aa2bf718c3e2a78fd36d6e63d43ba">UJA113X_SVS_V1S_MASK</a></div><div class="ttdeci">#define UJA113X_SVS_V1S_MASK</div><div class="ttdoc">Supply voltage status register, V1 status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00608">sbc_uja113x_map.h:608</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ae53697e592254efd55c96dd07d807aa6"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ae53697e592254efd55c96dd07d807aa6">UJA113X_SVS_V1S_SHIFT</a></div><div class="ttdeci">#define UJA113X_SVS_V1S_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00609">sbc_uja113x_map.h:609</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00610">610</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2d0aa2bf718c3e2a78fd36d6e63d43ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SVS_V1S_MASK&#160;&#160;&#160;(0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply voltage status register, V1 status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00608">608</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae53697e592254efd55c96dd07d807aa6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SVS_V1S_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00609">609</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4d3b573fa0c551705f8defacbbd27896"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SVS_VEXTS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a2a625a2f5f520975e000bccee6b96c45">UJA113X_SVS_VEXTS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a05289d767759c9083660d3e137b8750c">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a05289d767759c9083660d3e137b8750c">										UJA113X_SVS_VEXTS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a2a625a2f5f520975e000bccee6b96c45"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a2a625a2f5f520975e000bccee6b96c45">UJA113X_SVS_VEXTS_SHIFT</a></div><div class="ttdeci">#define UJA113X_SVS_VEXTS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00601">sbc_uja113x_map.h:601</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a05289d767759c9083660d3e137b8750c"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a05289d767759c9083660d3e137b8750c">UJA113X_SVS_VEXTS_MASK</a></div><div class="ttdeci">#define UJA113X_SVS_VEXTS_MASK</div><div class="ttdoc">Supply voltage status register, VEXT status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00600">sbc_uja113x_map.h:600</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00602">602</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a05289d767759c9083660d3e137b8750c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SVS_VEXTS_MASK&#160;&#160;&#160;(0x06U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply voltage status register, VEXT status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00600">600</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2a625a2f5f520975e000bccee6b96c45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SVS_VEXTS_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00601">601</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a521aa8acd9ed55ca194b4227a47380a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SYSIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a715d72043f0d88a5228927fdcd3dcc3e">UJA113X_SYSIE_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a3dda0f2f9e3d61cb27f06691d9e282d1">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a3dda0f2f9e3d61cb27f06691d9e282d1">										UJA113X_SYSIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a3dda0f2f9e3d61cb27f06691d9e282d1"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a3dda0f2f9e3d61cb27f06691d9e282d1">UJA113X_SYSIE_MASK</a></div><div class="ttdeci">#define UJA113X_SYSIE_MASK</div><div class="ttdoc">System interrupt enable register. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00072">sbc_uja113x_map.h:72</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a715d72043f0d88a5228927fdcd3dcc3e"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a715d72043f0d88a5228927fdcd3dcc3e">UJA113X_SYSIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_SYSIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00073">sbc_uja113x_map.h:73</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00074">74</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3dda0f2f9e3d61cb27f06691d9e282d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SYSIE_MASK&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#aad60d1419541a34bd3b7f42bc242fe3e">UJA113X_SYSIE_OTWIE_MASK</a> | <a class="el" href="sbc__uja113x__map_8h.html#a3cca25b1a2e6e13a1868aa4d90ed31c9">UJA113X_SYSIE_SPIFIE_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System interrupt enable register. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00072">72</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa3a163b5afdc150d6ffc73eb085a087a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SYSIE_OTWIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ac03165536e811248bdca7ea01bce26b0">UJA113X_SYSIE_OTWIE_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#aad60d1419541a34bd3b7f42bc242fe3e">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#aad60d1419541a34bd3b7f42bc242fe3e">										UJA113X_SYSIE_OTWIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aad60d1419541a34bd3b7f42bc242fe3e"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aad60d1419541a34bd3b7f42bc242fe3e">UJA113X_SYSIE_OTWIE_MASK</a></div><div class="ttdeci">#define UJA113X_SYSIE_OTWIE_MASK</div><div class="ttdoc">System interrupt enable register, overtemperature warning interrupt enable macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00056">sbc_uja113x_map.h:56</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ac03165536e811248bdca7ea01bce26b0"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ac03165536e811248bdca7ea01bce26b0">UJA113X_SYSIE_OTWIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_SYSIE_OTWIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00057">sbc_uja113x_map.h:57</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00058">58</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aad60d1419541a34bd3b7f42bc242fe3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SYSIE_OTWIE_MASK&#160;&#160;&#160;(0x04U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System interrupt enable register, overtemperature warning interrupt enable macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00056">56</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac03165536e811248bdca7ea01bce26b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SYSIE_OTWIE_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00057">57</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a715d72043f0d88a5228927fdcd3dcc3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SYSIE_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00073">73</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2a095d01bac3a91df2a06abe264a1dc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SYSIE_SPIFIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a167c6967bf1112b31fae8e19cf0a0702">UJA113X_SYSIE_SPIFIE_SHIFT</a>) &amp; \</div>
<div class="line">                                        UJA113X_SYSIE_SPIFE_MASK)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a167c6967bf1112b31fae8e19cf0a0702"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a167c6967bf1112b31fae8e19cf0a0702">UJA113X_SYSIE_SPIFIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_SYSIE_SPIFIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00065">sbc_uja113x_map.h:65</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00066">66</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3cca25b1a2e6e13a1868aa4d90ed31c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SYSIE_SPIFIE_MASK&#160;&#160;&#160;(0x02U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System interrupt enable register, SPI failure enable. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00064">64</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a167c6967bf1112b31fae8e19cf0a0702"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SYSIE_SPIFIE_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00065">65</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a456b052be566945ea34114838a3ca175"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SYSIS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a62dd4e7d0ffa44af56d5eda27158456c">UJA113X_SYSIS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a82a1b10c5c3ad1f6b943c1f7e268762b">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a82a1b10c5c3ad1f6b943c1f7e268762b">										UJA113X_SYSIS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a82a1b10c5c3ad1f6b943c1f7e268762b"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a82a1b10c5c3ad1f6b943c1f7e268762b">UJA113X_SYSIS_MASK</a></div><div class="ttdeci">#define UJA113X_SYSIS_MASK</div><div class="ttdoc">System interrupt status register macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01702">sbc_uja113x_map.h:1702</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a62dd4e7d0ffa44af56d5eda27158456c"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a62dd4e7d0ffa44af56d5eda27158456c">UJA113X_SYSIS_SHIFT</a></div><div class="ttdeci">#define UJA113X_SYSIS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01705">sbc_uja113x_map.h:1705</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01706">1706</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a82a1b10c5c3ad1f6b943c1f7e268762b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SYSIS_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="sbc__uja113x__map_8h.html#a20be1643916cad4ddd79cca03c28bc60">UJA113X_SYSIS_OVSD_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a556a5e1e050d95f0a3b954307ce78dc6">UJA113X_SYSIS_POS_MASK</a> | \</div>
<div class="line">                                        UJA113X_SYSIS_OTWI_MASK | <a class="code" href="sbc__uja113x__map_8h.html#aab8b3c3ba250c79a78a8a2b245a9bf0a">UJA113X_SYSIS_SPIFI_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a333a434dc18fc90a4bf78ffd0af44243">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a333a434dc18fc90a4bf78ffd0af44243">										UJA113X_SYSIS_WDI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aab8b3c3ba250c79a78a8a2b245a9bf0a"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aab8b3c3ba250c79a78a8a2b245a9bf0a">UJA113X_SYSIS_SPIFI_MASK</a></div><div class="ttdeci">#define UJA113X_SYSIS_SPIFI_MASK</div><div class="ttdoc">System interrupt status register, SPI failure interrupt status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01686">sbc_uja113x_map.h:1686</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a556a5e1e050d95f0a3b954307ce78dc6"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a556a5e1e050d95f0a3b954307ce78dc6">UJA113X_SYSIS_POS_MASK</a></div><div class="ttdeci">#define UJA113X_SYSIS_POS_MASK</div><div class="ttdoc">System interrupt status register, power-on status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01669">sbc_uja113x_map.h:1669</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a20be1643916cad4ddd79cca03c28bc60"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a20be1643916cad4ddd79cca03c28bc60">UJA113X_SYSIS_OVSD_MASK</a></div><div class="ttdeci">#define UJA113X_SYSIS_OVSD_MASK</div><div class="ttdoc">System interrupt status register, overvoltage shut-down interrupt status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01661">sbc_uja113x_map.h:1661</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a333a434dc18fc90a4bf78ffd0af44243"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a333a434dc18fc90a4bf78ffd0af44243">UJA113X_SYSIS_WDI_MASK</a></div><div class="ttdeci">#define UJA113X_SYSIS_WDI_MASK</div><div class="ttdoc">System interrupt status register, watchdog failure interrupt status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01694">sbc_uja113x_map.h:1694</a></div></div>
</div><!-- fragment -->
<p>System interrupt status register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01702">1702</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7fbad07e7dc8eec3bf67cb43f61a0472"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SYSIS_OTWI_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a33f715ef399fda0d60a07246684e3ba2">UJA113X_SYSIS_OTWI_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#ab43cbdf3a832058c7d9fad02e0f9e2ad">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#ab43cbdf3a832058c7d9fad02e0f9e2ad">										UJA113X_SYSIS_OTWI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ab43cbdf3a832058c7d9fad02e0f9e2ad"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ab43cbdf3a832058c7d9fad02e0f9e2ad">UJA113X_SYSIS_OTWI_MASK</a></div><div class="ttdeci">#define UJA113X_SYSIS_OTWI_MASK</div><div class="ttdoc">System interrupt status register, overtemperature warning interrupt status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01678">sbc_uja113x_map.h:1678</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a33f715ef399fda0d60a07246684e3ba2"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a33f715ef399fda0d60a07246684e3ba2">UJA113X_SYSIS_OTWI_SHIFT</a></div><div class="ttdeci">#define UJA113X_SYSIS_OTWI_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01679">sbc_uja113x_map.h:1679</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01680">1680</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab43cbdf3a832058c7d9fad02e0f9e2ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SYSIS_OTWI_MASK&#160;&#160;&#160;(0x04U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System interrupt status register, overtemperature warning interrupt status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01678">1678</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a33f715ef399fda0d60a07246684e3ba2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SYSIS_OTWI_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01679">1679</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a654d27813b2c80c29735f209cb56a633"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SYSIS_OVSD_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a63c98e83904eb13b51e5c5f98edf7661">UJA113X_SYSIS_OVSD_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a20be1643916cad4ddd79cca03c28bc60">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a20be1643916cad4ddd79cca03c28bc60">										UJA113X_SYSIS_OVSD_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a63c98e83904eb13b51e5c5f98edf7661"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a63c98e83904eb13b51e5c5f98edf7661">UJA113X_SYSIS_OVSD_SHIFT</a></div><div class="ttdeci">#define UJA113X_SYSIS_OVSD_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01662">sbc_uja113x_map.h:1662</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a20be1643916cad4ddd79cca03c28bc60"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a20be1643916cad4ddd79cca03c28bc60">UJA113X_SYSIS_OVSD_MASK</a></div><div class="ttdeci">#define UJA113X_SYSIS_OVSD_MASK</div><div class="ttdoc">System interrupt status register, overvoltage shut-down interrupt status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01661">sbc_uja113x_map.h:1661</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01663">1663</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a20be1643916cad4ddd79cca03c28bc60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SYSIS_OVSD_MASK&#160;&#160;&#160;(0x10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System interrupt status register, overvoltage shut-down interrupt status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01661">1661</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a63c98e83904eb13b51e5c5f98edf7661"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SYSIS_OVSD_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01662">1662</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae676dfee56fe6dd82844d225978787e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SYSIS_POS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ab2c60584065f38338608eed39f935c21">UJA113X_SYSIS_POS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a556a5e1e050d95f0a3b954307ce78dc6">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a556a5e1e050d95f0a3b954307ce78dc6">										UJA113X_SYSIS_POS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a556a5e1e050d95f0a3b954307ce78dc6"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a556a5e1e050d95f0a3b954307ce78dc6">UJA113X_SYSIS_POS_MASK</a></div><div class="ttdeci">#define UJA113X_SYSIS_POS_MASK</div><div class="ttdoc">System interrupt status register, power-on status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01669">sbc_uja113x_map.h:1669</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ab2c60584065f38338608eed39f935c21"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ab2c60584065f38338608eed39f935c21">UJA113X_SYSIS_POS_SHIFT</a></div><div class="ttdeci">#define UJA113X_SYSIS_POS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01670">sbc_uja113x_map.h:1670</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01671">1671</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a556a5e1e050d95f0a3b954307ce78dc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SYSIS_POS_MASK&#160;&#160;&#160;(0x10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System interrupt status register, power-on status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01669">1669</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab2c60584065f38338608eed39f935c21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SYSIS_POS_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01670">1670</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a62dd4e7d0ffa44af56d5eda27158456c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SYSIS_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01705">1705</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a42ef32f5544183439df68ee914e8b27f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SYSIS_SPIFI_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a4dad702538a6ad9cff3b68c2531b498d">UJA113X_SYSIS_SPIFI_SHIFT</a>) &amp; \</div>
<div class="line">                                        UJA113X_SYSIS_SPIF_MASK)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a4dad702538a6ad9cff3b68c2531b498d"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a4dad702538a6ad9cff3b68c2531b498d">UJA113X_SYSIS_SPIFI_SHIFT</a></div><div class="ttdeci">#define UJA113X_SYSIS_SPIFI_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01687">sbc_uja113x_map.h:1687</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01688">1688</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aab8b3c3ba250c79a78a8a2b245a9bf0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SYSIS_SPIFI_MASK&#160;&#160;&#160;(0x02U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System interrupt status register, SPI failure interrupt status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01686">1686</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4dad702538a6ad9cff3b68c2531b498d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SYSIS_SPIFI_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01687">1687</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3a43a839b4a5a37fae665b96a0c6e545"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SYSIS_WDI_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a4b7291720244ba50d14e685a49867238">UJA113X_SYSIS_WDI_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a333a434dc18fc90a4bf78ffd0af44243">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a333a434dc18fc90a4bf78ffd0af44243">										UJA113X_SYSIS_WDI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a4b7291720244ba50d14e685a49867238"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a4b7291720244ba50d14e685a49867238">UJA113X_SYSIS_WDI_SHIFT</a></div><div class="ttdeci">#define UJA113X_SYSIS_WDI_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01695">sbc_uja113x_map.h:1695</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a333a434dc18fc90a4bf78ffd0af44243"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a333a434dc18fc90a4bf78ffd0af44243">UJA113X_SYSIS_WDI_MASK</a></div><div class="ttdeci">#define UJA113X_SYSIS_WDI_MASK</div><div class="ttdoc">System interrupt status register, watchdog failure interrupt status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01694">sbc_uja113x_map.h:1694</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01696">1696</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a333a434dc18fc90a4bf78ffd0af44243"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SYSIS_WDI_MASK&#160;&#160;&#160;(0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System interrupt status register, watchdog failure interrupt status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01694">1694</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4b7291720244ba50d14e685a49867238"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_SYSIS_WDI_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01695">1695</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad6ab099bf12e07f2386030a0db8e48b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_T1C_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a08d591fea9d5ccd6968ef885939241be">UJA113X_T1C_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a0f252501bbe953efbc2757fbc486d81e">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a0f252501bbe953efbc2757fbc486d81e">										UJA113X_T1C_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a0f252501bbe953efbc2757fbc486d81e"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a0f252501bbe953efbc2757fbc486d81e">UJA113X_T1C_MASK</a></div><div class="ttdeci">#define UJA113X_T1C_MASK</div><div class="ttdoc">Timer 1 control registers macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01533">sbc_uja113x_map.h:1533</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a08d591fea9d5ccd6968ef885939241be"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a08d591fea9d5ccd6968ef885939241be">UJA113X_T1C_SHIFT</a></div><div class="ttdeci">#define UJA113X_T1C_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01534">sbc_uja113x_map.h:1534</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01535">1535</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0f252501bbe953efbc2757fbc486d81e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_T1C_MASK&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#a21cdc88548231baceb531f9325e0a566">UJA113X_TNC_TNPC_MASK</a> | <a class="el" href="sbc__uja113x__map_8h.html#a5c8e8088c99b3ba4f3f72954b54821f6">UJA113X_T1C_TNMC_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 1 control registers macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01533">1533</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a08d591fea9d5ccd6968ef885939241be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_T1C_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01534">1534</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a64e644637bee6a0099ed05b3c9b09e13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_T1C_TNMC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ae27b167fa2ef5d041d2832529528697a">UJA113X_T1C_TNMC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a5c8e8088c99b3ba4f3f72954b54821f6">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a5c8e8088c99b3ba4f3f72954b54821f6">										UJA113X_T1C_TNMC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a5c8e8088c99b3ba4f3f72954b54821f6"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a5c8e8088c99b3ba4f3f72954b54821f6">UJA113X_T1C_TNMC_MASK</a></div><div class="ttdeci">#define UJA113X_T1C_TNMC_MASK</div><div class="ttdoc">Timer 1 control registers, timer 1 mode macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01525">sbc_uja113x_map.h:1525</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ae27b167fa2ef5d041d2832529528697a"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ae27b167fa2ef5d041d2832529528697a">UJA113X_T1C_TNMC_SHIFT</a></div><div class="ttdeci">#define UJA113X_T1C_TNMC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01526">sbc_uja113x_map.h:1526</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01527">1527</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5c8e8088c99b3ba4f3f72954b54821f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_T1C_TNMC_MASK&#160;&#160;&#160;(0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 1 control registers, timer 1 mode macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01525">1525</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae27b167fa2ef5d041d2832529528697a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_T1C_TNMC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01526">1526</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="abb9a1ec4d8202982634a30725d6e11db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIE_CBSIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a2304bb85dfd9e89ce040bd09254fd50f">UJA113X_TIE_CBSIE_SHIFT</a>) &amp; \</div>
<div class="line">                                        UJA113X_TIE_CBSE_MASK)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a2304bb85dfd9e89ce040bd09254fd50f"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a2304bb85dfd9e89ce040bd09254fd50f">UJA113X_TIE_CBSIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_TIE_CBSIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00872">sbc_uja113x_map.h:872</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00873">873</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac9e6c76d4ee788a649abc8656f8a7330"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIE_CBSIE_MASK&#160;&#160;&#160;(0x10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver interrupt enable register, CAN-bus silence interrupt enable macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00871">871</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2304bb85dfd9e89ce040bd09254fd50f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIE_CBSIE_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00872">872</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae8c775750fa4628ead635dcb34aa7acc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIE_CFIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a34ad0aadd18c39f57788d7f596019584">UJA113X_TIE_CFIE_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a44fc2fefb84a47fe5dc330283cf46ad7">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a44fc2fefb84a47fe5dc330283cf46ad7">										UJA113X_TIE_CFIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a44fc2fefb84a47fe5dc330283cf46ad7"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a44fc2fefb84a47fe5dc330283cf46ad7">UJA113X_TIE_CFIE_MASK</a></div><div class="ttdeci">#define UJA113X_TIE_CFIE_MASK</div><div class="ttdoc">Transceiver interrupt enable register, CAN failure enable interrupt macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00898">sbc_uja113x_map.h:898</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a34ad0aadd18c39f57788d7f596019584"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a34ad0aadd18c39f57788d7f596019584">UJA113X_TIE_CFIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_TIE_CFIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00899">sbc_uja113x_map.h:899</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00900">900</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a44fc2fefb84a47fe5dc330283cf46ad7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIE_CFIE_MASK&#160;&#160;&#160;(0x02U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver interrupt enable register, CAN failure enable interrupt macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00898">898</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a34ad0aadd18c39f57788d7f596019584"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIE_CFIE_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00899">899</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac168a8048a86c16b73d9313ba0da2afd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIE_CWIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a96a8aa3cf32165789fbcd160834adf3f">UJA113X_TIE_CWIE_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#aa8bbf04ceb27a7427a3e1dc7f7d72511">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#aa8bbf04ceb27a7427a3e1dc7f7d72511">										UJA113X_TIE_CWIE_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aa8bbf04ceb27a7427a3e1dc7f7d72511"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aa8bbf04ceb27a7427a3e1dc7f7d72511">UJA113X_TIE_CWIE_MASK</a></div><div class="ttdeci">#define UJA113X_TIE_CWIE_MASK</div><div class="ttdoc">Transceiver interrupt enable register, CAN wake-up interrupt enable macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00907">sbc_uja113x_map.h:907</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a96a8aa3cf32165789fbcd160834adf3f"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a96a8aa3cf32165789fbcd160834adf3f">UJA113X_TIE_CWIE_SHIFT</a></div><div class="ttdeci">#define UJA113X_TIE_CWIE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00908">sbc_uja113x_map.h:908</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00909">909</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa8bbf04ceb27a7427a3e1dc7f7d72511"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIE_CWIE_MASK&#160;&#160;&#160;(0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver interrupt enable register, CAN wake-up interrupt enable macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00907">907</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a96a8aa3cf32165789fbcd160834adf3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIE_CWIE_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00908">908</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2756fb41a8ff366952c271c484a071f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIE_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((uint8_t)((uint8_t)(x)&lt;&lt;<a class="el" href="sbc__uja113x__map_8h.html#a31c6b84b41b675cf5dbd719528c041e7">UJA113X_TIE_SHIFT</a>)&amp;<a class="el" href="sbc__uja113x__map_8h.html#aa07d85edc8d3c4272ac0dc173def2c5c">UJA113X_TIE_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00918">918</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="abb2000264a23c00aa562ae8872d47602"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIE_LWI1E_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a07bcfd4797ae40454cb1ce6978ec1ee8">UJA113X_TIE_LWI1E_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a144a3d9befcf02acb70aadd4adf5ebe2">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a144a3d9befcf02acb70aadd4adf5ebe2">										UJA113X_TIE_LWI1E_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a144a3d9befcf02acb70aadd4adf5ebe2"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a144a3d9befcf02acb70aadd4adf5ebe2">UJA113X_TIE_LWI1E_MASK</a></div><div class="ttdeci">#define UJA113X_TIE_LWI1E_MASK</div><div class="ttdoc">Transceiver interrupt enable register, LIN1 wake-up interrupt enable macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00889">sbc_uja113x_map.h:889</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a07bcfd4797ae40454cb1ce6978ec1ee8"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a07bcfd4797ae40454cb1ce6978ec1ee8">UJA113X_TIE_LWI1E_SHIFT</a></div><div class="ttdeci">#define UJA113X_TIE_LWI1E_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00890">sbc_uja113x_map.h:890</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00891">891</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a144a3d9befcf02acb70aadd4adf5ebe2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIE_LWI1E_MASK&#160;&#160;&#160;(0x04U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver interrupt enable register, LIN1 wake-up interrupt enable macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00889">889</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a07bcfd4797ae40454cb1ce6978ec1ee8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIE_LWI1E_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00890">890</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a77b3a31de057256a1ffc17e2b97ab097"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIE_LWI2E_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a71ac2af25cc38117595e83bbd6af7ef8">UJA113X_TIE_LWI2E_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#adc1b95b03bbf23ea9ef215842e906ed2">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#adc1b95b03bbf23ea9ef215842e906ed2">										UJA113X_TIE_LWI2E_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_adc1b95b03bbf23ea9ef215842e906ed2"><div class="ttname"><a href="sbc__uja113x__map_8h.html#adc1b95b03bbf23ea9ef215842e906ed2">UJA113X_TIE_LWI2E_MASK</a></div><div class="ttdeci">#define UJA113X_TIE_LWI2E_MASK</div><div class="ttdoc">Transceiver interrupt enable register, LIN2 wake-up interrupt enable macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00880">sbc_uja113x_map.h:880</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a71ac2af25cc38117595e83bbd6af7ef8"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a71ac2af25cc38117595e83bbd6af7ef8">UJA113X_TIE_LWI2E_SHIFT</a></div><div class="ttdeci">#define UJA113X_TIE_LWI2E_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00881">sbc_uja113x_map.h:881</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00882">882</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="adc1b95b03bbf23ea9ef215842e906ed2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIE_LWI2E_MASK&#160;&#160;&#160;(0x08U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver interrupt enable register, LIN2 wake-up interrupt enable macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00880">880</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a71ac2af25cc38117595e83bbd6af7ef8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIE_LWI2E_SHIFT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00881">881</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa07d85edc8d3c4272ac0dc173def2c5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIE_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(UJA113X_TIE_CBSE_MASK | UJA113X_TIE_CFE_MASK \</div>
<div class="line">                                         | UJA113X_TIE_CWE_MASK)</div>
</div><!-- fragment -->
<p>Transceiver interrupt enable register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00915">915</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a31c6b84b41b675cf5dbd719528c041e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIE_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00917">917</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad645fb0bc79c6bb977889f05c11cac8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIS_CBSI_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a43ebbec41bba97819945c75129284313">UJA113X_TIS_CBSI_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#aca4d65c4ac9ee64770115ddbe18c3976">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#aca4d65c4ac9ee64770115ddbe18c3976">										UJA113X_TIS_CBSI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aca4d65c4ac9ee64770115ddbe18c3976"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aca4d65c4ac9ee64770115ddbe18c3976">UJA113X_TIS_CBSI_MASK</a></div><div class="ttdeci">#define UJA113X_TIS_CBSI_MASK</div><div class="ttdoc">Transceiver interrupt status register, CAN-bus silence status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01790">sbc_uja113x_map.h:1790</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a43ebbec41bba97819945c75129284313"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a43ebbec41bba97819945c75129284313">UJA113X_TIS_CBSI_SHIFT</a></div><div class="ttdeci">#define UJA113X_TIS_CBSI_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01791">sbc_uja113x_map.h:1791</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01792">1792</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aca4d65c4ac9ee64770115ddbe18c3976"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIS_CBSI_MASK&#160;&#160;&#160;(0x10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver interrupt status register, CAN-bus silence status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01790">1790</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a43ebbec41bba97819945c75129284313"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIS_CBSI_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01791">1791</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8ac3b7bb06b55c0d7e4809b6f14f8492"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIS_CFI_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a2ae36df6337e54a7d7556836a5ee79bf">UJA113X_TIS_CFI_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a31720a3ff5921efb32bef971bbf0672f">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a31720a3ff5921efb32bef971bbf0672f">										UJA113X_TIS_CFI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a31720a3ff5921efb32bef971bbf0672f"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a31720a3ff5921efb32bef971bbf0672f">UJA113X_TIS_CFI_MASK</a></div><div class="ttdeci">#define UJA113X_TIS_CFI_MASK</div><div class="ttdoc">Transceiver interrupt status register, CAN failure interrupt status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01817">sbc_uja113x_map.h:1817</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a2ae36df6337e54a7d7556836a5ee79bf"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a2ae36df6337e54a7d7556836a5ee79bf">UJA113X_TIS_CFI_SHIFT</a></div><div class="ttdeci">#define UJA113X_TIS_CFI_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01818">sbc_uja113x_map.h:1818</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01819">1819</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a31720a3ff5921efb32bef971bbf0672f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIS_CFI_MASK&#160;&#160;&#160;(0x02U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver interrupt status register, CAN failure interrupt status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01817">1817</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2ae36df6337e54a7d7556836a5ee79bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIS_CFI_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01818">1818</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a258edc148308f056743d8c1a6231650c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIS_CWI_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a71caa8b479f071c7ed3be84c275869ea">UJA113X_TIS_CWI_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#abd2786a01c01063a9ef453b176013e19">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#abd2786a01c01063a9ef453b176013e19">										UJA113X_TIS_CWI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_abd2786a01c01063a9ef453b176013e19"><div class="ttname"><a href="sbc__uja113x__map_8h.html#abd2786a01c01063a9ef453b176013e19">UJA113X_TIS_CWI_MASK</a></div><div class="ttdeci">#define UJA113X_TIS_CWI_MASK</div><div class="ttdoc">Transceiver interrupt status register, CAN wake-up interrupt status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01826">sbc_uja113x_map.h:1826</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a71caa8b479f071c7ed3be84c275869ea"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a71caa8b479f071c7ed3be84c275869ea">UJA113X_TIS_CWI_SHIFT</a></div><div class="ttdeci">#define UJA113X_TIS_CWI_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01827">sbc_uja113x_map.h:1827</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01828">1828</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="abd2786a01c01063a9ef453b176013e19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIS_CWI_MASK&#160;&#160;&#160;(0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver interrupt status register, CAN wake-up interrupt status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01826">1826</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a71caa8b479f071c7ed3be84c275869ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIS_CWI_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01827">1827</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a116e2492256533ffbc5647c1d1235f0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a02bae69f03ecd636c1dbd5cf2710ff9a">UJA113X_TIS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a72b083e93a0fe0e8bc46494c5c58803a">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a72b083e93a0fe0e8bc46494c5c58803a">										UJA113X_TIS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a02bae69f03ecd636c1dbd5cf2710ff9a"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a02bae69f03ecd636c1dbd5cf2710ff9a">UJA113X_TIS_SHIFT</a></div><div class="ttdeci">#define UJA113X_TIS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01837">sbc_uja113x_map.h:1837</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a72b083e93a0fe0e8bc46494c5c58803a"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a72b083e93a0fe0e8bc46494c5c58803a">UJA113X_TIS_MASK</a></div><div class="ttdeci">#define UJA113X_TIS_MASK</div><div class="ttdoc">Transceiver interrupt status register macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01834">sbc_uja113x_map.h:1834</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01838">1838</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad6cd3d8197d40315e0f900d4bf8a9846"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIS_LWI1_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ac7b585f24113391d6b14d3499ce11eba">UJA113X_TIS_LWI1_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#aad6533254a54340a03807c81c8a375a7">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#aad6533254a54340a03807c81c8a375a7">										UJA113X_TIS_LWI1_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aad6533254a54340a03807c81c8a375a7"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aad6533254a54340a03807c81c8a375a7">UJA113X_TIS_LWI1_MASK</a></div><div class="ttdeci">#define UJA113X_TIS_LWI1_MASK</div><div class="ttdoc">Transceiver interrupt status register, LIN1 wake-up interrupt status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01808">sbc_uja113x_map.h:1808</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ac7b585f24113391d6b14d3499ce11eba"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ac7b585f24113391d6b14d3499ce11eba">UJA113X_TIS_LWI1_SHIFT</a></div><div class="ttdeci">#define UJA113X_TIS_LWI1_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01809">sbc_uja113x_map.h:1809</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01810">1810</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aad6533254a54340a03807c81c8a375a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIS_LWI1_MASK&#160;&#160;&#160;(0x04U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver interrupt status register, LIN1 wake-up interrupt status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01808">1808</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac7b585f24113391d6b14d3499ce11eba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIS_LWI1_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01809">1809</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac9aac3416b2def9d37e8d351a7d9bf89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIS_LWI2_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a2b96f762a72d36f2798cbd1a3043100d">UJA113X_TIS_LWI2_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#af31bd06bbfae8fd60ffcb8bc46c50627">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#af31bd06bbfae8fd60ffcb8bc46c50627">										UJA113X_TIS_LWI2_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_af31bd06bbfae8fd60ffcb8bc46c50627"><div class="ttname"><a href="sbc__uja113x__map_8h.html#af31bd06bbfae8fd60ffcb8bc46c50627">UJA113X_TIS_LWI2_MASK</a></div><div class="ttdeci">#define UJA113X_TIS_LWI2_MASK</div><div class="ttdoc">Transceiver interrupt status register, LIN2 wake-up interrupt status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01799">sbc_uja113x_map.h:1799</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a2b96f762a72d36f2798cbd1a3043100d"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a2b96f762a72d36f2798cbd1a3043100d">UJA113X_TIS_LWI2_SHIFT</a></div><div class="ttdeci">#define UJA113X_TIS_LWI2_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01800">sbc_uja113x_map.h:1800</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01801">1801</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="af31bd06bbfae8fd60ffcb8bc46c50627"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIS_LWI2_MASK&#160;&#160;&#160;(0x08U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver interrupt status register, LIN2 wake-up interrupt status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01799">1799</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2b96f762a72d36f2798cbd1a3043100d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIS_LWI2_SHIFT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01800">1800</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a72b083e93a0fe0e8bc46494c5c58803a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIS_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="sbc__uja113x__map_8h.html#a8c0c180d43bb171e76068566ac88861b">UJA113X_TIS_PNFDEI_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#aca4d65c4ac9ee64770115ddbe18c3976">UJA113X_TIS_CBSI_MASK</a> | \</div>
<div class="line">                                        UJA113X_TIS_LWI2_MASK | <a class="code" href="sbc__uja113x__map_8h.html#aad6533254a54340a03807c81c8a375a7">UJA113X_TIS_LWI1_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a31720a3ff5921efb32bef971bbf0672f">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a31720a3ff5921efb32bef971bbf0672f">										UJA113X_TIS_CFI_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#abd2786a01c01063a9ef453b176013e19">UJA113X_TIS_CWI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_abd2786a01c01063a9ef453b176013e19"><div class="ttname"><a href="sbc__uja113x__map_8h.html#abd2786a01c01063a9ef453b176013e19">UJA113X_TIS_CWI_MASK</a></div><div class="ttdeci">#define UJA113X_TIS_CWI_MASK</div><div class="ttdoc">Transceiver interrupt status register, CAN wake-up interrupt status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01826">sbc_uja113x_map.h:1826</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a31720a3ff5921efb32bef971bbf0672f"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a31720a3ff5921efb32bef971bbf0672f">UJA113X_TIS_CFI_MASK</a></div><div class="ttdeci">#define UJA113X_TIS_CFI_MASK</div><div class="ttdoc">Transceiver interrupt status register, CAN failure interrupt status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01817">sbc_uja113x_map.h:1817</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aad6533254a54340a03807c81c8a375a7"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aad6533254a54340a03807c81c8a375a7">UJA113X_TIS_LWI1_MASK</a></div><div class="ttdeci">#define UJA113X_TIS_LWI1_MASK</div><div class="ttdoc">Transceiver interrupt status register, LIN1 wake-up interrupt status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01808">sbc_uja113x_map.h:1808</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a8c0c180d43bb171e76068566ac88861b"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a8c0c180d43bb171e76068566ac88861b">UJA113X_TIS_PNFDEI_MASK</a></div><div class="ttdeci">#define UJA113X_TIS_PNFDEI_MASK</div><div class="ttdoc">Transceiver interrupt status register, partial networking frame detection error macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01782">sbc_uja113x_map.h:1782</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aca4d65c4ac9ee64770115ddbe18c3976"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aca4d65c4ac9ee64770115ddbe18c3976">UJA113X_TIS_CBSI_MASK</a></div><div class="ttdeci">#define UJA113X_TIS_CBSI_MASK</div><div class="ttdoc">Transceiver interrupt status register, CAN-bus silence status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01790">sbc_uja113x_map.h:1790</a></div></div>
</div><!-- fragment -->
<p>Transceiver interrupt status register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01834">1834</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aff2973bfd8e6d811061b5ef3b3d0b992"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIS_PNFDEI_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a24ae182a39390ae9173cd43a2992c936">UJA113X_TIS_PNFDEI_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a8c0c180d43bb171e76068566ac88861b">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a8c0c180d43bb171e76068566ac88861b">										UJA113X_TIS_PNFDEI_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a24ae182a39390ae9173cd43a2992c936"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a24ae182a39390ae9173cd43a2992c936">UJA113X_TIS_PNFDEI_SHIFT</a></div><div class="ttdeci">#define UJA113X_TIS_PNFDEI_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01783">sbc_uja113x_map.h:1783</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a8c0c180d43bb171e76068566ac88861b"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a8c0c180d43bb171e76068566ac88861b">UJA113X_TIS_PNFDEI_MASK</a></div><div class="ttdeci">#define UJA113X_TIS_PNFDEI_MASK</div><div class="ttdoc">Transceiver interrupt status register, partial networking frame detection error macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01782">sbc_uja113x_map.h:1782</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01784">1784</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8c0c180d43bb171e76068566ac88861b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIS_PNFDEI_MASK&#160;&#160;&#160;(0x20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver interrupt status register, partial networking frame detection error macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01782">1782</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a24ae182a39390ae9173cd43a2992c936"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIS_PNFDEI_SHIFT&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01783">1783</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a02bae69f03ecd636c1dbd5cf2710ff9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TIS_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01837">1837</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a593e8253fc948724d5c65b827f99a8c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TNC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a6c9a9825cacbafa3986df8168cd6e3d2">UJA113X_TNC_SHIFT</a>) &amp; \</div>
<div class="line">                    UJA113X_TNC_MASK)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a6c9a9825cacbafa3986df8168cd6e3d2"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a6c9a9825cacbafa3986df8168cd6e3d2">UJA113X_TNC_SHIFT</a></div><div class="ttdeci">#define UJA113X_TNC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01550">sbc_uja113x_map.h:1550</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01551">1551</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="acea29561db3a331721e12a319aa587c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TNC_MASK&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#a21cdc88548231baceb531f9325e0a566">UJA113X_TNC_TNPC_MASK</a> | <a class="el" href="sbc__uja113x__map_8h.html#a401ca62d8fc18b0a445223e183f78369">UJA113X_TNC_TNMC_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 2, 3 and 4 control registers macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01549">1549</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6c9a9825cacbafa3986df8168cd6e3d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TNC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01550">1550</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6deef95f71916ff85ad181c66183d5be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TNC_TNMC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a1afefb534e11c17065345328046997f4">UJA113X_TNC_TNMC_SHIFT</a>) &amp; \</div>
<div class="line">                    UJA113X_TNC_TNMC_MASK)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a1afefb534e11c17065345328046997f4"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a1afefb534e11c17065345328046997f4">UJA113X_TNC_TNMC_SHIFT</a></div><div class="ttdeci">#define UJA113X_TNC_TNMC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01542">sbc_uja113x_map.h:1542</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01543">1543</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a401ca62d8fc18b0a445223e183f78369"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TNC_TNMC_MASK&#160;&#160;&#160;(0x03U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 2, 3 and 4 control registers, timer 2, 3 and 4 mode macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01541">1541</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1afefb534e11c17065345328046997f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TNC_TNMC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01542">1542</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2436d5ac7d63b3cab8fbd7433fd062de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TNC_TNPC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#af350e653f2231bbc3c4e6b3e90d64909">UJA113X_TNC_TNPC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a21cdc88548231baceb531f9325e0a566">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a21cdc88548231baceb531f9325e0a566">										UJA113X_TNC_TNPC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_af350e653f2231bbc3c4e6b3e90d64909"><div class="ttname"><a href="sbc__uja113x__map_8h.html#af350e653f2231bbc3c4e6b3e90d64909">UJA113X_TNC_TNPC_SHIFT</a></div><div class="ttdeci">#define UJA113X_TNC_TNPC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01518">sbc_uja113x_map.h:1518</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a21cdc88548231baceb531f9325e0a566"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a21cdc88548231baceb531f9325e0a566">UJA113X_TNC_TNPC_MASK</a></div><div class="ttdeci">#define UJA113X_TNC_TNPC_MASK</div><div class="ttdoc">Timer 1, 2, 3 and 4 control registers, timer 1, 2, 3 and 4 period macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01517">sbc_uja113x_map.h:1517</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01519">1519</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a21cdc88548231baceb531f9325e0a566"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TNC_TNPC_MASK&#160;&#160;&#160;(0x3CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 1, 2, 3 and 4 control registers, timer 1, 2, 3 and 4 period macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01517">1517</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="af350e653f2231bbc3c4e6b3e90d64909"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TNC_TNPC_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01518">1518</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0ddfcd36d50b2dc3b9a706d1cdc7a431"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TNDCC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a931d62f167a10610a9e2c7e0fa845b96">UJA113X_TNDCC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a7b9134f6f97f4b94b2ea1a117db6641e">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a7b9134f6f97f4b94b2ea1a117db6641e">										UJA113X_TNDCC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a931d62f167a10610a9e2c7e0fa845b96"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a931d62f167a10610a9e2c7e0fa845b96">UJA113X_TNDCC_SHIFT</a></div><div class="ttdeci">#define UJA113X_TNDCC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01570">sbc_uja113x_map.h:1570</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a7b9134f6f97f4b94b2ea1a117db6641e"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a7b9134f6f97f4b94b2ea1a117db6641e">UJA113X_TNDCC_MASK</a></div><div class="ttdeci">#define UJA113X_TNDCC_MASK</div><div class="ttdoc">Timer 1, 2, 3 and 4 duty cycle control registers macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01569">sbc_uja113x_map.h:1569</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01571">1571</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7b9134f6f97f4b94b2ea1a117db6641e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TNDCC_MASK&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#a97794efb335523bd637e40454427946a">UJA113X_TNDCC_TNDCC_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 1, 2, 3 and 4 duty cycle control registers macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01569">1569</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a931d62f167a10610a9e2c7e0fa845b96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TNDCC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01570">1570</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aad6d42f9a43fbef436086c0f6237c453"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TNDCC_TNDCC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#afc947a95959629bb5f8da0f7a783b55f">UJA113X_TNDCC_TNDCC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a97794efb335523bd637e40454427946a">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a97794efb335523bd637e40454427946a">										UJA113X_TNDCC_TNDCC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_afc947a95959629bb5f8da0f7a783b55f"><div class="ttname"><a href="sbc__uja113x__map_8h.html#afc947a95959629bb5f8da0f7a783b55f">UJA113X_TNDCC_TNDCC_SHIFT</a></div><div class="ttdeci">#define UJA113X_TNDCC_TNDCC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01562">sbc_uja113x_map.h:1562</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a97794efb335523bd637e40454427946a"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a97794efb335523bd637e40454427946a">UJA113X_TNDCC_TNDCC_MASK</a></div><div class="ttdeci">#define UJA113X_TNDCC_TNDCC_MASK</div><div class="ttdoc">Timer 1, 2, 3 and 4 duty cycle control registers, timer 1, 2, 3 and 4 period macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l01561">sbc_uja113x_map.h:1561</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01563">1563</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a97794efb335523bd637e40454427946a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TNDCC_TNDCC_MASK&#160;&#160;&#160;(0xFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 1, 2, 3 and 4 duty cycle control registers, timer 1, 2, 3 and 4 period macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01561">1561</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="afc947a95959629bb5f8da0f7a783b55f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TNDCC_TNDCC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l01562">1562</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="abc096f54c6051df3450c1607aeb07d35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TS_CBSS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a6cb82f83c6c7e1079fa94349362e3f44">UJA113X_TS_CBSS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a8471716963e370be9debfdf5071dc47e">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a8471716963e370be9debfdf5071dc47e">										UJA113X_TS_CBSS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a6cb82f83c6c7e1079fa94349362e3f44"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a6cb82f83c6c7e1079fa94349362e3f44">UJA113X_TS_CBSS_SHIFT</a></div><div class="ttdeci">#define UJA113X_TS_CBSS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00825">sbc_uja113x_map.h:825</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a8471716963e370be9debfdf5071dc47e"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a8471716963e370be9debfdf5071dc47e">UJA113X_TS_CBSS_MASK</a></div><div class="ttdeci">#define UJA113X_TS_CBSS_MASK</div><div class="ttdoc">Transceiver status register, CAN-bus silence status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00824">sbc_uja113x_map.h:824</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00826">826</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8471716963e370be9debfdf5071dc47e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TS_CBSS_MASK&#160;&#160;&#160;(0x08U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver status register, CAN-bus silence status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00824">824</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6cb82f83c6c7e1079fa94349362e3f44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TS_CBSS_SHIFT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00825">825</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0ddf60a8521b80df7f9a6564d78c665c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TS_CFS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a4375312e0e77a3add86c66f372917a06">UJA113X_TS_CFS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#add40b6a365bfb6fe2b49f694541f1248">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#add40b6a365bfb6fe2b49f694541f1248">										UJA113X_TS_CFS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_add40b6a365bfb6fe2b49f694541f1248"><div class="ttname"><a href="sbc__uja113x__map_8h.html#add40b6a365bfb6fe2b49f694541f1248">UJA113X_TS_CFS_MASK</a></div><div class="ttdeci">#define UJA113X_TS_CFS_MASK</div><div class="ttdoc">Transceiver status register, CAN failure status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00848">sbc_uja113x_map.h:848</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a4375312e0e77a3add86c66f372917a06"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a4375312e0e77a3add86c66f372917a06">UJA113X_TS_CFS_SHIFT</a></div><div class="ttdeci">#define UJA113X_TS_CFS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00849">sbc_uja113x_map.h:849</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00850">850</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="add40b6a365bfb6fe2b49f694541f1248"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TS_CFS_MASK&#160;&#160;&#160;(0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver status register, CAN failure status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00848">848</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4375312e0e77a3add86c66f372917a06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TS_CFS_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00849">849</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a61314b9c0af3a1a97d15e6d70e00aa0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TS_COSCS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a8bff294b8c6efc2a0cd2d3178345380f">UJA113X_TS_COSCS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a14894ebde35da19e43931ef37b26b25a">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a14894ebde35da19e43931ef37b26b25a">										UJA113X_TS_COSCS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a8bff294b8c6efc2a0cd2d3178345380f"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a8bff294b8c6efc2a0cd2d3178345380f">UJA113X_TS_COSCS_SHIFT</a></div><div class="ttdeci">#define UJA113X_TS_COSCS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00817">sbc_uja113x_map.h:817</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a14894ebde35da19e43931ef37b26b25a"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a14894ebde35da19e43931ef37b26b25a">UJA113X_TS_COSCS_MASK</a></div><div class="ttdeci">#define UJA113X_TS_COSCS_MASK</div><div class="ttdoc">Transceiver status register, CAN oscillator status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00816">sbc_uja113x_map.h:816</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00818">818</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a14894ebde35da19e43931ef37b26b25a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TS_COSCS_MASK&#160;&#160;&#160;(0x10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver status register, CAN oscillator status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00816">816</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8bff294b8c6efc2a0cd2d3178345380f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TS_COSCS_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00817">817</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a16160c73489a2ca3a1816541085b9ff8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TS_CPNERR_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a5a1bb5c78990804f27f4ee9340518bac">UJA113X_TS_CPNERR_SHIFT</a>) &amp; \</div>
<div class="line">                                        UJA113X_TRANS_STAT_CPNERR_MASK)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a5a1bb5c78990804f27f4ee9340518bac"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a5a1bb5c78990804f27f4ee9340518bac">UJA113X_TS_CPNERR_SHIFT</a></div><div class="ttdeci">#define UJA113X_TS_CPNERR_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00801">sbc_uja113x_map.h:801</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00802">802</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="abfaf904124a5ab0d70309aaa23edb71e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TS_CPNERR_MASK&#160;&#160;&#160;(0x40U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver status register, CAN partial networking error macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00800">800</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5a1bb5c78990804f27f4ee9340518bac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TS_CPNERR_SHIFT&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00801">801</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a98ecd0568ab11b44c3b549241c4c04b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TS_CPNS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a56da5d5cc55775ba9af8107472ec413f">UJA113X_TS_CPNS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a48ea94188ba6dd65955c7f54044c0f7a">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a48ea94188ba6dd65955c7f54044c0f7a">										UJA113X_TS_CPNS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a56da5d5cc55775ba9af8107472ec413f"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a56da5d5cc55775ba9af8107472ec413f">UJA113X_TS_CPNS_SHIFT</a></div><div class="ttdeci">#define UJA113X_TS_CPNS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00809">sbc_uja113x_map.h:809</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a48ea94188ba6dd65955c7f54044c0f7a"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a48ea94188ba6dd65955c7f54044c0f7a">UJA113X_TS_CPNS_MASK</a></div><div class="ttdeci">#define UJA113X_TS_CPNS_MASK</div><div class="ttdoc">Transceiver status register, CAN partial networking status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00808">sbc_uja113x_map.h:808</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00810">810</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a48ea94188ba6dd65955c7f54044c0f7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TS_CPNS_MASK&#160;&#160;&#160;(0x20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver status register, CAN partial networking status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00808">808</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a56da5d5cc55775ba9af8107472ec413f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TS_CPNS_SHIFT&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00809">809</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2011450d65b267b7746c1ca0385473b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TS_CTS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ab14d378bd877833444c853a99ea266e8">UJA113X_TS_CTS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#ac3c3cfa28986352b8701aae571e56708">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#ac3c3cfa28986352b8701aae571e56708">										UJA113X_TS_CTS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ab14d378bd877833444c853a99ea266e8"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ab14d378bd877833444c853a99ea266e8">UJA113X_TS_CTS_SHIFT</a></div><div class="ttdeci">#define UJA113X_TS_CTS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00793">sbc_uja113x_map.h:793</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ac3c3cfa28986352b8701aae571e56708"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ac3c3cfa28986352b8701aae571e56708">UJA113X_TS_CTS_MASK</a></div><div class="ttdeci">#define UJA113X_TS_CTS_MASK</div><div class="ttdoc">Transceiver status register, CAN transmitter status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00792">sbc_uja113x_map.h:792</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00794">794</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac3c3cfa28986352b8701aae571e56708"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TS_CTS_MASK&#160;&#160;&#160;(0x80U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver status register, CAN transmitter status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00792">792</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab14d378bd877833444c853a99ea266e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TS_CTS_SHIFT&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00793">793</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab79a3b468ae4c3249ce42d2cab157bec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ab0a581aa76b65de00e4ad915249f038a">UJA113X_TS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a8bf945d923668855fbe629fa9eab1a02">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a8bf945d923668855fbe629fa9eab1a02">										UJA113X_TS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ab0a581aa76b65de00e4ad915249f038a"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ab0a581aa76b65de00e4ad915249f038a">UJA113X_TS_SHIFT</a></div><div class="ttdeci">#define UJA113X_TS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00860">sbc_uja113x_map.h:860</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a8bf945d923668855fbe629fa9eab1a02"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a8bf945d923668855fbe629fa9eab1a02">UJA113X_TS_MASK</a></div><div class="ttdeci">#define UJA113X_TS_MASK</div><div class="ttdoc">Transceiver status register macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00856">sbc_uja113x_map.h:856</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00861">861</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8bf945d923668855fbe629fa9eab1a02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TS_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="sbc__uja113x__map_8h.html#ac3c3cfa28986352b8701aae571e56708">UJA113X_TS_CTS_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#abfaf904124a5ab0d70309aaa23edb71e">UJA113X_TS_CPNERR_MASK</a> | \</div>
<div class="line">                                        UJA113X_TS_CPNS_MASK | <a class="code" href="sbc__uja113x__map_8h.html#a14894ebde35da19e43931ef37b26b25a">UJA113X_TS_COSCS_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a8471716963e370be9debfdf5071dc47e">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a8471716963e370be9debfdf5071dc47e">										UJA113X_TS_CBSS_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#ab275c0764d4e525b9bfb7cc957a395eb">UJA113X_TS_VLINS_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a7ec91ad4c1096fe8c5cda250c5974e0b">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a7ec91ad4c1096fe8c5cda250c5974e0b">										UJA113X_TS_VCS_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#add40b6a365bfb6fe2b49f694541f1248">UJA113X_TS_CFS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ab275c0764d4e525b9bfb7cc957a395eb"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ab275c0764d4e525b9bfb7cc957a395eb">UJA113X_TS_VLINS_MASK</a></div><div class="ttdeci">#define UJA113X_TS_VLINS_MASK</div><div class="ttdoc">Transceiver status register, LIN supply status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00832">sbc_uja113x_map.h:832</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_add40b6a365bfb6fe2b49f694541f1248"><div class="ttname"><a href="sbc__uja113x__map_8h.html#add40b6a365bfb6fe2b49f694541f1248">UJA113X_TS_CFS_MASK</a></div><div class="ttdeci">#define UJA113X_TS_CFS_MASK</div><div class="ttdoc">Transceiver status register, CAN failure status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00848">sbc_uja113x_map.h:848</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ac3c3cfa28986352b8701aae571e56708"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ac3c3cfa28986352b8701aae571e56708">UJA113X_TS_CTS_MASK</a></div><div class="ttdeci">#define UJA113X_TS_CTS_MASK</div><div class="ttdoc">Transceiver status register, CAN transmitter status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00792">sbc_uja113x_map.h:792</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a8471716963e370be9debfdf5071dc47e"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a8471716963e370be9debfdf5071dc47e">UJA113X_TS_CBSS_MASK</a></div><div class="ttdeci">#define UJA113X_TS_CBSS_MASK</div><div class="ttdoc">Transceiver status register, CAN-bus silence status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00824">sbc_uja113x_map.h:824</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_abfaf904124a5ab0d70309aaa23edb71e"><div class="ttname"><a href="sbc__uja113x__map_8h.html#abfaf904124a5ab0d70309aaa23edb71e">UJA113X_TS_CPNERR_MASK</a></div><div class="ttdeci">#define UJA113X_TS_CPNERR_MASK</div><div class="ttdoc">Transceiver status register, CAN partial networking error macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00800">sbc_uja113x_map.h:800</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a14894ebde35da19e43931ef37b26b25a"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a14894ebde35da19e43931ef37b26b25a">UJA113X_TS_COSCS_MASK</a></div><div class="ttdeci">#define UJA113X_TS_COSCS_MASK</div><div class="ttdoc">Transceiver status register, CAN oscillator status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00816">sbc_uja113x_map.h:816</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a7ec91ad4c1096fe8c5cda250c5974e0b"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a7ec91ad4c1096fe8c5cda250c5974e0b">UJA113X_TS_VCS_MASK</a></div><div class="ttdeci">#define UJA113X_TS_VCS_MASK</div><div class="ttdoc">Transceiver status register, CAN supply status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00840">sbc_uja113x_map.h:840</a></div></div>
</div><!-- fragment -->
<p>Transceiver status register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00856">856</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab0a581aa76b65de00e4ad915249f038a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TS_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00860">860</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a606434d60cd7082d08b51dabcbc20b91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TS_VCS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ab5a92a979e4ca1ed78b44c805e18ec98">UJA113X_TS_VCS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a7ec91ad4c1096fe8c5cda250c5974e0b">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a7ec91ad4c1096fe8c5cda250c5974e0b">										UJA113X_TS_VCS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ab5a92a979e4ca1ed78b44c805e18ec98"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ab5a92a979e4ca1ed78b44c805e18ec98">UJA113X_TS_VCS_SHIFT</a></div><div class="ttdeci">#define UJA113X_TS_VCS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00841">sbc_uja113x_map.h:841</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a7ec91ad4c1096fe8c5cda250c5974e0b"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a7ec91ad4c1096fe8c5cda250c5974e0b">UJA113X_TS_VCS_MASK</a></div><div class="ttdeci">#define UJA113X_TS_VCS_MASK</div><div class="ttdoc">Transceiver status register, CAN supply status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00840">sbc_uja113x_map.h:840</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00842">842</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7ec91ad4c1096fe8c5cda250c5974e0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TS_VCS_MASK&#160;&#160;&#160;(0x02U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver status register, CAN supply status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00840">840</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab5a92a979e4ca1ed78b44c805e18ec98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TS_VCS_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00841">841</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="af54d764ef37849feef94029cf8ab13b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TS_VLINS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a2a8aa6fb0bf2620a28e7f1bab5912ec2">UJA113X_TS_VLINS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#ab275c0764d4e525b9bfb7cc957a395eb">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#ab275c0764d4e525b9bfb7cc957a395eb">										UJA113X_TS_VLINS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ab275c0764d4e525b9bfb7cc957a395eb"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ab275c0764d4e525b9bfb7cc957a395eb">UJA113X_TS_VLINS_MASK</a></div><div class="ttdeci">#define UJA113X_TS_VLINS_MASK</div><div class="ttdoc">Transceiver status register, LIN supply status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00832">sbc_uja113x_map.h:832</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a2a8aa6fb0bf2620a28e7f1bab5912ec2"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a2a8aa6fb0bf2620a28e7f1bab5912ec2">UJA113X_TS_VLINS_SHIFT</a></div><div class="ttdeci">#define UJA113X_TS_VLINS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00833">sbc_uja113x_map.h:833</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00834">834</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab275c0764d4e525b9bfb7cc957a395eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TS_VLINS_MASK&#160;&#160;&#160;(0x04U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver status register, LIN supply status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00832">832</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2a8aa6fb0bf2620a28e7f1bab5912ec2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_TS_VLINS_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00833">833</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1c2041331766f5bb68ab674cfeb30618"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_WAKE_EVNT_STAT_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((uint8_t)((uint8_t)(x)&lt;&lt;<a class="el" href="sbc__uja113x__map_8h.html#ae551e1a6aa1a83017187d1c5b1b929e7">UJA113X_WAKE_EVNT_STAT_SHIFT</a>)&amp;<a class="el" href="sbc__uja113x__map_8h.html#a593e10c4f7d3a41d81b4bb44249d08f9">UJA113X_WAKE_EVNT_STAT_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02037">2037</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a593e10c4f7d3a41d81b4bb44249d08f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_WAKE_EVNT_STAT_MASK&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#a34097b6140349abdecd9bf8d0b9f57b5">UJA113X_WAKE_EVNT_STAT_WPR_MASK</a> | <a class="el" href="sbc__uja113x__map_8h.html#ad6952270370fd7e11a06e771d85ea3b8">UJA113X_WAKE_EVNT_STAT_WPF_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>WAKE pin event status register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02035">2035</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae551e1a6aa1a83017187d1c5b1b929e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_WAKE_EVNT_STAT_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02036">2036</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a25d9de159045ea195389429b262287ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_WAKE_EVNT_STAT_WPF_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((uint8_t)((uint8_t)(x)&lt;&lt;<a class="el" href="sbc__uja113x__map_8h.html#a791d6f9077560ddb1aac776a55a796d7">UJA113X_WAKE_EVNT_STAT_WPF_SHIFT</a>)&amp;<a class="el" href="sbc__uja113x__map_8h.html#ad6952270370fd7e11a06e771d85ea3b8">UJA113X_WAKE_EVNT_STAT_WPF_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02030">2030</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad6952270370fd7e11a06e771d85ea3b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_WAKE_EVNT_STAT_WPF_MASK&#160;&#160;&#160;(0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>WAKE pin event status register, WAKE pin falling edge macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02028">2028</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a791d6f9077560ddb1aac776a55a796d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_WAKE_EVNT_STAT_WPF_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02029">2029</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1e0c713c39e6cd5017a455dcd889f11f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_WAKE_EVNT_STAT_WPR_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((uint8_t)((uint8_t)(x)&lt;&lt;<a class="el" href="sbc__uja113x__map_8h.html#ab7124ed6a2e0a00070a6dd05560df7af">UJA113X_WAKE_EVNT_STAT_WPR_SHIFT</a>)&amp;<a class="el" href="sbc__uja113x__map_8h.html#a34097b6140349abdecd9bf8d0b9f57b5">UJA113X_WAKE_EVNT_STAT_WPR_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02023">2023</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a34097b6140349abdecd9bf8d0b9f57b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_WAKE_EVNT_STAT_WPR_MASK&#160;&#160;&#160;(0x02U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>WAKE pin event status register, WAKE pin rising edge macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02021">2021</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab7124ed6a2e0a00070a6dd05560df7af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_WAKE_EVNT_STAT_WPR_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l02022">2022</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="acfc5ec2925b907915675bae5ec336bf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_WDC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#afeddd0bf705bab712daebc4e98520963">UJA113X_WDC_SHIFT</a>) &amp; \</div>
<div class="line">                                        UJA113X_WTDOG_CTR_MASK)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_afeddd0bf705bab712daebc4e98520963"><div class="ttname"><a href="sbc__uja113x__map_8h.html#afeddd0bf705bab712daebc4e98520963">UJA113X_WDC_SHIFT</a></div><div class="ttdeci">#define UJA113X_WDC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00137">sbc_uja113x_map.h:137</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00138">138</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a190bb086d10dc03d1e32e8b9fbe46fa1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_WDC_MASK&#160;&#160;&#160;(<a class="el" href="sbc__uja113x__map_8h.html#a4ae3c2a405d8bd48351efcf5e8e2df24">UJA113X_WDC_WMC_MASK</a> | <a class="el" href="sbc__uja113x__map_8h.html#a2d6610af34d5d95b73997251fa510dac">UJA113X_WDC_NWP_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Watchdog control register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00136">136</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a53d8307da8b2ac141d1eaeda3b6cb618"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_WDC_NWP_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a8ea87338206a564e638d41366815e96e">UJA113X_WDC_NWP_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a2d6610af34d5d95b73997251fa510dac">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a2d6610af34d5d95b73997251fa510dac">										UJA113X_WDC_NWP_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a2d6610af34d5d95b73997251fa510dac"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a2d6610af34d5d95b73997251fa510dac">UJA113X_WDC_NWP_MASK</a></div><div class="ttdeci">#define UJA113X_WDC_NWP_MASK</div><div class="ttdoc">Watchdog control register, nominal watchdog period macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00128">sbc_uja113x_map.h:128</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a8ea87338206a564e638d41366815e96e"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a8ea87338206a564e638d41366815e96e">UJA113X_WDC_NWP_SHIFT</a></div><div class="ttdeci">#define UJA113X_WDC_NWP_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00129">sbc_uja113x_map.h:129</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00130">130</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2d6610af34d5d95b73997251fa510dac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_WDC_NWP_MASK&#160;&#160;&#160;(0x0FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Watchdog control register, nominal watchdog period macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00128">128</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8ea87338206a564e638d41366815e96e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_WDC_NWP_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00129">129</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="afeddd0bf705bab712daebc4e98520963"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_WDC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00137">137</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4ae3c2a405d8bd48351efcf5e8e2df24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_WDC_WMC_MASK&#160;&#160;&#160;(0xE0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Watchdog control register, watchdog mode control macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00120">120</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa2a54e071f28c4fe3e55870fe4f48a69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_WDC_WMC_SHIFT&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00121">121</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa43a1db6befb08da385b1f7584921b68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_WDS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a6202979efb55df2b3134b6657fe9c655">UJA113X_WDS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a369ab0e54d1e50b990f7250dcda775fd">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a369ab0e54d1e50b990f7250dcda775fd">										UJA113X_WDS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a369ab0e54d1e50b990f7250dcda775fd"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a369ab0e54d1e50b990f7250dcda775fd">UJA113X_WDS_MASK</a></div><div class="ttdeci">#define UJA113X_WDS_MASK</div><div class="ttdoc">Watchdog status register macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00168">sbc_uja113x_map.h:168</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a6202979efb55df2b3134b6657fe9c655"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a6202979efb55df2b3134b6657fe9c655">UJA113X_WDS_SHIFT</a></div><div class="ttdeci">#define UJA113X_WDS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00170">sbc_uja113x_map.h:170</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00171">171</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a86b97f3c68d52808a9e8e2ffb589f4d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_WDS_FNMS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#a752d5f71418132bd4551b364cfd9306c">UJA113X_WDS_FNMS_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a00dce9e0876aa4316815a69e1900edcb">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a00dce9e0876aa4316815a69e1900edcb">										UJA113X_WDS_FNMS_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a00dce9e0876aa4316815a69e1900edcb"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a00dce9e0876aa4316815a69e1900edcb">UJA113X_WDS_FNMS_MASK</a></div><div class="ttdeci">#define UJA113X_WDS_FNMS_MASK</div><div class="ttdoc">Watchdog status register, forced Normal mode status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00144">sbc_uja113x_map.h:144</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a752d5f71418132bd4551b364cfd9306c"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a752d5f71418132bd4551b364cfd9306c">UJA113X_WDS_FNMS_SHIFT</a></div><div class="ttdeci">#define UJA113X_WDS_FNMS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00145">sbc_uja113x_map.h:145</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00146">146</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a00dce9e0876aa4316815a69e1900edcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_WDS_FNMS_MASK&#160;&#160;&#160;(0x08U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Watchdog status register, forced Normal mode status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00144">144</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a752d5f71418132bd4551b364cfd9306c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_WDS_FNMS_SHIFT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00145">145</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a369ab0e54d1e50b990f7250dcda775fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_WDS_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="sbc__uja113x__map_8h.html#a00dce9e0876aa4316815a69e1900edcb">UJA113X_WDS_FNMS_MASK</a> | <a class="code" href="sbc__uja113x__map_8h.html#a2272c17339aacba94ba83e8211d5b799">UJA113X_WDS_SDMS_MASK</a> | \</div>
<div class="line">                                        UJA113X_WDS_WDS_MASK)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a00dce9e0876aa4316815a69e1900edcb"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a00dce9e0876aa4316815a69e1900edcb">UJA113X_WDS_FNMS_MASK</a></div><div class="ttdeci">#define UJA113X_WDS_FNMS_MASK</div><div class="ttdoc">Watchdog status register, forced Normal mode status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00144">sbc_uja113x_map.h:144</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a2272c17339aacba94ba83e8211d5b799"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a2272c17339aacba94ba83e8211d5b799">UJA113X_WDS_SDMS_MASK</a></div><div class="ttdeci">#define UJA113X_WDS_SDMS_MASK</div><div class="ttdoc">Watchdog status register, Software Development mode status macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00152">sbc_uja113x_map.h:152</a></div></div>
</div><!-- fragment -->
<p>Watchdog status register macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00168">168</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a38453c0f12f344b4d6dcfcb67dcaf7bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_WDS_SDMS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ab0797fb9b474c382976a52a79fa0c525">UJA113X_WDS_SDMS_SHIFT</a>) &amp; \</div>
<div class="line">                                        UJA113X_WTDOG_STAT_SDMS_MASK)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ab0797fb9b474c382976a52a79fa0c525"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ab0797fb9b474c382976a52a79fa0c525">UJA113X_WDS_SDMS_SHIFT</a></div><div class="ttdeci">#define UJA113X_WDS_SDMS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00153">sbc_uja113x_map.h:153</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00154">154</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2272c17339aacba94ba83e8211d5b799"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_WDS_SDMS_MASK&#160;&#160;&#160;(0x04U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Watchdog status register, Software Development mode status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00152">152</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab0797fb9b474c382976a52a79fa0c525"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_WDS_SDMS_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00153">153</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6202979efb55df2b3134b6657fe9c655"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_WDS_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00170">170</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2ed378f7da0c904b01903d27f34f98c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_WDS_WDS_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#ae5410c02173a677dab0d8519a58dbf79">UJA113X_WDS_WDS_SHIFT</a>) &amp; \</div>
<div class="line">                                        UJA113X_WTDOG_STAT_WDS_MASK)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_ae5410c02173a677dab0d8519a58dbf79"><div class="ttname"><a href="sbc__uja113x__map_8h.html#ae5410c02173a677dab0d8519a58dbf79">UJA113X_WDS_WDS_SHIFT</a></div><div class="ttdeci">#define UJA113X_WDS_WDS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00161">sbc_uja113x_map.h:161</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00162">162</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="a783219bff7f4054f84ef0d3cf6e203ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_WDS_WDS_MASK&#160;&#160;&#160;(0x03U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Watchdog status register, watchdog status macros. </p>

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00160">160</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae5410c02173a677dab0d8519a58dbf79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_WDS_WDS_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00161">161</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
<a class="anchor" id="abbd438d47fc91f9365a5fc1811236c00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UJA113X_WTDOG_CTR_WMC_F</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint8_t)((uint8_t)(x) &lt;&lt; <a class="code" href="sbc__uja113x__map_8h.html#aa2a54e071f28c4fe3e55870fe4f48a69">UJA113X_WDC_WMC_SHIFT</a>) &amp; <a class="code" href="sbc__uja113x__map_8h.html#a4ae3c2a405d8bd48351efcf5e8e2df24">\</a></div>
<div class="line"><a class="code" href="sbc__uja113x__map_8h.html#a4ae3c2a405d8bd48351efcf5e8e2df24">										UJA113X_WDC_WMC_MASK</a>)</div>
<div class="ttc" id="sbc__uja113x__map_8h_html_aa2a54e071f28c4fe3e55870fe4f48a69"><div class="ttname"><a href="sbc__uja113x__map_8h.html#aa2a54e071f28c4fe3e55870fe4f48a69">UJA113X_WDC_WMC_SHIFT</a></div><div class="ttdeci">#define UJA113X_WDC_WMC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00121">sbc_uja113x_map.h:121</a></div></div>
<div class="ttc" id="sbc__uja113x__map_8h_html_a4ae3c2a405d8bd48351efcf5e8e2df24"><div class="ttname"><a href="sbc__uja113x__map_8h.html#a4ae3c2a405d8bd48351efcf5e8e2df24">UJA113X_WDC_WMC_MASK</a></div><div class="ttdeci">#define UJA113X_WDC_WMC_MASK</div><div class="ttdoc">Watchdog control register, watchdog mode control macros. </div><div class="ttdef"><b>Definition:</b> <a href="sbc__uja113x__map_8h_source.html#l00120">sbc_uja113x_map.h:120</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="sbc__uja113x__map_8h_source.html#l00122">122</a> of file <a class="el" href="sbc__uja113x__map_8h_source.html">sbc_uja113x_map.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_f382573a88a6eedb79e240e7ead9d11a.html">middleware</a></li><li class="navelem"><a class="el" href="dir_49c56224104f1e32449d81c2ab649ac3.html">sbc</a></li><li class="navelem"><a class="el" href="dir_b63ea9beddcc9f5211bad7a1d8ebf567.html">sbc_uja113x</a></li><li class="navelem"><a class="el" href="dir_1c697063c83e13c4127d43190840f13b.html">include</a></li><li class="navelem"><a class="el" href="sbc__uja113x__map_8h.html">sbc_uja113x_map.h</a></li>
    <li class="footer">Generated on Fri Jun 11 2021 08:16:06 for S32 SDK by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.10 </li>
  </ul>
</div>
</body>
</html>
