{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/colorChooser.bdf " "Info: Source file: C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/colorChooser.bdf has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/colorChooser.bdf " "Info: Source file: C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/colorChooser.bdf has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/colorChooser.bdf " "Info: Source file: C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/colorChooser.bdf has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 12 22:58:41 2015 " "Info: Processing started: Sun Jul 12 22:58:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_D5M -c DE2_D5M " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_D5M -c DE2_D5M" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/async_receiver.v " "Warning: Can't analyze file -- file V/async_receiver.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ccd_capture.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Info: Found entity 1: CCD_Capture" {  } { { "V/CCD_Capture.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/CCD_Capture.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_ccd_config.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Info: Found entity 1: I2C_CCD_Config" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_CCD_Config.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Info: Found entity 1: I2C_Controller" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_Controller.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/line_buffer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Info: Found entity 1: Line_Buffer" {  } { { "V/Line_Buffer.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/Line_Buffer.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "V/Reset_Delay.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/Reset_Delay.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/raw2rgb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Info: Found entity 1: RAW2RGB" {  } { { "V/RAW2RGB.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/RAW2RGB.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Info: Found entity 1: sdram_pll" {  } { { "V/sdram_pll.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/sdram_pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Info: Found entity 1: SEG7_LUT" {  } { { "V/SEG7_LUT.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/SEG7_LUT.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Info: Found entity 1: SEG7_LUT_8" {  } { { "V/SEG7_LUT_8.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/SEG7_LUT_8.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/uart_crtl.v " "Warning: Can't analyze file -- file V/uart_crtl.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Info: Found entity 1: VGA_Controller" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/VGA_Controller.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "DE2_D5M.v(237) " "Warning (10261): Verilog HDL Event Control warning at DE2_D5M.v(237): Event Control contains a complex event expression" {  } { { "DE2_D5M.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/DE2_D5M.v" 237 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "DE2_D5M.v(455) " "Warning (10090): Verilog HDL syntax warning at DE2_D5M.v(455): extra block comment delimiter characters /* within block comment" {  } { { "DE2_D5M.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/DE2_D5M.v" 455 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "DE2_D5M.v(484) " "Warning (10090): Verilog HDL syntax warning at DE2_D5M.v(484): extra block comment delimiter characters /* within block comment" {  } { { "DE2_D5M.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/DE2_D5M.v" 484 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_d5m.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file de2_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_D5M " "Info: Found entity 1: DE2_D5M" {  } { { "DE2_D5M.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/DE2_D5M.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb2gray.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rgb2gray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rgb2gray-behavior " "Info: Found design unit 1: rgb2gray-behavior" {  } { { "rgb2gray.vhd" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/rgb2gray.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rgb2gray " "Info: Found entity 1: rgb2gray" {  } { { "rgb2gray.vhd" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/rgb2gray.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resizer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file resizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 resizer-behavior " "Info: Found design unit 1: resizer-behavior" {  } { { "resizer.vhd" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/resizer.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 resizer " "Info: Found entity 1: resizer" {  } { { "resizer.vhd" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/resizer.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_counter0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_counter0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Info: Found design unit 1: lpm_compare0-SYN" {  } { { "lpm_compare0.vhd" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_compare0.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Info: Found entity 1: lpm_compare0" {  } { { "lpm_compare0.vhd" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_compare0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_8port.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_control_8port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_8Port " "Info: Found entity 1: Sdram_Control_8Port" {  } { { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Info: Found entity 1: control_interface" {  } { { "control_interface.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/control_interface.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "command.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Info: Found entity 1: command" {  } { { "command.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/command.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "sdr_data_path.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_data_path.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Info: Found entity 1: sdr_data_path" {  } { { "sdr_data_path.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/sdr_data_path.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_rd_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Info: Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_RD_FIFO.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_RD_FIFO.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_wr_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Info: Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_WR_FIFO.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_WR_FIFO.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_compare1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare1 " "Info: Found entity 1: lpm_compare1" {  } { { "lpm_compare1.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_compare1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mux0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_mux0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg_b-2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dec_7seg_b-2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg_b-a " "Info: Found design unit 1: dec_7seg_b-a" {  } { { "dec_7seg_b-2.vhd" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/dec_7seg_b-2.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg_b " "Info: Found entity 1: dec_7seg_b" {  } { { "dec_7seg_b-2.vhd" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/dec_7seg_b-2.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Info: Found design unit 1: lpm_mux1-SYN" {  } { { "lpm_mux1.vhd" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_mux1.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Info: Found entity 1: lpm_mux1" {  } { { "lpm_mux1.vhd" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_mux1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "red_boundary.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file red_boundary.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 red_boundary " "Info: Found entity 1: red_boundary" {  } { { "red_boundary.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/red_boundary.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_counter1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Info: Found entity 1: lpm_counter1" {  } { { "lpm_counter1.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_counter1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_compare2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare2 " "Info: Found entity 1: lpm_compare2" {  } { { "lpm_compare2.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_compare2.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_shiftreg0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg0 " "Info: Found entity 1: lpm_shiftreg0" {  } { { "lpm_shiftreg0.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_shiftreg0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Info: Found entity 1: lpm_mux2" {  } { { "lpm_mux2.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_mux2.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colorchooser.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file colorchooser.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 colorChooser " "Info: Found entity 1: colorChooser" {  } { { "colorChooser.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/colorChooser.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst2 " "Warning: Primitive \"VCC\" of instance \"inst2\" not used" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 448 376 408 464 "inst2" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_D5M DE2_D5M:inst1 " "Info: Elaborating entity \"DE2_D5M\" for hierarchy \"DE2_D5M:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 120 -432 -216 760 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 DE2_D5M.v(222) " "Warning (10230): Verilog HDL assignment warning at DE2_D5M.v(222): truncated value with size 16 to match size of target (9)" {  } { { "DE2_D5M.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/DE2_D5M.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 DE2_D5M.v(247) " "Warning (10230): Verilog HDL assignment warning at DE2_D5M.v(247): truncated value with size 32 to match size of target (2)" {  } { { "DE2_D5M.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/DE2_D5M.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE2_D5M.v(115) " "Warning (10034): Output port \"LEDR\" at DE2_D5M.v(115) has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/DE2_D5M.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BKG_Gray DE2_D5M.v(145) " "Warning (10034): Output port \"BKG_Gray\" at DE2_D5M.v(145) has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/DE2_D5M.v" 145 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE2_D5M.v(132) " "Warning (10034): Output port \"I2C_SCLK\" at DE2_D5M.v(132) has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/DE2_D5M.v" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller DE2_D5M:inst1\|VGA_Controller:u1 " "Info: Elaborating entity \"VGA_Controller\" for hierarchy \"DE2_D5M:inst1\|VGA_Controller:u1\"" {  } { { "DE2_D5M.v" "u1" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/DE2_D5M.v" 280 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(138) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(138): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/VGA_Controller.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(141) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(141): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/VGA_Controller.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(144) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(144): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/VGA_Controller.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(148) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(148): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/VGA_Controller.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(151) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(151): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/VGA_Controller.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(154) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(154): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/VGA_Controller.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(217) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(217): truncated value with size 32 to match size of target (13)" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/VGA_Controller.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(243) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(243): truncated value with size 32 to match size of target (13)" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/VGA_Controller.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay DE2_D5M:inst1\|Reset_Delay:u2 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"DE2_D5M:inst1\|Reset_Delay:u2\"" {  } { { "DE2_D5M.v" "u2" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/DE2_D5M.v" 291 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture DE2_D5M:inst1\|CCD_Capture:u3 " "Info: Elaborating entity \"CCD_Capture\" for hierarchy \"DE2_D5M:inst1\|CCD_Capture:u3\"" {  } { { "DE2_D5M.v" "u3" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/DE2_D5M.v" 305 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifval_fedge CCD_Capture.v(162) " "Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(162): object \"ifval_fedge\" assigned a value but never read" {  } { { "V/CCD_Capture.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/CCD_Capture.v" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_cnt_d CCD_Capture.v(163) " "Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(163): object \"y_cnt_d\" assigned a value but never read" {  } { { "V/CCD_Capture.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/CCD_Capture.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(123) " "Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(123): truncated value with size 32 to match size of target (16)" {  } { { "V/CCD_Capture.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/CCD_Capture.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(127) " "Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(127): truncated value with size 32 to match size of target (16)" {  } { { "V/CCD_Capture.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/CCD_Capture.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CCD_Capture.v(183) " "Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(183): truncated value with size 32 to match size of target (1)" {  } { { "V/CCD_Capture.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/CCD_Capture.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB DE2_D5M:inst1\|RAW2RGB:u4 " "Info: Elaborating entity \"RAW2RGB\" for hierarchy \"DE2_D5M:inst1\|RAW2RGB:u4\"" {  } { { "DE2_D5M.v" "u4" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/DE2_D5M.v" 317 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer DE2_D5M:inst1\|RAW2RGB:u4\|Line_Buffer:u0 " "Info: Elaborating entity \"Line_Buffer\" for hierarchy \"DE2_D5M:inst1\|RAW2RGB:u4\|Line_Buffer:u0\"" {  } { { "V/RAW2RGB.v" "u0" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/RAW2RGB.v" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps DE2_D5M:inst1\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component " "Info: Elaborating entity \"altshift_taps\" for hierarchy \"DE2_D5M:inst1\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\"" {  } { { "V/Line_Buffer.v" "altshift_taps_component" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/Line_Buffer.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_D5M:inst1\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component " "Info: Elaborated megafunction instantiation \"DE2_D5M:inst1\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\"" {  } { { "V/Line_Buffer.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/Line_Buffer.v" 67 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_D5M:inst1\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component " "Info: Instantiated megafunction \"DE2_D5M:inst1\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Info: Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Info: Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1280 " "Info: Parameter \"tap_distance\" = \"1280\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Info: Parameter \"width\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "V/Line_Buffer.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/Line_Buffer.v" 67 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ikn.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/shift_taps_ikn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ikn " "Info: Found entity 1: shift_taps_ikn" {  } { { "db/shift_taps_ikn.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/shift_taps_ikn.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_ikn DE2_D5M:inst1\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated " "Info: Elaborating entity \"shift_taps_ikn\" for hierarchy \"DE2_D5M:inst1\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cm81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cm81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cm81 " "Info: Found entity 1: altsyncram_cm81" {  } { { "db/altsyncram_cm81.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/altsyncram_cm81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cm81 DE2_D5M:inst1\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2 " "Info: Elaborating entity \"altsyncram_cm81\" for hierarchy \"DE2_D5M:inst1\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\"" {  } { { "db/shift_taps_ikn.tdf" "altsyncram2" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/shift_taps_ikn.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3rf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_3rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3rf " "Info: Found entity 1: cntr_3rf" {  } { { "db/cntr_3rf.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/cntr_3rf.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3rf DE2_D5M:inst1\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|cntr_3rf:cntr1 " "Info: Elaborating entity \"cntr_3rf\" for hierarchy \"DE2_D5M:inst1\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|cntr_3rf:cntr1\"" {  } { { "db/shift_taps_ikn.tdf" "cntr1" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/shift_taps_ikn.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mdc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mdc " "Info: Found entity 1: cmpr_mdc" {  } { { "db/cmpr_mdc.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/cmpr_mdc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_mdc DE2_D5M:inst1\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|cntr_3rf:cntr1\|cmpr_mdc:cmpr5 " "Info: Elaborating entity \"cmpr_mdc\" for hierarchy \"DE2_D5M:inst1\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|cntr_3rf:cntr1\|cmpr_mdc:cmpr5\"" {  } { { "db/cntr_3rf.tdf" "cmpr5" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/cntr_3rf.tdf" 93 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 DE2_D5M:inst1\|SEG7_LUT_8:u5 " "Info: Elaborating entity \"SEG7_LUT_8\" for hierarchy \"DE2_D5M:inst1\|SEG7_LUT_8:u5\"" {  } { { "DE2_D5M.v" "u5" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/DE2_D5M.v" 324 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT DE2_D5M:inst1\|SEG7_LUT_8:u5\|SEG7_LUT:u0 " "Info: Elaborating entity \"SEG7_LUT\" for hierarchy \"DE2_D5M:inst1\|SEG7_LUT_8:u5\|SEG7_LUT:u0\"" {  } { { "V/SEG7_LUT_8.v" "u0" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/SEG7_LUT_8.v" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_8Port DE2_D5M:inst1\|Sdram_Control_8Port:u7 " "Info: Elaborating entity \"Sdram_Control_8Port\" for hierarchy \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\"" {  } { { "DE2_D5M.v" "u7" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/DE2_D5M.v" 428 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_8Port.v(597) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_8Port.v(597): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1 " "Info: Elaborating entity \"sdram_pll\" for hierarchy \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\"" {  } { { "Sdram_Control_8Port.v" "sdram_pll1" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 364 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\"" {  } { { "V/sdram_pll.v" "altpll_component" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/sdram_pll.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\"" {  } { { "V/sdram_pll.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/sdram_pll.v" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component " "Info: Instantiated megafunction \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Info: Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Info: Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Info: Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 24000 " "Info: Parameter \"inclk0_input_frequency\" = \"24000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "V/sdram_pll.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/sdram_pll.v" 94 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface DE2_D5M:inst1\|Sdram_Control_8Port:u7\|control_interface:control1 " "Info: Elaborating entity \"control_interface\" for hierarchy \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|control_interface:control1\"" {  } { { "Sdram_Control_8Port.v" "control1" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 384 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(120) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)" {  } { { "control_interface.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/control_interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(125) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)" {  } { { "control_interface.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/control_interface.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(150) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)" {  } { { "control_interface.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/control_interface.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command DE2_D5M:inst1\|Sdram_Control_8Port:u7\|command:command1 " "Info: Elaborating entity \"command\" for hierarchy \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|command:command1\"" {  } { { "Sdram_Control_8Port.v" "command1" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 410 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(239) " "Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "command.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(239) " "Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "command.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(239) " "Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "command.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdr_data_path:data_path1 " "Info: Elaborating entity \"sdr_data_path\" for hierarchy \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdr_data_path:data_path1\"" {  } { { "Sdram_Control_8Port.v" "data_path1" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 419 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(26) " "Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)" {  } { { "sdr_data_path.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/sdr_data_path.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1 " "Info: Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\"" {  } { { "Sdram_Control_8Port.v" "write_fifo1" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 432 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_WR_FIFO.v" "dcfifo_component" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_WR_FIFO.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_WR_FIFO.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_WR_FIFO.v" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Info: Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Info: Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Info: Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Info: Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Sdram_WR_FIFO.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_WR_FIFO.v" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_21m1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_21m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_21m1 " "Info: Found entity 1: dcfifo_21m1" {  } { { "db/dcfifo_21m1.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dcfifo_21m1.tdf" 46 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_21m1 DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated " "Info: Elaborating entity \"dcfifo_21m1\" for hierarchy \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_kdb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_kdb " "Info: Found entity 1: a_gray2bin_kdb" {  } { { "db/a_gray2bin_kdb.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/a_gray2bin_kdb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_kdb DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_kdb\" for hierarchy \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_21m1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dcfifo_21m1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_o96.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_o96 " "Info: Found entity 1: a_graycounter_o96" {  } { { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/a_graycounter_o96.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_o96 DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_o96:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_o96\" for hierarchy \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_o96:rdptr_g1p\"" {  } { { "db/dcfifo_21m1.tdf" "rdptr_g1p" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dcfifo_21m1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fgc " "Info: Found entity 1: a_graycounter_fgc" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/a_graycounter_fgc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fgc DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_fgc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_fgc\" for hierarchy \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_fgc:wrptr_g1p\"" {  } { { "db/dcfifo_21m1.tdf" "wrptr_g1p" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dcfifo_21m1.tdf" 66 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_egc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_egc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_egc " "Info: Found entity 1: a_graycounter_egc" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/a_graycounter_egc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_egc DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_egc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_egc\" for hierarchy \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_egc:wrptr_gp\"" {  } { { "db/dcfifo_21m1.tdf" "wrptr_gp" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dcfifo_21m1.tdf" 67 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1l81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1l81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1l81 " "Info: Found entity 1: altsyncram_1l81" {  } { { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/altsyncram_1l81.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1l81 DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram " "Info: Elaborating entity \"altsyncram_1l81\" for hierarchy \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\"" {  } { { "db/dcfifo_21m1.tdf" "fifo_ram" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dcfifo_21m1.tdf" 68 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_drg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_drg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_drg1 " "Info: Found entity 1: altsyncram_drg1" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/altsyncram_drg1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_drg1 DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14 " "Info: Elaborating entity \"altsyncram_drg1\" for hierarchy \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\"" {  } { { "db/altsyncram_1l81.tdf" "altsyncram14" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/altsyncram_1l81.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ngh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ngh " "Info: Found entity 1: dffpipe_ngh" {  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dffpipe_ngh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ngh DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr " "Info: Elaborating entity \"dffpipe_ngh\" for hierarchy \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\"" {  } { { "db/dcfifo_21m1.tdf" "rdaclr" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dcfifo_21m1.tdf" 75 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_kec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kec " "Info: Found entity 1: dffpipe_kec" {  } { { "db/dffpipe_kec.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dffpipe_kec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kec DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_brp " "Info: Elaborating entity \"dffpipe_kec\" for hierarchy \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_brp\"" {  } { { "db/dcfifo_21m1.tdf" "rs_brp" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dcfifo_21m1.tdf" 76 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rdb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rdb " "Info: Found entity 1: alt_synch_pipe_rdb" {  } { { "db/alt_synch_pipe_rdb.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/alt_synch_pipe_rdb.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rdb DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_rdb\" for hierarchy \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\"" {  } { { "db/dcfifo_21m1.tdf" "rs_dgwp" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dcfifo_21m1.tdf" 78 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Info: Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\|dffpipe_pe9:dffpipe18 " "Info: Elaborating entity \"dffpipe_pe9\" for hierarchy \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\|dffpipe_pe9:dffpipe18\"" {  } { { "db/alt_synch_pipe_rdb.tdf" "dffpipe18" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/alt_synch_pipe_rdb.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Info: Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_brp " "Info: Elaborating entity \"dffpipe_oe9\" for hierarchy \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_brp\"" {  } { { "db/dcfifo_21m1.tdf" "ws_brp" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dcfifo_21m1.tdf" 79 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Info: Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_21m1.tdf" "ws_dgrp" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dcfifo_21m1.tdf" 81 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Info: Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22 " "Info: Elaborating entity \"dffpipe_qe9\" for hierarchy \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe22" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_536.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_536.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_536 " "Info: Found entity 1: cmpr_536" {  } { { "db/cmpr_536.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/cmpr_536.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_536 DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|cmpr_536:rdempty_eq_comp " "Info: Elaborating entity \"cmpr_536\" for hierarchy \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|cmpr_536:rdempty_eq_comp\"" {  } { { "db/dcfifo_21m1.tdf" "rdempty_eq_comp" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dcfifo_21m1.tdf" 88 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1 " "Info: Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\"" {  } { { "Sdram_Control_8Port.v" "read_fifo1" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 488 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config DE2_D5M:inst1\|I2C_CCD_Config:u8 " "Info: Elaborating entity \"I2C_CCD_Config\" for hierarchy \"DE2_D5M:inst1\|I2C_CCD_Config:u8\"" {  } { { "DE2_D5M.v" "u8" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/DE2_D5M.v" 517 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(122) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(122): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_CCD_Config.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(123) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(123): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_CCD_Config.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 I2C_CCD_Config.v(156) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(156): truncated value with size 32 to match size of target (25)" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_CCD_Config.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(161) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(161): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_CCD_Config.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(186) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(186): truncated value with size 32 to match size of target (16)" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_CCD_Config.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_CCD_Config.v(236) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(236): truncated value with size 32 to match size of target (6)" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_CCD_Config.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller DE2_D5M:inst1\|I2C_CCD_Config:u8\|I2C_Controller:u0 " "Info: Elaborating entity \"I2C_Controller\" for hierarchy \"DE2_D5M:inst1\|I2C_CCD_Config:u8\|I2C_Controller:u0\"" {  } { { "V/I2C_CCD_Config.v" "u0" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_CCD_Config.v" 203 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(70) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(69) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(69): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_Controller.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2C_Controller.v(82) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(82): truncated value with size 32 to match size of target (7)" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_Controller.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_7seg_b dec_7seg_b:inst7 " "Info: Elaborating entity \"dec_7seg_b\" for hierarchy \"dec_7seg_b:inst7\"" {  } { { "main.bdf" "inst7" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 368 592 768 464 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colorChooser colorChooser:inst6 " "Info: Elaborating entity \"colorChooser\" for hierarchy \"colorChooser:inst6\"" {  } { { "main.bdf" "inst6" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 624 728 960 816 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "boundary " "Warning: Pin \"boundary\" not connected" {  } { { "colorChooser.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/colorChooser.bdf" { { 48 40 208 64 "boundary" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst13 " "Warning: Primitive \"NOT\" of instance \"inst13\" not used" {  } { { "colorChooser.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/colorChooser.bdf" { { 280 776 808 328 "inst13" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux2 colorChooser:inst6\|lpm_mux2:inst16 " "Info: Elaborating entity \"lpm_mux2\" for hierarchy \"colorChooser:inst6\|lpm_mux2:inst16\"" {  } { { "colorChooser.bdf" "inst16" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/colorChooser.bdf" { { 736 800 936 816 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux colorChooser:inst6\|lpm_mux2:inst16\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"colorChooser:inst6\|lpm_mux2:inst16\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux2.v" "lpm_mux_component" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_mux2.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "colorChooser:inst6\|lpm_mux2:inst16\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"colorChooser:inst6\|lpm_mux2:inst16\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux2.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_mux2.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "colorChooser:inst6\|lpm_mux2:inst16\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"colorChooser:inst6\|lpm_mux2:inst16\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Info: Parameter \"lpm_size\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Info: Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Info: Parameter \"lpm_width\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Info: Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux2.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_mux2.v" 68 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5oc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_5oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5oc " "Info: Found entity 1: mux_5oc" {  } { { "db/mux_5oc.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/mux_5oc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5oc colorChooser:inst6\|lpm_mux2:inst16\|lpm_mux:lpm_mux_component\|mux_5oc:auto_generated " "Info: Elaborating entity \"mux_5oc\" for hierarchy \"colorChooser:inst6\|lpm_mux2:inst16\|lpm_mux:lpm_mux_component\|mux_5oc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "red_boundary red_boundary:inst5 " "Info: Elaborating entity \"red_boundary\" for hierarchy \"red_boundary:inst5\"" {  } { { "main.bdf" "inst5" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 768 320 472 896 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 red_boundary:inst5\|lpm_mux1:inst7 " "Info: Elaborating entity \"lpm_mux1\" for hierarchy \"red_boundary:inst5\|lpm_mux1:inst7\"" {  } { { "red_boundary.bdf" "inst7" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/red_boundary.bdf" { { 320 952 1088 400 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux red_boundary:inst5\|lpm_mux1:inst7\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"red_boundary:inst5\|lpm_mux1:inst7\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux1.vhd" "lpm_mux_component" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_mux1.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "red_boundary:inst5\|lpm_mux1:inst7\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"red_boundary:inst5\|lpm_mux1:inst7\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux1.vhd" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_mux1.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "red_boundary:inst5\|lpm_mux1:inst7\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"red_boundary:inst5\|lpm_mux1:inst7\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux1.vhd" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_mux1.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_23e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_23e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_23e " "Info: Found entity 1: mux_23e" {  } { { "db/mux_23e.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/mux_23e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_23e red_boundary:inst5\|lpm_mux1:inst7\|lpm_mux:lpm_mux_component\|mux_23e:auto_generated " "Info: Elaborating entity \"mux_23e\" for hierarchy \"red_boundary:inst5\|lpm_mux1:inst7\|lpm_mux:lpm_mux_component\|mux_23e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare2 red_boundary:inst5\|lpm_compare2:inst14 " "Info: Elaborating entity \"lpm_compare2\" for hierarchy \"red_boundary:inst5\|lpm_compare2:inst14\"" {  } { { "red_boundary.bdf" "inst14" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/red_boundary.bdf" { { 480 688 816 576 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare red_boundary:inst5\|lpm_compare2:inst14\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"red_boundary:inst5\|lpm_compare2:inst14\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare2.v" "lpm_compare_component" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_compare2.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "red_boundary:inst5\|lpm_compare2:inst14\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"red_boundary:inst5\|lpm_compare2:inst14\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare2.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_compare2.v" 61 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "red_boundary:inst5\|lpm_compare2:inst14\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"red_boundary:inst5\|lpm_compare2:inst14\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Info: Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Info: Parameter \"lpm_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_compare2.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_compare2.v" 61 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_l7j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_l7j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_l7j " "Info: Found entity 1: cmpr_l7j" {  } { { "db/cmpr_l7j.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/cmpr_l7j.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_l7j red_boundary:inst5\|lpm_compare2:inst14\|lpm_compare:lpm_compare_component\|cmpr_l7j:auto_generated " "Info: Elaborating entity \"cmpr_l7j\" for hierarchy \"red_boundary:inst5\|lpm_compare2:inst14\|lpm_compare:lpm_compare_component\|cmpr_l7j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter1 red_boundary:inst5\|lpm_counter1:inst12 " "Info: Elaborating entity \"lpm_counter1\" for hierarchy \"red_boundary:inst5\|lpm_counter1:inst12\"" {  } { { "red_boundary.bdf" "inst12" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/red_boundary.bdf" { { 472 432 576 568 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter red_boundary:inst5\|lpm_counter1:inst12\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"red_boundary:inst5\|lpm_counter1:inst12\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter1.v" "lpm_counter_component" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_counter1.v" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "red_boundary:inst5\|lpm_counter1:inst12\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"red_boundary:inst5\|lpm_counter1:inst12\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter1.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_counter1.v" 66 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "red_boundary:inst5\|lpm_counter1:inst12\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"red_boundary:inst5\|lpm_counter1:inst12\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Info: Parameter \"lpm_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter1.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_counter1.v" 66 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_a3i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_a3i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_a3i " "Info: Found entity 1: cntr_a3i" {  } { { "db/cntr_a3i.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/cntr_a3i.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_a3i red_boundary:inst5\|lpm_counter1:inst12\|lpm_counter:lpm_counter_component\|cntr_a3i:auto_generated " "Info: Elaborating entity \"cntr_a3i\" for hierarchy \"red_boundary:inst5\|lpm_counter1:inst12\|lpm_counter:lpm_counter_component\|cntr_a3i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare1 lpm_compare1:inst3 " "Info: Elaborating entity \"lpm_compare1\" for hierarchy \"lpm_compare1:inst3\"" {  } { { "main.bdf" "inst3" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 672 328 456 768 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare lpm_compare1:inst3\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"lpm_compare1:inst3\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare1.v" "lpm_compare_component" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_compare1.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_compare1:inst3\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"lpm_compare1:inst3\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare1.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_compare1.v" 62 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_compare1:inst3\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"lpm_compare1:inst3\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Info: Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Info: Parameter \"lpm_width\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_compare1.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_compare1.v" 62 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_oig.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_oig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_oig " "Info: Found entity 1: cmpr_oig" {  } { { "db/cmpr_oig.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/cmpr_oig.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_oig lpm_compare1:inst3\|lpm_compare:lpm_compare_component\|cmpr_oig:auto_generated " "Info: Elaborating entity \"cmpr_oig\" for hierarchy \"lpm_compare1:inst3\|lpm_compare:lpm_compare_component\|cmpr_oig:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb2gray rgb2gray:inst " "Info: Elaborating entity \"rgb2gray\" for hierarchy \"rgb2gray:inst\"" {  } { { "main.bdf" "inst" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 576 320 456 672 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Gray_12bit rgb2gray.vhd(35) " "Warning (10492): VHDL Process Statement warning at rgb2gray.vhd(35): signal \"Gray_12bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rgb2gray.vhd" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/rgb2gray.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\] " "Warning (14320): Synthesized away node \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/altsyncram_drg1.tdf" 510 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_RD_FIFO.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_RD_FIFO.v" 89 0 0 } } { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 527 0 0 } } { "DE2_D5M.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/DE2_D5M.v" 428 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 120 -432 -216 760 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\] " "Warning (14320): Synthesized away node \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/altsyncram_drg1.tdf" 510 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_RD_FIFO.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_RD_FIFO.v" 89 0 0 } } { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 514 0 0 } } { "DE2_D5M.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/DE2_D5M.v" 428 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 120 -432 -216 760 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\] " "Warning (14320): Synthesized away node \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/altsyncram_drg1.tdf" 510 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_RD_FIFO.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_RD_FIFO.v" 89 0 0 } } { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 501 0 0 } } { "DE2_D5M.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/DE2_D5M.v" 428 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 120 -432 -216 760 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\] " "Warning (14320): Synthesized away node \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/altsyncram_drg1.tdf" 510 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_RD_FIFO.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_RD_FIFO.v" 89 0 0 } } { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 488 0 0 } } { "DE2_D5M.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/DE2_D5M.v" 428 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 120 -432 -216 760 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "rgb2gray:inst\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"rgb2gray:inst\|Div0\"" {  } { { "rgb2gray.vhd" "Div0" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/rgb2gray.vhd" 33 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rgb2gray:inst\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"rgb2gray:inst\|lpm_divide:Div0\"" {  } { { "rgb2gray.vhd" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/rgb2gray.vhd" 33 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgb2gray:inst\|lpm_divide:Div0 " "Info: Instantiated megafunction \"rgb2gray:inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Info: Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Info: Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rgb2gray.vhd" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/rgb2gray.vhd" 33 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_aem.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_aem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_aem " "Info: Found entity 1: lpm_divide_aem" {  } { { "db/lpm_divide_aem.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/lpm_divide_aem.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Info: Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a2f " "Info: Found entity 1: alt_u_div_a2f" {  } { { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/alt_u_div_a2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "15 " "Warning: 15 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[24\] " "Warning: Inserted always-enabled tri-state buffer between \"GPIO_1\[24\]\" and its non-tri-state driver." {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[17\] " "Warning: Inserted always-enabled tri-state buffer between \"GPIO_1\[17\]\" and its non-tri-state driver." {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[16\] " "Warning: Inserted always-enabled tri-state buffer between \"GPIO_1\[16\]\" and its non-tri-state driver." {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Warning: Bidir \"I2C_SDAT\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 480 -216 -40 496 "I2C_SDAT" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Warning: Bidir \"GPIO_0\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Warning: Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "Warning: The following tri-state nodes are fed by constants" { { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[19\] VCC pin " "Warning: The pin \"GPIO_1\[19\]\" is fed by VCC" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following tri-state nodes are fed by constants" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_Controller.v" 64 -1 0 } } { "V/I2C_Controller.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_Controller.v" 63 -1 0 } } { "V/I2C_Controller.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_Controller.v" 59 -1 0 } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/a_graycounter_egc.tdf" 37 2 0 } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/a_graycounter_o96.tdf" 37 2 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "GPIO_1~synth " "Warning: Node \"GPIO_1~synth\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO_1~synth " "Warning: Node \"GPIO_1~synth\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO_1~synth " "Warning: Node \"GPIO_1~synth\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO_1~synth " "Warning: Node \"GPIO_1~synth\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CKE VCC " "Warning (13410): Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 448 -216 -40 464 "DRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "I2C_SCLK GND " "Warning (13410): Pin \"I2C_SCLK\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 496 -216 -40 512 "I2C_SCLK" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_SYNC GND " "Warning (13410): Pin \"VGA_SYNC\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 576 -216 -40 592 "VGA_SYNC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 35 " "Info: 35 registers lost all their fanouts during netlist optimizations. The first 35 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|mDATAOUT\[15\] " "Info: Register \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|mDATAOUT\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe21a\[9\] " "Info: Register \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe21a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_brp\|dffe21a\[9\] " "Info: Register \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_brp\|dffe21a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe21a\[9\] " "Info: Register \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe21a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_brp\|dffe21a\[9\] " "Info: Register \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_brp\|dffe21a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe21a\[9\] " "Info: Register \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe21a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_brp\|dffe21a\[9\] " "Info: Register \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_brp\|dffe21a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe21a\[9\] " "Info: Register \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe21a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_brp\|dffe21a\[9\] " "Info: Register \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_brp\|dffe21a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_bwp\|dffe17a\[9\] " "Info: Register \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_bwp\|dffe17a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_brp\|dffe17a\[9\] " "Info: Register \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_brp\|dffe17a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_bwp\|dffe17a\[9\] " "Info: Register \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_bwp\|dffe17a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_brp\|dffe17a\[9\] " "Info: Register \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_brp\|dffe17a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_bwp\|dffe17a\[9\] " "Info: Register \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_bwp\|dffe17a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_brp\|dffe17a\[9\] " "Info: Register \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_brp\|dffe17a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_bwp\|dffe17a\[9\] " "Info: Register \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_bwp\|dffe17a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_brp\|dffe17a\[9\] " "Info: Register \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_brp\|dffe17a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|rClk\[1\] " "Info: Register \"DE2_D5M:inst1\|rClk\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|I2C_CCD_Config:u8\|mSetup_ST~9 " "Info: Register \"DE2_D5M:inst1\|I2C_CCD_Config:u8\|mSetup_ST~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|I2C_CCD_Config:u8\|mSetup_ST~10 " "Info: Register \"DE2_D5M:inst1\|I2C_CCD_Config:u8\|mSetup_ST~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|CCD_Capture:u3\|Frame_Cont\[24\] " "Info: Register \"DE2_D5M:inst1\|CCD_Capture:u3\|Frame_Cont\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|CCD_Capture:u3\|Frame_Cont\[25\] " "Info: Register \"DE2_D5M:inst1\|CCD_Capture:u3\|Frame_Cont\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|CCD_Capture:u3\|Frame_Cont\[26\] " "Info: Register \"DE2_D5M:inst1\|CCD_Capture:u3\|Frame_Cont\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|CCD_Capture:u3\|Frame_Cont\[27\] " "Info: Register \"DE2_D5M:inst1\|CCD_Capture:u3\|Frame_Cont\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|CCD_Capture:u3\|Frame_Cont\[28\] " "Info: Register \"DE2_D5M:inst1\|CCD_Capture:u3\|Frame_Cont\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|CCD_Capture:u3\|Frame_Cont\[29\] " "Info: Register \"DE2_D5M:inst1\|CCD_Capture:u3\|Frame_Cont\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|CCD_Capture:u3\|Frame_Cont\[30\] " "Info: Register \"DE2_D5M:inst1\|CCD_Capture:u3\|Frame_Cont\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|CCD_Capture:u3\|Frame_Cont\[31\] " "Info: Register \"DE2_D5M:inst1\|CCD_Capture:u3\|Frame_Cont\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|CCD_Capture:u3\|Y_Cont\[9\] " "Info: Register \"DE2_D5M:inst1\|CCD_Capture:u3\|Y_Cont\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|CCD_Capture:u3\|Y_Cont\[10\] " "Info: Register \"DE2_D5M:inst1\|CCD_Capture:u3\|Y_Cont\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|CCD_Capture:u3\|Y_Cont\[11\] " "Info: Register \"DE2_D5M:inst1\|CCD_Capture:u3\|Y_Cont\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|CCD_Capture:u3\|Y_Cont\[12\] " "Info: Register \"DE2_D5M:inst1\|CCD_Capture:u3\|Y_Cont\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|CCD_Capture:u3\|Y_Cont\[13\] " "Info: Register \"DE2_D5M:inst1\|CCD_Capture:u3\|Y_Cont\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|CCD_Capture:u3\|Y_Cont\[14\] " "Info: Register \"DE2_D5M:inst1\|CCD_Capture:u3\|Y_Cont\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_D5M:inst1\|CCD_Capture:u3\|Y_Cont\[15\] " "Info: Register \"DE2_D5M:inst1\|CCD_Capture:u3\|Y_Cont\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Warning: Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "Warning (15610): No output dependent on input pin \"CLOCK_27\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 144 -664 -496 160 "CLOCK_27" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "Warning (15610): No output dependent on input pin \"EXT_CLOCK\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 176 -600 -432 192 "EXT_CLOCK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 304 -840 -672 320 "SW\[17..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 304 -840 -672 320 "SW\[17..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 304 -840 -672 320 "SW\[17..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 304 -840 -672 320 "SW\[17..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 304 -840 -672 320 "SW\[17..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 304 -840 -672 320 "SW\[17..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 304 -840 -672 320 "SW\[17..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 304 -840 -672 320 "SW\[17..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 304 -840 -672 320 "SW\[17..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2994 " "Info: Implemented 2994 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Info: Implemented 25 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "124 " "Info: Implemented 124 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "89 " "Info: Implemented 89 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2607 " "Info: Implemented 2607 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "148 " "Info: Implemented 148 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 148 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 148 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "273 " "Info: Peak virtual memory: 273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 12 22:58:53 2015 " "Info: Processing ended: Sun Jul 12 22:58:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 12 22:58:55 2015 " "Info: Processing started: Sun Jul 12 22:58:55 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_D5M -c DE2_D5M " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_D5M -c DE2_D5M" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_D5M EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"DE2_D5M\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0 5 1 0 0 " "Info: Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk1 5 1 -225 -3000 " "Info: Implementing clock multiplication of 5, clock division of 1, and phase shift of -225 degrees (-3000 ps) for DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 9444 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 9445 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_D5M:inst1\|rClk\[0\] " "Info: Destination node DE2_D5M:inst1\|rClk\[0\]" {  } { { "DE2_D5M.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/DE2_D5M.v" 247 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|rClk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1490 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_D5M:inst1\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Info: Destination node DE2_D5M:inst1\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_CCD_Config.v" 68 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 431 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 160 -600 -432 176 "CLOCK_50" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1744 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 773 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_1) " "Info: Automatically promoted node DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 773 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_D5M:inst1\|rClk\[0\]  " "Info: Automatically promoted node DE2_D5M:inst1\|rClk\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "red_boundary:inst5\|lpm_counter1:inst12\|lpm_counter:lpm_counter_component\|cntr_a3i:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node red_boundary:inst5\|lpm_counter1:inst12\|lpm_counter:lpm_counter_component\|cntr_a3i:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_a3i.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/cntr_a3i.tdf" 45 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { red_boundary:inst5|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_a3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 257 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "red_boundary:inst5\|lpm_counter1:inst12\|lpm_counter:lpm_counter_component\|cntr_a3i:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node red_boundary:inst5\|lpm_counter1:inst12\|lpm_counter:lpm_counter_component\|cntr_a3i:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_a3i.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/cntr_a3i.tdf" 45 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { red_boundary:inst5|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_a3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 259 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO_1\[16\] " "Info: Destination node GPIO_1\[16\]" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1613 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "red_boundary:inst5\|inst18 " "Info: Destination node red_boundary:inst5\|inst18" {  } { { "red_boundary.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/red_boundary.bdf" { { 296 272 336 344 "inst18" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { red_boundary:inst5|inst18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 266 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_D5M:inst1\|rClk\[0\]~0 " "Info: Destination node DE2_D5M:inst1\|rClk\[0\]~0" {  } { { "DE2_D5M.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/DE2_D5M.v" 247 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|rClk[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 5840 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK " "Info: Destination node VGA_CLK" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_CLK } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 512 24 200 528 "VGA_CLK" "" } { 504 -216 24 520 "VGA_clk" "" } { 800 240 320 816 "VGA_clk" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1742 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DE2_D5M.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/DE2_D5M.v" 247 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|rClk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1490 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_D5M:inst1\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "Info: Automatically promoted node DE2_D5M:inst1\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_D5M:inst1\|I2C_CCD_Config:u8\|I2C_Controller:u0\|I2C_SCLK~1 " "Info: Destination node DE2_D5M:inst1\|I2C_CCD_Config:u8\|I2C_Controller:u0\|I2C_SCLK~1" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_Controller.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|I2C_SCLK~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 4581 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_D5M:inst1\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK~0 " "Info: Destination node DE2_D5M:inst1\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK~0" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_CCD_Config.v" 68 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 4876 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_CCD_Config.v" 68 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 431 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_D5M:inst1\|Reset_Delay:u2\|oRST_0  " "Info: Automatically promoted node DE2_D5M:inst1\|Reset_Delay:u2\|oRST_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|oBkg_saved " "Info: Destination node DE2_D5M:inst1\|Sdram_Control_8Port:u7\|oBkg_saved" {  } { { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 196 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Sdram_Control_8Port:u7|oBkg_saved } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1028 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|rWR3_ADDR\[8\] " "Info: Destination node DE2_D5M:inst1\|Sdram_Control_8Port:u7\|rWR3_ADDR\[8\]" {  } { { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 686 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR3_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 857 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|rWR3_ADDR\[9\] " "Info: Destination node DE2_D5M:inst1\|Sdram_Control_8Port:u7\|rWR3_ADDR\[9\]" {  } { { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 686 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR3_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 856 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|rWR3_ADDR\[10\] " "Info: Destination node DE2_D5M:inst1\|Sdram_Control_8Port:u7\|rWR3_ADDR\[10\]" {  } { { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 686 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR3_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 855 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|rWR3_ADDR\[11\] " "Info: Destination node DE2_D5M:inst1\|Sdram_Control_8Port:u7\|rWR3_ADDR\[11\]" {  } { { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 686 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR3_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 854 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|rWR3_ADDR\[12\] " "Info: Destination node DE2_D5M:inst1\|Sdram_Control_8Port:u7\|rWR3_ADDR\[12\]" {  } { { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 686 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR3_ADDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 853 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|rWR3_ADDR\[13\] " "Info: Destination node DE2_D5M:inst1\|Sdram_Control_8Port:u7\|rWR3_ADDR\[13\]" {  } { { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 686 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR3_ADDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 852 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|rWR3_ADDR\[14\] " "Info: Destination node DE2_D5M:inst1\|Sdram_Control_8Port:u7\|rWR3_ADDR\[14\]" {  } { { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 686 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR3_ADDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 851 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|rWR3_ADDR\[15\] " "Info: Destination node DE2_D5M:inst1\|Sdram_Control_8Port:u7\|rWR3_ADDR\[15\]" {  } { { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 686 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR3_ADDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 850 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|rWR3_ADDR\[16\] " "Info: Destination node DE2_D5M:inst1\|Sdram_Control_8Port:u7\|rWR3_ADDR\[16\]" {  } { { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 686 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR3_ADDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 849 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "V/Reset_Delay.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/Reset_Delay.v" 46 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1336 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_D5M:inst1\|Reset_Delay:u2\|oRST_2  " "Info: Automatically promoted node DE2_D5M:inst1\|Reset_Delay:u2\|oRST_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_D5M:inst1\|Reset_Delay:u2\|oRST_2~0 " "Info: Destination node DE2_D5M:inst1\|Reset_Delay:u2\|oRST_2~0" {  } { { "V/Reset_Delay.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/Reset_Delay.v" 48 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Reset_Delay:u2|oRST_2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 4140 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_D5M:inst1\|I2C_CCD_Config:u8\|i2c_reset~0 " "Info: Destination node DE2_D5M:inst1\|I2C_CCD_Config:u8\|i2c_reset~0" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_CCD_Config.v" 163 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|I2C_CCD_Config:u8|i2c_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 4863 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "V/Reset_Delay.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/Reset_Delay.v" 48 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Reset_Delay:u2|oRST_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1333 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_D5M:inst1\|Reset_Delay:u2\|oRST_1  " "Info: Automatically promoted node DE2_D5M:inst1\|Reset_Delay:u2\|oRST_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO_1\[17\] " "Info: Destination node GPIO_1\[17\]" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1612 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_D5M:inst1\|Reset_Delay:u2\|oRST_1~1 " "Info: Destination node DE2_D5M:inst1\|Reset_Delay:u2\|oRST_1~1" {  } { { "V/Reset_Delay.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/Reset_Delay.v" 47 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Reset_Delay:u2|oRST_1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 4907 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "V/Reset_Delay.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/Reset_Delay.v" 47 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Reset_Delay:u2|oRST_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1337 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_D5M:inst1\|I2C_CCD_Config:u8\|i2c_reset  " "Info: Automatically promoted node DE2_D5M:inst1\|I2C_CCD_Config:u8\|i2c_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_D5M:inst1\|I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[23\]~2 " "Info: Destination node DE2_D5M:inst1\|I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[23\]~2" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_Controller.v" 90 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 5312 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_D5M:inst1\|I2C_CCD_Config:u8\|mI2C_DATA\[23\]~1 " "Info: Destination node DE2_D5M:inst1\|I2C_CCD_Config:u8\|mI2C_DATA\[23\]~1" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_CCD_Config.v" 217 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_DATA[23]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 5688 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_CCD_Config.v" 163 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|I2C_CCD_Config:u8|i2c_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 429 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]  " "Info: Automatically promoted node DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dffpipe_ngh.tdf" 32 9 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 2460 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]  " "Info: Automatically promoted node DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dffpipe_ngh.tdf" 32 9 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 2260 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]  " "Info: Automatically promoted node DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dffpipe_ngh.tdf" 32 9 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 2060 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]  " "Info: Automatically promoted node DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dffpipe_ngh.tdf" 32 9 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1860 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]  " "Info: Automatically promoted node DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dffpipe_ngh.tdf" 32 9 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 522 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]  " "Info: Automatically promoted node DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dffpipe_ngh.tdf" 32 9 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 3068 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]  " "Info: Automatically promoted node DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dffpipe_ngh.tdf" 32 9 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 2864 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]  " "Info: Automatically promoted node DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dffpipe_ngh.tdf" 32 9 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 2660 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "15 I/O " "Extra Info: Packed 15 registers into blocks of type I/O" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Warning: Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Warning: Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Warning: Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Warning: Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Warning: Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Warning: Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Warning: Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Warning: Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Warning: Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Warning: Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Warning: Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Warning: Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Warning: Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Warning: Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Warning: Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Warning: Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Warning: Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Warning: Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Warning: Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Warning: Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Warning: Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Warning: Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Warning: Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Warning: Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Warning: Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Warning: Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Warning: Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Warning: Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Warning: Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning: Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning: Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning: Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning: Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning: Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning: Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning: Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning: Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning: Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning: Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning: Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning: Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning: Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning: Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning: Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning: Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning: Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning: Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning: Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning: Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Warning: Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning: Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning: Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning: Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning: Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning: Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning: Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning: Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning: Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning: Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning: Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning: Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Warning: Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Warning: Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Warning: Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Warning: Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Warning: Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Warning: Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Warning: Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Warning: Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Warning: Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Warning: Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Warning: Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Warning: Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Warning: Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Warning: Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Warning: Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Warning: Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Warning: Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Warning: Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Warning: Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Warning: Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Warning: Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Warning: Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Warning: Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Warning: Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Warning: Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Warning: Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Warning: Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Warning: Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Warning: Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Warning: Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Warning: Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Warning: Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Warning: Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Warning: Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Warning: Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Warning: Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Warning: Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Warning: Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Warning: Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Warning: Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Warning: Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Warning: Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Warning: Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Warning: Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Warning: Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Warning: Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Warning: Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Warning: Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Warning: Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Warning: Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Warning: Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Warning: Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Warning: Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Warning: Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Warning: Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Warning: Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Warning: Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Warning: Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Warning: Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Warning: Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Warning: Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Warning: Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning: Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning: Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Warning: Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Warning: Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Warning: Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Warning: Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning: Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning: Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning: Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning: Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning: Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning: Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning: Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning: Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning: Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning: Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning: Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning: Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning: Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning: Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning: Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning: Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning: Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning: Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Warning: Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Warning: Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Warning: Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Warning: Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Warning: Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Warning: Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Warning: Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Warning: Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Warning: Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Warning: Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Warning: Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Warning: Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Warning: Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Warning: Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Warning: Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Warning: Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Warning: Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Warning: Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Warning: Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Warning: Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Warning: Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning: Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Warning: Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Warning: Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning: Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Warning: Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Warning: Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Warning: Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Warning: Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Warning: Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Warning: Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Warning: Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Warning: Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Warning: Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Warning: Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Warning: Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning: Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning: Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Info: Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.539 ns register pin " "Info: Estimated most critical path is register to pin delay of 7.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|WR_MASK\[1\] 1 REG LAB_X50_Y22 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X50_Y22; Fanout = 5; REG Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|WR_MASK\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] } "NODE_NAME" } } { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 813 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.150 ns) 0.623 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|mDATAIN\[7\]~1 2 COMB LAB_X50_Y22 24 " "Info: 2: + IC(0.473 ns) + CELL(0.150 ns) = 0.623 ns; Loc. = LAB_X50_Y22; Fanout = 24; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|mDATAIN\[7\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[7]~1 } "NODE_NAME" } } { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.275 ns) 1.684 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|mDATAIN\[15\]~2 3 COMB LAB_X51_Y24 1 " "Info: 3: + IC(0.786 ns) + CELL(0.275 ns) = 1.684 ns; Loc. = LAB_X51_Y24; Fanout = 1; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|mDATAIN\[15\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[7]~1 DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[15]~2 } "NODE_NAME" } } { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 2.245 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|mDATAIN\[15\]~3 4 COMB LAB_X51_Y24 1 " "Info: 4: + IC(0.290 ns) + CELL(0.271 ns) = 2.245 ns; Loc. = LAB_X51_Y24; Fanout = 1; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|mDATAIN\[15\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[15]~2 DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[15]~3 } "NODE_NAME" } } { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.586 ns) + CELL(2.708 ns) 7.539 ns DRAM_DQ\[15\] 5 PIN PIN_AA5 0 " "Info: 5: + IC(2.586 ns) + CELL(2.708 ns) = 7.539 ns; Loc. = PIN_AA5; Fanout = 0; PIN Node = 'DRAM_DQ\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.294 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[15]~3 DRAM_DQ[15] } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 272 -216 -35 288 "DRAM_DQ\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.404 ns ( 45.15 % ) " "Info: Total cell delay = 3.404 ns ( 45.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.135 ns ( 54.85 % ) " "Info: Total interconnect delay = 4.135 ns ( 54.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.539 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[7]~1 DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[15]~2 DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[15]~3 DRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X55_Y12 X65_Y23 " "Info: Peak interconnect usage is 10% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info: Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "213 " "Warning: Found 213 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Info: Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Info: Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Info: Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Info: Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Info: Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Info: Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Info: Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Info: Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Info: Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Info: Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Info: Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Info: Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Info: Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Info: Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Info: Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Info: Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Info: Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Info: Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Info: Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Info: Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Info: Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Info: Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Info: Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Info: Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Info: Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Info: Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Info: Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Info: Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Info: Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Info: Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Info: Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Info: Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Info: Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Info: Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Info: Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Info: Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Info: Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Info: Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Info: Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Info: Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Info: Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Info: Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Info: Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Info: Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Info: Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Info: Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Info: Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Info: Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Info: Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Info: Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Info: Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Info: Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Info: Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Info: Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Info: Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Info: Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Info: Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Info: Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Info: Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Info: Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Info: Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Info: Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Info: Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Info: Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Info: Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Info: Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Info: Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Info: Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Info: Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Info: Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Info: Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Info: Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Info: Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Info: Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Info: Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Info: Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Info: Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Info: Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Info: Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Info: Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Info: Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Info: Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Info: Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Info: Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Info: Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Info: Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Info: Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Info: Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Info: Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Info: Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Info: Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Info: Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Info: Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Info: Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Info: Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Info: Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Info: Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Info: Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Info: Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Info: Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Info: Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Info: Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Info: Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Info: Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Info: Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Info: Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Info: Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Info: Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Info: Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Info: Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Info: Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Info: Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Info: Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Info: Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Info: Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Info: Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Info: Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Info: Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Info: Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Info: Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Info: Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Info: Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Info: Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Info: Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Info: Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Info: Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Info: Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Info: Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Info: Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Info: Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Info: Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Info: Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Info: Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Info: Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Info: Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Info: Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Info: Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Info: Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Info: Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Info: Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Info: Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Info: Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Info: Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Info: Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Info: Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Info: Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Info: Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Info: Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Info: Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Info: Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Info: Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Info: Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Info: Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Info: Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Info: Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Info: Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Info: Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Info: Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Info: Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Info: Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Info: Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Info: Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Info: Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Info: Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Info: Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Info: Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Info: Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Info: Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Info: Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Info: Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Info: Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Info: Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Info: Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Info: Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Info: Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Info: Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Info: Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "72 " "Warning: Following 72 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Info: Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 480 -216 -40 496 "I2C_SDAT" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1746 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Info: Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[35] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1558 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Info: Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[34] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1559 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Info: Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1560 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Info: Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1561 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Info: Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1562 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Info: Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1563 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Info: Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1564 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Info: Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1565 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Info: Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1566 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Info: Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1567 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Info: Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1568 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Info: Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1569 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Info: Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1570 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Info: Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1571 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Info: Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1572 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Info: Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1573 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Info: Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1574 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Info: Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1575 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Info: Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1576 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Info: Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1577 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Info: Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1578 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Info: Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1579 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Info: Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1580 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Info: Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1581 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Info: Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1582 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Info: Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1583 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Info: Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1584 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Info: Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1585 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Info: Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1586 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Info: Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1587 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Info: Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1588 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Info: Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1589 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Info: Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1590 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Info: Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1591 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Info: Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1592 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Info: Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 704 -216 -40 720 "GPIO_0\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1593 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Info: Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1594 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Info: Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1595 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Info: Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1596 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Info: Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1597 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Info: Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1598 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Info: Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1599 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Info: Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1600 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Info: Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1601 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Info: Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1602 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Info: Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1603 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Info: Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1604 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently enabled " "Info: Pin GPIO_1\[24\] has a permanently enabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1605 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Info: Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1607 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Info: Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1608 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Info: Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1609 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently enabled " "Info: Pin GPIO_1\[19\] has a permanently enabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1610 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Info: Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1611 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently enabled " "Info: Pin GPIO_1\[17\] has a permanently enabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1612 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently enabled " "Info: Pin GPIO_1\[16\] has a permanently enabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1613 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Info: Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1614 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Info: Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1615 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Info: Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1616 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Info: Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1617 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Info: Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1618 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Info: Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1619 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Info: Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1620 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Info: Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1621 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Info: Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1622 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Info: Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1623 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Info: Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1624 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Info: Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1625 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Info: Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1626 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Info: Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1627 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Info: Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1628 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Info: Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/" 0 { } { { 0 { 0 ""} 0 1629 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 193 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 193 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "294 " "Info: Peak virtual memory: 294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 12 22:59:19 2015 " "Info: Processing ended: Sun Jul 12 22:59:19 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Info: Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Info: Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 12 22:59:21 2015 " "Info: Processing started: Sun Jul 12 22:59:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_D5M -c DE2_D5M " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_D5M -c DE2_D5M" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 12 22:59:23 2015 " "Info: Processing ended: Sun Jul 12 22:59:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 12 22:59:25 2015 " "Info: Processing started: Sun Jul 12 22:59:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2_D5M -c DE2_D5M --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_D5M -c DE2_D5M --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "GPIO_1\[0\] " "Info: Assuming node \"GPIO_1\[0\]\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "red_boundary:inst5\|inst18 " "Info: Detected gated clock \"red_boundary:inst5\|inst18\" as buffer" {  } { { "red_boundary.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/red_boundary.bdf" { { 296 272 336 344 "inst18" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "red_boundary:inst5\|inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DE2_D5M:inst1\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Info: Detected ripple clock \"DE2_D5M:inst1\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK\" as buffer" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_CCD_Config.v" 68 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_D5M:inst1\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "red_boundary:inst5\|lpm_counter1:inst12\|lpm_counter:lpm_counter_component\|cntr_a3i:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"red_boundary:inst5\|lpm_counter1:inst12\|lpm_counter:lpm_counter_component\|cntr_a3i:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_a3i.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/cntr_a3i.tdf" 52 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "red_boundary:inst5\|lpm_counter1:inst12\|lpm_counter:lpm_counter_component\|cntr_a3i:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "red_boundary:inst5\|lpm_counter1:inst12\|lpm_counter:lpm_counter_component\|cntr_a3i:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"red_boundary:inst5\|lpm_counter1:inst12\|lpm_counter:lpm_counter_component\|cntr_a3i:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_a3i.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/cntr_a3i.tdf" 52 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "red_boundary:inst5\|lpm_counter1:inst12\|lpm_counter:lpm_counter_component\|cntr_a3i:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DE2_D5M:inst1\|rClk\[0\] " "Info: Detected ripple clock \"DE2_D5M:inst1\|rClk\[0\]\" as buffer" {  } { { "DE2_D5M.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/DE2_D5M.v" 247 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_D5M:inst1\|rClk\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0 register DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_brp\|dffe21a\[0\] register DE2_D5M:inst1\|Sdram_Control_8Port:u7\|WR_MASK\[1\] -2.204 ns " "Info: Slack time is -2.204 ns for clock \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0\" between source register \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_brp\|dffe21a\[0\]\" and destination register \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|WR_MASK\[1\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "142.78 MHz 7.004 ns " "Info: Fmax is 142.78 MHz (period= 7.004 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.594 ns + Largest register register " "Info: + Largest register to register requirement is 4.594 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.800 ns + " "Info: + Setup relationship between source and destination is 4.800 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.442 ns " "Info: + Latch edge is 2.442 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0 4.800 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0\" is 4.800 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0 4.800 ns -2.358 ns  50 " "Info: Clock period of Source clock \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0\" is 4.800 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns + Largest " "Info: + Largest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0 destination 2.640 ns + Shortest register " "Info: + Shortest clock path from clock \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0\" to destination register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1145 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1145; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.640 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|WR_MASK\[1\] 3 REG LCFF_X50_Y22_N23 5 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X50_Y22_N23; Fanout = 5; REG Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|WR_MASK\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] } "NODE_NAME" } } { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 813 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.34 % ) " "Info: Total cell delay = 0.537 ns ( 20.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.103 ns ( 79.66 % ) " "Info: Total interconnect delay = 2.103 ns ( 79.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] {} } { 0.000ns 1.091ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0 source 2.632 ns - Longest register " "Info: - Longest clock path from clock \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0\" to source register is 2.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1145 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1145; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.632 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_brp\|dffe21a\[0\] 3 REG LCFF_X17_Y25_N27 1 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.632 ns; Loc. = LCFF_X17_Y25_N27; Fanout = 1; REG Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_brp\|dffe21a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] } "NODE_NAME" } } { "db/dffpipe_oe9.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dffpipe_oe9.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.40 % ) " "Info: Total cell delay = 0.537 ns ( 20.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.095 ns ( 79.60 % ) " "Info: Total interconnect delay = 2.095 ns ( 79.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] {} } { 0.000ns 1.091ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dffpipe_oe9.tdf" 32 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 813 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] {} } { 0.000ns 1.091ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.798 ns - Longest register register " "Info: - Longest register to register delay is 6.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_brp\|dffe21a\[0\] 1 REG LCFF_X17_Y25_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y25_N27; Fanout = 1; REG Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_brp\|dffe21a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] } "NODE_NAME" } } { "db/dffpipe_oe9.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dffpipe_oe9.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.414 ns) 0.926 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~1 2 COMB LCCOMB_X17_Y25_N8 1 " "Info: 2: + IC(0.512 ns) + CELL(0.414 ns) = 0.926 ns; Loc. = LCCOMB_X17_Y25_N8; Fanout = 1; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.997 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~3 3 COMB LCCOMB_X17_Y25_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.997 ns; Loc. = LCCOMB_X17_Y25_N10; Fanout = 1; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~1 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.068 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~5 4 COMB LCCOMB_X17_Y25_N12 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.068 ns; Loc. = LCCOMB_X17_Y25_N12; Fanout = 1; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~3 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.227 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~7 5 COMB LCCOMB_X17_Y25_N14 1 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.227 ns; Loc. = LCCOMB_X17_Y25_N14; Fanout = 1; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~5 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.298 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~9 6 COMB LCCOMB_X17_Y25_N16 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.298 ns; Loc. = LCCOMB_X17_Y25_N16; Fanout = 1; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~7 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.369 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~11 7 COMB LCCOMB_X17_Y25_N18 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.369 ns; Loc. = LCCOMB_X17_Y25_N18; Fanout = 1; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~9 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.440 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~13 8 COMB LCCOMB_X17_Y25_N20 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.440 ns; Loc. = LCCOMB_X17_Y25_N20; Fanout = 1; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~11 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.511 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~15 9 COMB LCCOMB_X17_Y25_N22 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.511 ns; Loc. = LCCOMB_X17_Y25_N22; Fanout = 1; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~13 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.921 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~16 10 COMB LCCOMB_X17_Y25_N24 20 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 1.921 ns; Loc. = LCCOMB_X17_Y25_N24; Fanout = 20; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|op_2~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~15 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.748 ns) + CELL(0.275 ns) 3.944 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|mWR~5 11 COMB LCCOMB_X45_Y22_N14 4 " "Info: 11: + IC(1.748 ns) + CELL(0.275 ns) = 3.944 ns; Loc. = LCCOMB_X45_Y22_N14; Fanout = 4; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|mWR~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.023 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~16 DE2_D5M:inst1|Sdram_Control_8Port:u7|mWR~5 } "NODE_NAME" } } { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 296 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.437 ns) 4.857 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|WR_MASK\[1\]~7 12 COMB LCCOMB_X45_Y22_N30 3 " "Info: 12: + IC(0.476 ns) + CELL(0.437 ns) = 4.857 ns; Loc. = LCCOMB_X45_Y22_N30; Fanout = 3; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|WR_MASK\[1\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|mWR~5 DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]~7 } "NODE_NAME" } } { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 813 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 5.265 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|WR_MASK\[1\]~8 13 COMB LCCOMB_X45_Y22_N24 5 " "Info: 13: + IC(0.258 ns) + CELL(0.150 ns) = 5.265 ns; Loc. = LCCOMB_X45_Y22_N24; Fanout = 5; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|WR_MASK\[1\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]~7 DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]~8 } "NODE_NAME" } } { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 813 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.660 ns) 6.798 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|WR_MASK\[1\] 14 REG LCFF_X50_Y22_N23 5 " "Info: 14: + IC(0.873 ns) + CELL(0.660 ns) = 6.798 ns; Loc. = LCFF_X50_Y22_N23; Fanout = 5; REG Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|WR_MASK\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]~8 DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] } "NODE_NAME" } } { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 813 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.931 ns ( 43.12 % ) " "Info: Total cell delay = 2.931 ns ( 43.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.867 ns ( 56.88 % ) " "Info: Total interconnect delay = 3.867 ns ( 56.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.798 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~1 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~3 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~5 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~7 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~9 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~11 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~13 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~15 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~16 DE2_D5M:inst1|Sdram_Control_8Port:u7|mWR~5 DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]~7 DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]~8 DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.798 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~1 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~3 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~5 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~7 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~9 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~11 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~13 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~15 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~16 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|mWR~5 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]~7 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]~8 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] {} } { 0.000ns 0.512ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.748ns 0.476ns 0.258ns 0.873ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.437ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] {} } { 0.000ns 1.091ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.798 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~1 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~3 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~5 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~7 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~9 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~11 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~13 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~15 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~16 DE2_D5M:inst1|Sdram_Control_8Port:u7|mWR~5 DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]~7 DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]~8 DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.798 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~1 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~3 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~5 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~7 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~9 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~11 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~13 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~15 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~16 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|mWR~5 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]~7 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]~8 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] {} } { 0.000ns 0.512ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.748ns 0.476ns 0.258ns 0.873ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.437ns 0.150ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0' 3810 " "Warning: Can't achieve timing requirement Clock Setup: 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0' along 3810 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register DE2_D5M:inst1\|VGA_Controller:u1\|oSubG\[1\] register red_boundary:inst5\|inst9 2.856 ns " "Info: Slack time is 2.856 ns for clock \"CLOCK_50\" between source register \"DE2_D5M:inst1\|VGA_Controller:u1\|oSubG\[1\]\" and destination register \"red_boundary:inst5\|inst9\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "47.29 MHz 21.144 ns " "Info: Fmax is 47.29 MHz (period= 21.144 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "23.706 ns + Largest register register " "Info: + Largest register to register requirement is 23.706 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "24.000 ns + " "Info: + Setup relationship between source and destination is 24.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 24.000 ns " "Info: + Latch edge is 24.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 24.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 24.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 24.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 24.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.080 ns + Largest " "Info: + Largest clock skew is -0.080 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.405 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 6.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 160 -600 -432 176 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.302 ns) + CELL(0.787 ns) 3.088 ns DE2_D5M:inst1\|rClk\[0\] 2 REG LCFF_X27_Y19_N9 7 " "Info: 2: + IC(1.302 ns) + CELL(0.787 ns) = 3.088 ns; Loc. = LCFF_X27_Y19_N9; Fanout = 7; REG Node = 'DE2_D5M:inst1\|rClk\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.089 ns" { CLOCK_50 DE2_D5M:inst1|rClk[0] } "NODE_NAME" } } { "DE2_D5M.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/DE2_D5M.v" 247 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(0.398 ns) 4.845 ns red_boundary:inst5\|inst18 3 COMB LCCOMB_X28_Y19_N14 1 " "Info: 3: + IC(1.359 ns) + CELL(0.398 ns) = 4.845 ns; Loc. = LCCOMB_X28_Y19_N14; Fanout = 1; COMB Node = 'red_boundary:inst5\|inst18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { DE2_D5M:inst1|rClk[0] red_boundary:inst5|inst18 } "NODE_NAME" } } { "red_boundary.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/red_boundary.bdf" { { 296 272 336 344 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 6.405 ns red_boundary:inst5\|inst9 4 REG LCFF_X23_Y19_N7 30 " "Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 6.405 ns; Loc. = LCFF_X23_Y19_N7; Fanout = 30; REG Node = 'red_boundary:inst5\|inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { red_boundary:inst5|inst18 red_boundary:inst5|inst9 } "NODE_NAME" } } { "red_boundary.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/red_boundary.bdf" { { 280 456 520 360 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.721 ns ( 42.48 % ) " "Info: Total cell delay = 2.721 ns ( 42.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.684 ns ( 57.52 % ) " "Info: Total interconnect delay = 3.684 ns ( 57.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.405 ns" { CLOCK_50 DE2_D5M:inst1|rClk[0] red_boundary:inst5|inst18 red_boundary:inst5|inst9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.405 ns" { CLOCK_50 {} CLOCK_50~combout {} DE2_D5M:inst1|rClk[0] {} red_boundary:inst5|inst18 {} red_boundary:inst5|inst9 {} } { 0.000ns 0.000ns 1.302ns 1.359ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.485 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 6.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 160 -600 -432 176 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.302 ns) + CELL(0.787 ns) 3.088 ns DE2_D5M:inst1\|rClk\[0\] 2 REG LCFF_X27_Y19_N9 7 " "Info: 2: + IC(1.302 ns) + CELL(0.787 ns) = 3.088 ns; Loc. = LCFF_X27_Y19_N9; Fanout = 7; REG Node = 'DE2_D5M:inst1\|rClk\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.089 ns" { CLOCK_50 DE2_D5M:inst1|rClk[0] } "NODE_NAME" } } { "DE2_D5M.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/DE2_D5M.v" 247 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.838 ns) + CELL(0.000 ns) 4.926 ns DE2_D5M:inst1\|rClk\[0\]~clkctrl 3 COMB CLKCTRL_G10 408 " "Info: 3: + IC(1.838 ns) + CELL(0.000 ns) = 4.926 ns; Loc. = CLKCTRL_G10; Fanout = 408; COMB Node = 'DE2_D5M:inst1\|rClk\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.838 ns" { DE2_D5M:inst1|rClk[0] DE2_D5M:inst1|rClk[0]~clkctrl } "NODE_NAME" } } { "DE2_D5M.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/DE2_D5M.v" 247 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 6.485 ns DE2_D5M:inst1\|VGA_Controller:u1\|oSubG\[1\] 4 REG LCFF_X14_Y20_N5 2 " "Info: 4: + IC(1.022 ns) + CELL(0.537 ns) = 6.485 ns; Loc. = LCFF_X14_Y20_N5; Fanout = 2; REG Node = 'DE2_D5M:inst1\|VGA_Controller:u1\|oSubG\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { DE2_D5M:inst1|rClk[0]~clkctrl DE2_D5M:inst1|VGA_Controller:u1|oSubG[1] } "NODE_NAME" } } { "V/VGA_Controller.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/VGA_Controller.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.82 % ) " "Info: Total cell delay = 2.323 ns ( 35.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.162 ns ( 64.18 % ) " "Info: Total interconnect delay = 4.162 ns ( 64.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.485 ns" { CLOCK_50 DE2_D5M:inst1|rClk[0] DE2_D5M:inst1|rClk[0]~clkctrl DE2_D5M:inst1|VGA_Controller:u1|oSubG[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.485 ns" { CLOCK_50 {} CLOCK_50~combout {} DE2_D5M:inst1|rClk[0] {} DE2_D5M:inst1|rClk[0]~clkctrl {} DE2_D5M:inst1|VGA_Controller:u1|oSubG[1] {} } { 0.000ns 0.000ns 1.302ns 1.838ns 1.022ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.405 ns" { CLOCK_50 DE2_D5M:inst1|rClk[0] red_boundary:inst5|inst18 red_boundary:inst5|inst9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.405 ns" { CLOCK_50 {} CLOCK_50~combout {} DE2_D5M:inst1|rClk[0] {} red_boundary:inst5|inst18 {} red_boundary:inst5|inst9 {} } { 0.000ns 0.000ns 1.302ns 1.359ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.485 ns" { CLOCK_50 DE2_D5M:inst1|rClk[0] DE2_D5M:inst1|rClk[0]~clkctrl DE2_D5M:inst1|VGA_Controller:u1|oSubG[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.485 ns" { CLOCK_50 {} CLOCK_50~combout {} DE2_D5M:inst1|rClk[0] {} DE2_D5M:inst1|rClk[0]~clkctrl {} DE2_D5M:inst1|VGA_Controller:u1|oSubG[1] {} } { 0.000ns 0.000ns 1.302ns 1.838ns 1.022ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/VGA_Controller.v" 175 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "red_boundary.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/red_boundary.bdf" { { 280 456 520 360 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.405 ns" { CLOCK_50 DE2_D5M:inst1|rClk[0] red_boundary:inst5|inst18 red_boundary:inst5|inst9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.405 ns" { CLOCK_50 {} CLOCK_50~combout {} DE2_D5M:inst1|rClk[0] {} red_boundary:inst5|inst18 {} red_boundary:inst5|inst9 {} } { 0.000ns 0.000ns 1.302ns 1.359ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.485 ns" { CLOCK_50 DE2_D5M:inst1|rClk[0] DE2_D5M:inst1|rClk[0]~clkctrl DE2_D5M:inst1|VGA_Controller:u1|oSubG[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.485 ns" { CLOCK_50 {} CLOCK_50~combout {} DE2_D5M:inst1|rClk[0] {} DE2_D5M:inst1|rClk[0]~clkctrl {} DE2_D5M:inst1|VGA_Controller:u1|oSubG[1] {} } { 0.000ns 0.000ns 1.302ns 1.838ns 1.022ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.850 ns - Longest register register " "Info: - Longest register to register delay is 20.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_D5M:inst1\|VGA_Controller:u1\|oSubG\[1\] 1 REG LCFF_X14_Y20_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y20_N5; Fanout = 2; REG Node = 'DE2_D5M:inst1\|VGA_Controller:u1\|oSubG\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|VGA_Controller:u1|oSubG[1] } "NODE_NAME" } } { "V/VGA_Controller.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/VGA_Controller.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.414 ns) 1.175 ns rgb2gray:inst\|Add0~3 2 COMB LCCOMB_X17_Y20_N12 2 " "Info: 2: + IC(0.761 ns) + CELL(0.414 ns) = 1.175 ns; Loc. = LCCOMB_X17_Y20_N12; Fanout = 2; COMB Node = 'rgb2gray:inst\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { DE2_D5M:inst1|VGA_Controller:u1|oSubG[1] rgb2gray:inst|Add0~3 } "NODE_NAME" } } { "rgb2gray.vhd" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/rgb2gray.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.334 ns rgb2gray:inst\|Add0~5 3 COMB LCCOMB_X17_Y20_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.159 ns) = 1.334 ns; Loc. = LCCOMB_X17_Y20_N14; Fanout = 2; COMB Node = 'rgb2gray:inst\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { rgb2gray:inst|Add0~3 rgb2gray:inst|Add0~5 } "NODE_NAME" } } { "rgb2gray.vhd" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/rgb2gray.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.744 ns rgb2gray:inst\|Add0~6 4 COMB LCCOMB_X17_Y20_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 1.744 ns; Loc. = LCCOMB_X17_Y20_N16; Fanout = 2; COMB Node = 'rgb2gray:inst\|Add0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { rgb2gray:inst|Add0~5 rgb2gray:inst|Add0~6 } "NODE_NAME" } } { "rgb2gray.vhd" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/rgb2gray.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.485 ns) 2.667 ns rgb2gray:inst\|Add1~7 5 COMB LCCOMB_X18_Y20_N14 2 " "Info: 5: + IC(0.438 ns) + CELL(0.485 ns) = 2.667 ns; Loc. = LCCOMB_X18_Y20_N14; Fanout = 2; COMB Node = 'rgb2gray:inst\|Add1~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { rgb2gray:inst|Add0~6 rgb2gray:inst|Add1~7 } "NODE_NAME" } } { "rgb2gray.vhd" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/rgb2gray.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.738 ns rgb2gray:inst\|Add1~9 6 COMB LCCOMB_X18_Y20_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.738 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 2; COMB Node = 'rgb2gray:inst\|Add1~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { rgb2gray:inst|Add1~7 rgb2gray:inst|Add1~9 } "NODE_NAME" } } { "rgb2gray.vhd" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/rgb2gray.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.809 ns rgb2gray:inst\|Add1~11 7 COMB LCCOMB_X18_Y20_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.809 ns; Loc. = LCCOMB_X18_Y20_N18; Fanout = 2; COMB Node = 'rgb2gray:inst\|Add1~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { rgb2gray:inst|Add1~9 rgb2gray:inst|Add1~11 } "NODE_NAME" } } { "rgb2gray.vhd" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/rgb2gray.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.880 ns rgb2gray:inst\|Add1~13 8 COMB LCCOMB_X18_Y20_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.880 ns; Loc. = LCCOMB_X18_Y20_N20; Fanout = 2; COMB Node = 'rgb2gray:inst\|Add1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { rgb2gray:inst|Add1~11 rgb2gray:inst|Add1~13 } "NODE_NAME" } } { "rgb2gray.vhd" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/rgb2gray.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.951 ns rgb2gray:inst\|Add1~15 9 COMB LCCOMB_X18_Y20_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.951 ns; Loc. = LCCOMB_X18_Y20_N22; Fanout = 2; COMB Node = 'rgb2gray:inst\|Add1~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { rgb2gray:inst|Add1~13 rgb2gray:inst|Add1~15 } "NODE_NAME" } } { "rgb2gray.vhd" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/rgb2gray.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.022 ns rgb2gray:inst\|Add1~17 10 COMB LCCOMB_X18_Y20_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.022 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 2; COMB Node = 'rgb2gray:inst\|Add1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { rgb2gray:inst|Add1~15 rgb2gray:inst|Add1~17 } "NODE_NAME" } } { "rgb2gray.vhd" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/rgb2gray.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.093 ns rgb2gray:inst\|Add1~19 11 COMB LCCOMB_X18_Y20_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.093 ns; Loc. = LCCOMB_X18_Y20_N26; Fanout = 2; COMB Node = 'rgb2gray:inst\|Add1~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { rgb2gray:inst|Add1~17 rgb2gray:inst|Add1~19 } "NODE_NAME" } } { "rgb2gray.vhd" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/rgb2gray.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.164 ns rgb2gray:inst\|Add1~21 12 COMB LCCOMB_X18_Y20_N28 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.164 ns; Loc. = LCCOMB_X18_Y20_N28; Fanout = 1; COMB Node = 'rgb2gray:inst\|Add1~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { rgb2gray:inst|Add1~19 rgb2gray:inst|Add1~21 } "NODE_NAME" } } { "rgb2gray.vhd" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/rgb2gray.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.574 ns rgb2gray:inst\|Add1~22 13 COMB LCCOMB_X18_Y20_N30 25 " "Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 3.574 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 25; COMB Node = 'rgb2gray:inst\|Add1~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { rgb2gray:inst|Add1~21 rgb2gray:inst|Add1~22 } "NODE_NAME" } } { "rgb2gray.vhd" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/rgb2gray.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.150 ns) 4.695 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|StageOut\[3\]~49 14 COMB LCCOMB_X18_Y19_N2 2 " "Info: 14: + IC(0.971 ns) + CELL(0.150 ns) = 4.695 ns; Loc. = LCCOMB_X18_Y19_N2; Fanout = 2; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|StageOut\[3\]~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { rgb2gray:inst|Add1~22 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[3]~49 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/alt_u_div_a2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.393 ns) 5.339 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_3~3 15 COMB LCCOMB_X18_Y19_N24 1 " "Info: 15: + IC(0.251 ns) + CELL(0.393 ns) = 5.339 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 1; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[3]~49 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_3~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.410 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_3~5 16 COMB LCCOMB_X18_Y19_N26 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.410 ns; Loc. = LCCOMB_X18_Y19_N26; Fanout = 1; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_3~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_3~3 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_3~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.820 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_3~6 17 COMB LCCOMB_X18_Y19_N28 6 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 5.820 ns; Loc. = LCCOMB_X18_Y19_N28; Fanout = 6; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_3~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_3~5 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_3~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.150 ns) 6.445 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|StageOut\[6\]~52 18 COMB LCCOMB_X19_Y19_N2 2 " "Info: 18: + IC(0.475 ns) + CELL(0.150 ns) = 6.445 ns; Loc. = LCCOMB_X19_Y19_N2; Fanout = 2; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|StageOut\[6\]~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_3~6 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[6]~52 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/alt_u_div_a2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.393 ns) 7.083 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_4~3 19 COMB LCCOMB_X19_Y19_N12 1 " "Info: 19: + IC(0.245 ns) + CELL(0.393 ns) = 7.083 ns; Loc. = LCCOMB_X19_Y19_N12; Fanout = 1; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_4~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[6]~52 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_4~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.242 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_4~5 20 COMB LCCOMB_X19_Y19_N14 1 " "Info: 20: + IC(0.000 ns) + CELL(0.159 ns) = 7.242 ns; Loc. = LCCOMB_X19_Y19_N14; Fanout = 1; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_4~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_4~3 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_4~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.652 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_4~6 21 COMB LCCOMB_X19_Y19_N16 6 " "Info: 21: + IC(0.000 ns) + CELL(0.410 ns) = 7.652 ns; Loc. = LCCOMB_X19_Y19_N16; Fanout = 6; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_4~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_4~5 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_4~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.275 ns) 8.224 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|StageOut\[9\]~55 22 COMB LCCOMB_X19_Y19_N6 2 " "Info: 22: + IC(0.297 ns) + CELL(0.275 ns) = 8.224 ns; Loc. = LCCOMB_X19_Y19_N6; Fanout = 2; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|StageOut\[9\]~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_4~6 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[9]~55 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/alt_u_div_a2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.414 ns) 8.911 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_5~3 23 COMB LCCOMB_X19_Y19_N24 1 " "Info: 23: + IC(0.273 ns) + CELL(0.414 ns) = 8.911 ns; Loc. = LCCOMB_X19_Y19_N24; Fanout = 1; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_5~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[9]~55 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_5~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.982 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_5~5 24 COMB LCCOMB_X19_Y19_N26 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 8.982 ns; Loc. = LCCOMB_X19_Y19_N26; Fanout = 1; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_5~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_5~3 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_5~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.392 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_5~6 25 COMB LCCOMB_X19_Y19_N28 6 " "Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 9.392 ns; Loc. = LCCOMB_X19_Y19_N28; Fanout = 6; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_5~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_5~5 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_5~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.150 ns) 10.013 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|StageOut\[12\]~59 26 COMB LCCOMB_X20_Y19_N2 2 " "Info: 26: + IC(0.471 ns) + CELL(0.150 ns) = 10.013 ns; Loc. = LCCOMB_X20_Y19_N2; Fanout = 2; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|StageOut\[12\]~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_5~6 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[12]~59 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/alt_u_div_a2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.414 ns) 10.878 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_6~3 27 COMB LCCOMB_X20_Y19_N8 1 " "Info: 27: + IC(0.451 ns) + CELL(0.414 ns) = 10.878 ns; Loc. = LCCOMB_X20_Y19_N8; Fanout = 1; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_6~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[12]~59 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_6~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.949 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_6~5 28 COMB LCCOMB_X20_Y19_N10 1 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 10.949 ns; Loc. = LCCOMB_X20_Y19_N10; Fanout = 1; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_6~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_6~3 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_6~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.359 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_6~6 29 COMB LCCOMB_X20_Y19_N12 6 " "Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 11.359 ns; Loc. = LCCOMB_X20_Y19_N12; Fanout = 6; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_6~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_6~5 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_6~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.150 ns) 11.792 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|StageOut\[15\]~62 30 COMB LCCOMB_X20_Y19_N28 2 " "Info: 30: + IC(0.283 ns) + CELL(0.150 ns) = 11.792 ns; Loc. = LCCOMB_X20_Y19_N28; Fanout = 2; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|StageOut\[15\]~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.433 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_6~6 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[15]~62 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/alt_u_div_a2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.414 ns) 12.655 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_7~3 31 COMB LCCOMB_X20_Y19_N20 1 " "Info: 31: + IC(0.449 ns) + CELL(0.414 ns) = 12.655 ns; Loc. = LCCOMB_X20_Y19_N20; Fanout = 1; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_7~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[15]~62 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_7~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.726 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_7~5 32 COMB LCCOMB_X20_Y19_N22 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 12.726 ns; Loc. = LCCOMB_X20_Y19_N22; Fanout = 1; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_7~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_7~3 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_7~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 13.136 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_7~6 33 COMB LCCOMB_X20_Y19_N24 6 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 13.136 ns; Loc. = LCCOMB_X20_Y19_N24; Fanout = 6; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_7~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_7~5 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_7~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.150 ns) 13.732 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|StageOut\[19\]~63 34 COMB LCCOMB_X20_Y19_N26 1 " "Info: 34: + IC(0.446 ns) + CELL(0.150 ns) = 13.732 ns; Loc. = LCCOMB_X20_Y19_N26; Fanout = 1; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|StageOut\[19\]~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_7~6 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[19]~63 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/alt_u_div_a2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.393 ns) 14.577 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_8~5 35 COMB LCCOMB_X21_Y19_N28 1 " "Info: 35: + IC(0.452 ns) + CELL(0.393 ns) = 14.577 ns; Loc. = LCCOMB_X21_Y19_N28; Fanout = 1; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[19]~63 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_8~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 14.987 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_8~6 36 COMB LCCOMB_X21_Y19_N30 6 " "Info: 36: + IC(0.000 ns) + CELL(0.410 ns) = 14.987 ns; Loc. = LCCOMB_X21_Y19_N30; Fanout = 6; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_8~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_8~5 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_8~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.275 ns) 15.695 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|StageOut\[21\]~68 37 COMB LCCOMB_X22_Y19_N20 2 " "Info: 37: + IC(0.433 ns) + CELL(0.275 ns) = 15.695 ns; Loc. = LCCOMB_X22_Y19_N20; Fanout = 2; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|StageOut\[21\]~68'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_8~6 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[21]~68 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/alt_u_div_a2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.414 ns) 16.382 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_9~3 38 COMB LCCOMB_X22_Y19_N12 1 " "Info: 38: + IC(0.273 ns) + CELL(0.414 ns) = 16.382 ns; Loc. = LCCOMB_X22_Y19_N12; Fanout = 1; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_9~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[21]~68 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_9~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 16.541 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_9~5 39 COMB LCCOMB_X22_Y19_N14 1 " "Info: 39: + IC(0.000 ns) + CELL(0.159 ns) = 16.541 ns; Loc. = LCCOMB_X22_Y19_N14; Fanout = 1; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_9~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_9~3 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_9~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 16.951 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_9~6 40 COMB LCCOMB_X22_Y19_N16 4 " "Info: 40: + IC(0.000 ns) + CELL(0.410 ns) = 16.951 ns; Loc. = LCCOMB_X22_Y19_N16; Fanout = 4; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_9~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_9~5 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_9~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.275 ns) 17.500 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|StageOut\[24\]~70 41 COMB LCCOMB_X22_Y19_N28 1 " "Info: 41: + IC(0.274 ns) + CELL(0.275 ns) = 17.500 ns; Loc. = LCCOMB_X22_Y19_N28; Fanout = 1; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|StageOut\[24\]~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_9~6 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[24]~70 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/alt_u_div_a2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.393 ns) 18.144 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_10~1 42 COMB LCCOMB_X22_Y19_N0 1 " "Info: 42: + IC(0.251 ns) + CELL(0.393 ns) = 18.144 ns; Loc. = LCCOMB_X22_Y19_N0; Fanout = 1; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_10~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[24]~70 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_10~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.215 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_10~3 43 COMB LCCOMB_X22_Y19_N2 1 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 18.215 ns; Loc. = LCCOMB_X22_Y19_N2; Fanout = 1; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_10~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_10~1 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_10~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 18.625 ns rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_10~4 44 COMB LCCOMB_X22_Y19_N4 1 " "Info: 44: + IC(0.000 ns) + CELL(0.410 ns) = 18.625 ns; Loc. = LCCOMB_X22_Y19_N4; Fanout = 1; COMB Node = 'rgb2gray:inst\|lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|op_10~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_10~3 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_10~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.393 ns) 19.446 ns lpm_compare1:inst3\|lpm_compare:lpm_compare_component\|cmpr_oig:auto_generated\|op_1~1 45 COMB LCCOMB_X23_Y19_N8 1 " "Info: 45: + IC(0.428 ns) + CELL(0.393 ns) = 19.446 ns; Loc. = LCCOMB_X23_Y19_N8; Fanout = 1; COMB Node = 'lpm_compare1:inst3\|lpm_compare:lpm_compare_component\|cmpr_oig:auto_generated\|op_1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_10~4 lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.517 ns lpm_compare1:inst3\|lpm_compare:lpm_compare_component\|cmpr_oig:auto_generated\|op_1~3 46 COMB LCCOMB_X23_Y19_N10 1 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 19.517 ns; Loc. = LCCOMB_X23_Y19_N10; Fanout = 1; COMB Node = 'lpm_compare1:inst3\|lpm_compare:lpm_compare_component\|cmpr_oig:auto_generated\|op_1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~1 lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.588 ns lpm_compare1:inst3\|lpm_compare:lpm_compare_component\|cmpr_oig:auto_generated\|op_1~5 47 COMB LCCOMB_X23_Y19_N12 1 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 19.588 ns; Loc. = LCCOMB_X23_Y19_N12; Fanout = 1; COMB Node = 'lpm_compare1:inst3\|lpm_compare:lpm_compare_component\|cmpr_oig:auto_generated\|op_1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~3 lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 19.747 ns lpm_compare1:inst3\|lpm_compare:lpm_compare_component\|cmpr_oig:auto_generated\|op_1~7 48 COMB LCCOMB_X23_Y19_N14 1 " "Info: 48: + IC(0.000 ns) + CELL(0.159 ns) = 19.747 ns; Loc. = LCCOMB_X23_Y19_N14; Fanout = 1; COMB Node = 'lpm_compare1:inst3\|lpm_compare:lpm_compare_component\|cmpr_oig:auto_generated\|op_1~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~5 lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.818 ns lpm_compare1:inst3\|lpm_compare:lpm_compare_component\|cmpr_oig:auto_generated\|op_1~9 49 COMB LCCOMB_X23_Y19_N16 1 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 19.818 ns; Loc. = LCCOMB_X23_Y19_N16; Fanout = 1; COMB Node = 'lpm_compare1:inst3\|lpm_compare:lpm_compare_component\|cmpr_oig:auto_generated\|op_1~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~7 lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.889 ns lpm_compare1:inst3\|lpm_compare:lpm_compare_component\|cmpr_oig:auto_generated\|op_1~11 50 COMB LCCOMB_X23_Y19_N18 1 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 19.889 ns; Loc. = LCCOMB_X23_Y19_N18; Fanout = 1; COMB Node = 'lpm_compare1:inst3\|lpm_compare:lpm_compare_component\|cmpr_oig:auto_generated\|op_1~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~9 lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.960 ns lpm_compare1:inst3\|lpm_compare:lpm_compare_component\|cmpr_oig:auto_generated\|op_1~13 51 COMB LCCOMB_X23_Y19_N20 1 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 19.960 ns; Loc. = LCCOMB_X23_Y19_N20; Fanout = 1; COMB Node = 'lpm_compare1:inst3\|lpm_compare:lpm_compare_component\|cmpr_oig:auto_generated\|op_1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~11 lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 20.370 ns lpm_compare1:inst3\|lpm_compare:lpm_compare_component\|cmpr_oig:auto_generated\|op_1~14 52 COMB LCCOMB_X23_Y19_N22 22 " "Info: 52: + IC(0.000 ns) + CELL(0.410 ns) = 20.370 ns; Loc. = LCCOMB_X23_Y19_N22; Fanout = 22; COMB Node = 'lpm_compare1:inst3\|lpm_compare:lpm_compare_component\|cmpr_oig:auto_generated\|op_1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~13 lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.149 ns) 20.766 ns colorChooser:inst6\|lpm_mux2:inst16\|lpm_mux:lpm_mux_component\|mux_5oc:auto_generated\|result_node\[9\]~20 53 COMB LCCOMB_X23_Y19_N6 1 " "Info: 53: + IC(0.247 ns) + CELL(0.149 ns) = 20.766 ns; Loc. = LCCOMB_X23_Y19_N6; Fanout = 1; COMB Node = 'colorChooser:inst6\|lpm_mux2:inst16\|lpm_mux:lpm_mux_component\|mux_5oc:auto_generated\|result_node\[9\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~14 colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|result_node[9]~20 } "NODE_NAME" } } { "db/mux_5oc.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/mux_5oc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 20.850 ns red_boundary:inst5\|inst9 54 REG LCFF_X23_Y19_N7 30 " "Info: 54: + IC(0.000 ns) + CELL(0.084 ns) = 20.850 ns; Loc. = LCFF_X23_Y19_N7; Fanout = 30; REG Node = 'red_boundary:inst5\|inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|result_node[9]~20 red_boundary:inst5|inst9 } "NODE_NAME" } } { "red_boundary.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/red_boundary.bdf" { { 280 456 520 360 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.681 ns ( 60.82 % ) " "Info: Total cell delay = 12.681 ns ( 60.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.169 ns ( 39.18 % ) " "Info: Total interconnect delay = 8.169 ns ( 39.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.850 ns" { DE2_D5M:inst1|VGA_Controller:u1|oSubG[1] rgb2gray:inst|Add0~3 rgb2gray:inst|Add0~5 rgb2gray:inst|Add0~6 rgb2gray:inst|Add1~7 rgb2gray:inst|Add1~9 rgb2gray:inst|Add1~11 rgb2gray:inst|Add1~13 rgb2gray:inst|Add1~15 rgb2gray:inst|Add1~17 rgb2gray:inst|Add1~19 rgb2gray:inst|Add1~21 rgb2gray:inst|Add1~22 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[3]~49 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_3~3 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_3~5 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_3~6 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[6]~52 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_4~3 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_4~5 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_4~6 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[9]~55 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_5~3 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_5~5 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_5~6 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[12]~59 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_6~3 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_6~5 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_6~6 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[15]~62 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_7~3 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_7~5 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_7~6 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[19]~63 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_8~5 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_8~6 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[21]~68 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_9~3 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_9~5 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_9~6 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[24]~70 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_10~1 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_10~3 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_10~4 lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~1 lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~3 lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~5 lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~7 lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~9 lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~11 lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~13 lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~14 colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|result_node[9]~20 red_boundary:inst5|inst9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.850 ns" { DE2_D5M:inst1|VGA_Controller:u1|oSubG[1] {} rgb2gray:inst|Add0~3 {} rgb2gray:inst|Add0~5 {} rgb2gray:inst|Add0~6 {} rgb2gray:inst|Add1~7 {} rgb2gray:inst|Add1~9 {} rgb2gray:inst|Add1~11 {} rgb2gray:inst|Add1~13 {} rgb2gray:inst|Add1~15 {} rgb2gray:inst|Add1~17 {} rgb2gray:inst|Add1~19 {} rgb2gray:inst|Add1~21 {} rgb2gray:inst|Add1~22 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[3]~49 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_3~3 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_3~5 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_3~6 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[6]~52 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_4~3 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_4~5 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_4~6 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[9]~55 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_5~3 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_5~5 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_5~6 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[12]~59 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_6~3 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_6~5 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_6~6 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[15]~62 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_7~3 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_7~5 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_7~6 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[19]~63 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_8~5 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_8~6 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[21]~68 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_9~3 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_9~5 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_9~6 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[24]~70 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_10~1 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_10~3 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_10~4 {} lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~1 {} lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~3 {} lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~5 {} lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~7 {} lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~9 {} lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~11 {} lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~13 {} lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~14 {} colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|result_node[9]~20 {} red_boundary:inst5|inst9 {} } { 0.000ns 0.761ns 0.000ns 0.000ns 0.438ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.971ns 0.251ns 0.000ns 0.000ns 0.475ns 0.245ns 0.000ns 0.000ns 0.297ns 0.273ns 0.000ns 0.000ns 0.471ns 0.451ns 0.000ns 0.000ns 0.283ns 0.449ns 0.000ns 0.000ns 0.446ns 0.452ns 0.000ns 0.433ns 0.273ns 0.000ns 0.000ns 0.274ns 0.251ns 0.000ns 0.000ns 0.428ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.247ns 0.000ns } { 0.000ns 0.414ns 0.159ns 0.410ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.410ns 0.150ns 0.393ns 0.159ns 0.410ns 0.275ns 0.414ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.410ns 0.150ns 0.393ns 0.410ns 0.275ns 0.414ns 0.159ns 0.410ns 0.275ns 0.393ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.405 ns" { CLOCK_50 DE2_D5M:inst1|rClk[0] red_boundary:inst5|inst18 red_boundary:inst5|inst9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.405 ns" { CLOCK_50 {} CLOCK_50~combout {} DE2_D5M:inst1|rClk[0] {} red_boundary:inst5|inst18 {} red_boundary:inst5|inst9 {} } { 0.000ns 0.000ns 1.302ns 1.359ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.485 ns" { CLOCK_50 DE2_D5M:inst1|rClk[0] DE2_D5M:inst1|rClk[0]~clkctrl DE2_D5M:inst1|VGA_Controller:u1|oSubG[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.485 ns" { CLOCK_50 {} CLOCK_50~combout {} DE2_D5M:inst1|rClk[0] {} DE2_D5M:inst1|rClk[0]~clkctrl {} DE2_D5M:inst1|VGA_Controller:u1|oSubG[1] {} } { 0.000ns 0.000ns 1.302ns 1.838ns 1.022ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.850 ns" { DE2_D5M:inst1|VGA_Controller:u1|oSubG[1] rgb2gray:inst|Add0~3 rgb2gray:inst|Add0~5 rgb2gray:inst|Add0~6 rgb2gray:inst|Add1~7 rgb2gray:inst|Add1~9 rgb2gray:inst|Add1~11 rgb2gray:inst|Add1~13 rgb2gray:inst|Add1~15 rgb2gray:inst|Add1~17 rgb2gray:inst|Add1~19 rgb2gray:inst|Add1~21 rgb2gray:inst|Add1~22 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[3]~49 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_3~3 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_3~5 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_3~6 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[6]~52 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_4~3 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_4~5 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_4~6 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[9]~55 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_5~3 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_5~5 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_5~6 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[12]~59 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_6~3 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_6~5 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_6~6 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[15]~62 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_7~3 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_7~5 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_7~6 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[19]~63 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_8~5 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_8~6 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[21]~68 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_9~3 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_9~5 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_9~6 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[24]~70 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_10~1 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_10~3 rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_10~4 lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~1 lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~3 lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~5 lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~7 lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~9 lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~11 lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~13 lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~14 colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|result_node[9]~20 red_boundary:inst5|inst9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.850 ns" { DE2_D5M:inst1|VGA_Controller:u1|oSubG[1] {} rgb2gray:inst|Add0~3 {} rgb2gray:inst|Add0~5 {} rgb2gray:inst|Add0~6 {} rgb2gray:inst|Add1~7 {} rgb2gray:inst|Add1~9 {} rgb2gray:inst|Add1~11 {} rgb2gray:inst|Add1~13 {} rgb2gray:inst|Add1~15 {} rgb2gray:inst|Add1~17 {} rgb2gray:inst|Add1~19 {} rgb2gray:inst|Add1~21 {} rgb2gray:inst|Add1~22 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[3]~49 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_3~3 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_3~5 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_3~6 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[6]~52 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_4~3 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_4~5 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_4~6 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[9]~55 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_5~3 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_5~5 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_5~6 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[12]~59 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_6~3 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_6~5 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_6~6 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[15]~62 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_7~3 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_7~5 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_7~6 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[19]~63 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_8~5 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_8~6 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[21]~68 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_9~3 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_9~5 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_9~6 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[24]~70 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_10~1 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_10~3 {} rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_10~4 {} lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~1 {} lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~3 {} lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~5 {} lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~7 {} lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~9 {} lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~11 {} lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~13 {} lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~14 {} colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|result_node[9]~20 {} red_boundary:inst5|inst9 {} } { 0.000ns 0.761ns 0.000ns 0.000ns 0.438ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.971ns 0.251ns 0.000ns 0.000ns 0.475ns 0.245ns 0.000ns 0.000ns 0.297ns 0.273ns 0.000ns 0.000ns 0.471ns 0.451ns 0.000ns 0.000ns 0.283ns 0.449ns 0.000ns 0.000ns 0.446ns 0.452ns 0.000ns 0.433ns 0.273ns 0.000ns 0.000ns 0.274ns 0.251ns 0.000ns 0.000ns 0.428ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.247ns 0.000ns } { 0.000ns 0.414ns 0.159ns 0.410ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.410ns 0.150ns 0.393ns 0.159ns 0.410ns 0.275ns 0.414ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.410ns 0.150ns 0.393ns 0.410ns 0.275ns 0.414ns 0.159ns 0.410ns 0.275ns 0.393ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "GPIO_1\[0\] register DE2_D5M:inst1\|RAW2RGB:u4\|mDVAL register DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\] 53.82 MHz 18.58 ns Internal " "Info: Clock \"GPIO_1\[0\]\" has Internal fmax of 53.82 MHz between source register \"DE2_D5M:inst1\|RAW2RGB:u4\|mDVAL\" and destination register \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\]\" (period= 18.58 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.966 ns + Longest register register " "Info: + Longest register to register delay is 9.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_D5M:inst1\|RAW2RGB:u4\|mDVAL 1 REG LCFF_X58_Y22_N17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y22_N17; Fanout = 6; REG Node = 'DE2_D5M:inst1\|RAW2RGB:u4\|mDVAL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|RAW2RGB:u4|mDVAL } "NODE_NAME" } } { "V/RAW2RGB.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/RAW2RGB.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.150 ns) 0.903 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|valid_wrreq~0 2 COMB LCCOMB_X54_Y22_N8 45 " "Info: 2: + IC(0.753 ns) + CELL(0.150 ns) = 0.903 ns; Loc. = LCCOMB_X54_Y22_N8; Fanout = 45; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|valid_wrreq~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.903 ns" { DE2_D5M:inst1|RAW2RGB:u4|mDVAL DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|valid_wrreq~0 } "NODE_NAME" } } { "db/dcfifo_21m1.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dcfifo_21m1.tdf" 96 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.385 ns) 1.570 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_egc:wrptr_gp\|_~0 3 COMB LCCOMB_X54_Y22_N24 4 " "Info: 3: + IC(0.282 ns) + CELL(0.385 ns) = 1.570 ns; Loc. = LCCOMB_X54_Y22_N24; Fanout = 4; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_egc:wrptr_gp\|_~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|valid_wrreq~0 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|_~0 } "NODE_NAME" } } { "db/dcfifo_21m1.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dcfifo_21m1.tdf" 67 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.275 ns) 2.604 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_egc:wrptr_gp\|cntr_cout\[5\]~0 4 COMB LCCOMB_X55_Y25_N30 3 " "Info: 4: + IC(0.759 ns) + CELL(0.275 ns) = 2.604 ns; Loc. = LCCOMB_X55_Y25_N30; Fanout = 3; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_egc:wrptr_gp\|cntr_cout\[5\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|_~0 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|cntr_cout[5]~0 } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/a_graycounter_egc.tdf" 43 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.275 ns) 3.297 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_egc:wrptr_gp\|_~1 5 COMB LCCOMB_X55_Y25_N28 2 " "Info: 5: + IC(0.418 ns) + CELL(0.275 ns) = 3.297 ns; Loc. = LCCOMB_X55_Y25_N28; Fanout = 2; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_egc:wrptr_gp\|_~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|cntr_cout[5]~0 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|_~1 } "NODE_NAME" } } { "db/dcfifo_21m1.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dcfifo_21m1.tdf" 67 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.416 ns) 3.964 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\]~3 6 COMB LCCOMB_X55_Y25_N14 1 " "Info: 6: + IC(0.251 ns) + CELL(0.416 ns) = 3.964 ns; Loc. = LCCOMB_X55_Y25_N14; Fanout = 1; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|_~1 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3 } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.498 ns) + CELL(0.420 ns) 9.882 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\]~feeder 7 COMB LCCOMB_X64_Y25_N20 1 " "Info: 7: + IC(5.498 ns) + CELL(0.420 ns) = 9.882 ns; Loc. = LCCOMB_X64_Y25_N20; Fanout = 1; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.918 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~feeder } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.966 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\] 8 REG LCFF_X64_Y25_N21 4 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 9.966 ns; Loc. = LCFF_X64_Y25_N21; Fanout = 4; REG Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~feeder DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.005 ns ( 20.12 % ) " "Info: Total cell delay = 2.005 ns ( 20.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.961 ns ( 79.88 % ) " "Info: Total interconnect delay = 7.961 ns ( 79.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.966 ns" { DE2_D5M:inst1|RAW2RGB:u4|mDVAL DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|valid_wrreq~0 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|_~0 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|cntr_cout[5]~0 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|_~1 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~feeder DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.966 ns" { DE2_D5M:inst1|RAW2RGB:u4|mDVAL {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|valid_wrreq~0 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|_~0 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|cntr_cout[5]~0 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|_~1 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~feeder {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} } { 0.000ns 0.753ns 0.282ns 0.759ns 0.418ns 0.251ns 5.498ns 0.000ns } { 0.000ns 0.150ns 0.385ns 0.275ns 0.275ns 0.416ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.890 ns - Smallest " "Info: - Smallest clock skew is 0.890 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] destination 3.543 ns + Shortest register " "Info: + Shortest clock path from clock \"GPIO_1\[0\]\" to destination register is 3.543 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO_1\[0\] 1 CLK PIN_K25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_K25; Fanout = 1; CLK Node = 'GPIO_1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns GPIO_1~35 2 COMB IOC_X65_Y22_N0 865 " "Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOC_X65_Y22_N0; Fanout = 865; COMB Node = 'GPIO_1~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { GPIO_1[0] GPIO_1~35 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.144 ns) + CELL(0.537 ns) 3.543 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\] 3 REG LCFF_X64_Y25_N21 4 " "Info: 3: + IC(2.144 ns) + CELL(0.537 ns) = 3.543 ns; Loc. = LCFF_X64_Y25_N21; Fanout = 4; REG Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { GPIO_1~35 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 39.49 % ) " "Info: Total cell delay = 1.399 ns ( 39.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.144 ns ( 60.51 % ) " "Info: Total interconnect delay = 2.144 ns ( 60.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.543 ns" { GPIO_1[0] GPIO_1~35 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.543 ns" { GPIO_1[0] {} GPIO_1~35 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} } { 0.000ns 0.000ns 2.144ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] source 2.653 ns - Longest register " "Info: - Longest clock path from clock \"GPIO_1\[0\]\" to source register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO_1\[0\] 1 CLK PIN_K25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_K25; Fanout = 1; CLK Node = 'GPIO_1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns GPIO_1~35 2 COMB IOC_X65_Y22_N0 865 " "Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOC_X65_Y22_N0; Fanout = 865; COMB Node = 'GPIO_1~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { GPIO_1[0] GPIO_1~35 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 720 -216 -40 736 "GPIO_1\[35..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.254 ns) + CELL(0.537 ns) 2.653 ns DE2_D5M:inst1\|RAW2RGB:u4\|mDVAL 3 REG LCFF_X58_Y22_N17 6 " "Info: 3: + IC(1.254 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X58_Y22_N17; Fanout = 6; REG Node = 'DE2_D5M:inst1\|RAW2RGB:u4\|mDVAL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { GPIO_1~35 DE2_D5M:inst1|RAW2RGB:u4|mDVAL } "NODE_NAME" } } { "V/RAW2RGB.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/RAW2RGB.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 52.73 % ) " "Info: Total cell delay = 1.399 ns ( 52.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.254 ns ( 47.27 % ) " "Info: Total interconnect delay = 1.254 ns ( 47.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { GPIO_1[0] GPIO_1~35 DE2_D5M:inst1|RAW2RGB:u4|mDVAL } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { GPIO_1[0] {} GPIO_1~35 {} DE2_D5M:inst1|RAW2RGB:u4|mDVAL {} } { 0.000ns 0.000ns 1.254ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.543 ns" { GPIO_1[0] GPIO_1~35 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.543 ns" { GPIO_1[0] {} GPIO_1~35 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} } { 0.000ns 0.000ns 2.144ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { GPIO_1[0] GPIO_1~35 DE2_D5M:inst1|RAW2RGB:u4|mDVAL } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { GPIO_1[0] {} GPIO_1~35 {} DE2_D5M:inst1|RAW2RGB:u4|mDVAL {} } { 0.000ns 0.000ns 1.254ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "V/RAW2RGB.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/RAW2RGB.v" 98 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "V/RAW2RGB.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/RAW2RGB.v" 98 -1 0 } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.966 ns" { DE2_D5M:inst1|RAW2RGB:u4|mDVAL DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|valid_wrreq~0 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|_~0 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|cntr_cout[5]~0 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|_~1 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~feeder DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.966 ns" { DE2_D5M:inst1|RAW2RGB:u4|mDVAL {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|valid_wrreq~0 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|_~0 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|cntr_cout[5]~0 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|_~1 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~feeder {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} } { 0.000ns 0.753ns 0.282ns 0.759ns 0.418ns 0.251ns 5.498ns 0.000ns } { 0.000ns 0.150ns 0.385ns 0.275ns 0.275ns 0.416ns 0.420ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.543 ns" { GPIO_1[0] GPIO_1~35 DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.543 ns" { GPIO_1[0] {} GPIO_1~35 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] {} } { 0.000ns 0.000ns 2.144ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { GPIO_1[0] GPIO_1~35 DE2_D5M:inst1|RAW2RGB:u4|mDVAL } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { GPIO_1[0] {} GPIO_1~35 {} DE2_D5M:inst1|RAW2RGB:u4|mDVAL {} } { 0.000ns 0.000ns 1.254ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0 register DE2_D5M:inst1\|Sdram_Control_8Port:u7\|command:command1\|do_rw register DE2_D5M:inst1\|Sdram_Control_8Port:u7\|command:command1\|do_rw 391 ps " "Info: Minimum slack time is 391 ps for clock \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0\" between source register \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|command:command1\|do_rw\" and destination register \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|command:command1\|do_rw\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|command:command1\|do_rw 1 REG LCFF_X35_Y20_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y20_N23; Fanout = 3; REG Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|command:command1\|do_rw'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw } "NODE_NAME" } } { "command.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/command.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|command:command1\|do_rw~0 2 COMB LCCOMB_X35_Y20_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X35_Y20_N22; Fanout = 1; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|command:command1\|do_rw~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw~0 } "NODE_NAME" } } { "command.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/command.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|command:command1\|do_rw 3 REG LCFF_X35_Y20_N23 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X35_Y20_N23; Fanout = 3; REG Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|command:command1\|do_rw'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw~0 DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw } "NODE_NAME" } } { "command.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/command.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw~0 DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw {} DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw~0 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0 4.800 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0\" is 4.800 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0 4.800 ns -2.358 ns  50 " "Info: Clock period of Source clock \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0\" is 4.800 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0 destination 2.641 ns + Longest register " "Info: + Longest clock path from clock \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0\" to destination register is 2.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1145 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1145; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.641 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|command:command1\|do_rw 3 REG LCFF_X35_Y20_N23 3 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X35_Y20_N23; Fanout = 3; REG Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|command:command1\|do_rw'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw } "NODE_NAME" } } { "command.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/command.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.33 % ) " "Info: Total cell delay = 0.537 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.104 ns ( 79.67 % ) " "Info: Total interconnect delay = 2.104 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw {} } { 0.000ns 1.091ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0 source 2.641 ns - Shortest register " "Info: - Shortest clock path from clock \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0\" to source register is 2.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1145 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1145; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.641 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|command:command1\|do_rw 3 REG LCFF_X35_Y20_N23 3 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X35_Y20_N23; Fanout = 3; REG Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|command:command1\|do_rw'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw } "NODE_NAME" } } { "command.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/command.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.33 % ) " "Info: Total cell delay = 0.537 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.104 ns ( 79.67 % ) " "Info: Total interconnect delay = 2.104 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw {} } { 0.000ns 1.091ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw {} } { 0.000ns 1.091ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "command.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/command.v" 79 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "command.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/command.v" 79 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw {} } { 0.000ns 1.091ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw~0 DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw {} DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw~0 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw {} } { 0.000ns 1.091ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register DE2_D5M:inst1\|I2C_CCD_Config:u8\|I2C_Controller:u0\|SCLK register DE2_D5M:inst1\|I2C_CCD_Config:u8\|I2C_Controller:u0\|SCLK 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_50\" between source register \"DE2_D5M:inst1\|I2C_CCD_Config:u8\|I2C_Controller:u0\|SCLK\" and destination register \"DE2_D5M:inst1\|I2C_CCD_Config:u8\|I2C_Controller:u0\|SCLK\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_D5M:inst1\|I2C_CCD_Config:u8\|I2C_Controller:u0\|SCLK 1 REG LCFF_X62_Y19_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y19_N27; Fanout = 4; REG Node = 'DE2_D5M:inst1\|I2C_CCD_Config:u8\|I2C_Controller:u0\|SCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "V/I2C_Controller.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_Controller.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns DE2_D5M:inst1\|I2C_CCD_Config:u8\|I2C_Controller:u0\|SCLK~3 2 COMB LCCOMB_X62_Y19_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X62_Y19_N26; Fanout = 1; COMB Node = 'DE2_D5M:inst1\|I2C_CCD_Config:u8\|I2C_Controller:u0\|SCLK~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK~3 } "NODE_NAME" } } { "V/I2C_Controller.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_Controller.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns DE2_D5M:inst1\|I2C_CCD_Config:u8\|I2C_Controller:u0\|SCLK 3 REG LCFF_X62_Y19_N27 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X62_Y19_N27; Fanout = 4; REG Node = 'DE2_D5M:inst1\|I2C_CCD_Config:u8\|I2C_Controller:u0\|SCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK~3 DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "V/I2C_Controller.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_Controller.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK~3 DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK {} DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK~3 {} DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 24.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 24.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 24.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 24.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.100 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 160 -600 -432 176 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.965 ns) + CELL(0.787 ns) 3.751 ns DE2_D5M:inst1\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK 2 REG LCFF_X62_Y19_N5 3 " "Info: 2: + IC(1.965 ns) + CELL(0.787 ns) = 3.751 ns; Loc. = LCFF_X62_Y19_N5; Fanout = 3; REG Node = 'DE2_D5M:inst1\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { CLOCK_50 DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK } "NODE_NAME" } } { "V/I2C_CCD_Config.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_CCD_Config.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.000 ns) 4.543 ns DE2_D5M:inst1\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G6 72 " "Info: 3: + IC(0.792 ns) + CELL(0.000 ns) = 4.543 ns; Loc. = CLKCTRL_G6; Fanout = 72; COMB Node = 'DE2_D5M:inst1\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "V/I2C_CCD_Config.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_CCD_Config.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 6.100 ns DE2_D5M:inst1\|I2C_CCD_Config:u8\|I2C_Controller:u0\|SCLK 4 REG LCFF_X62_Y19_N27 4 " "Info: 4: + IC(1.020 ns) + CELL(0.537 ns) = 6.100 ns; Loc. = LCFF_X62_Y19_N27; Fanout = 4; REG Node = 'DE2_D5M:inst1\|I2C_CCD_Config:u8\|I2C_Controller:u0\|SCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "V/I2C_Controller.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_Controller.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.08 % ) " "Info: Total cell delay = 2.323 ns ( 38.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.777 ns ( 61.92 % ) " "Info: Total interconnect delay = 3.777 ns ( 61.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { CLOCK_50 DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { CLOCK_50 {} CLOCK_50~combout {} DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK {} DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 1.965ns 0.792ns 1.020ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.100 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 6.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 160 -600 -432 176 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.965 ns) + CELL(0.787 ns) 3.751 ns DE2_D5M:inst1\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK 2 REG LCFF_X62_Y19_N5 3 " "Info: 2: + IC(1.965 ns) + CELL(0.787 ns) = 3.751 ns; Loc. = LCFF_X62_Y19_N5; Fanout = 3; REG Node = 'DE2_D5M:inst1\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { CLOCK_50 DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK } "NODE_NAME" } } { "V/I2C_CCD_Config.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_CCD_Config.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.000 ns) 4.543 ns DE2_D5M:inst1\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G6 72 " "Info: 3: + IC(0.792 ns) + CELL(0.000 ns) = 4.543 ns; Loc. = CLKCTRL_G6; Fanout = 72; COMB Node = 'DE2_D5M:inst1\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "V/I2C_CCD_Config.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_CCD_Config.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 6.100 ns DE2_D5M:inst1\|I2C_CCD_Config:u8\|I2C_Controller:u0\|SCLK 4 REG LCFF_X62_Y19_N27 4 " "Info: 4: + IC(1.020 ns) + CELL(0.537 ns) = 6.100 ns; Loc. = LCFF_X62_Y19_N27; Fanout = 4; REG Node = 'DE2_D5M:inst1\|I2C_CCD_Config:u8\|I2C_Controller:u0\|SCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "V/I2C_Controller.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_Controller.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.08 % ) " "Info: Total cell delay = 2.323 ns ( 38.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.777 ns ( 61.92 % ) " "Info: Total interconnect delay = 3.777 ns ( 61.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { CLOCK_50 DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { CLOCK_50 {} CLOCK_50~combout {} DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK {} DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 1.965ns 0.792ns 1.020ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { CLOCK_50 DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { CLOCK_50 {} CLOCK_50~combout {} DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK {} DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 1.965ns 0.792ns 1.020ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_Controller.v" 64 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_Controller.v" 64 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { CLOCK_50 DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { CLOCK_50 {} CLOCK_50~combout {} DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK {} DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 1.965ns 0.792ns 1.020ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK~3 DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK {} DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK~3 {} DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { CLOCK_50 DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { CLOCK_50 {} CLOCK_50~combout {} DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK {} DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 1.965ns 0.792ns 1.020ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tsu 15 " "Warning: Can't achieve timing requirement tsu along 15 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 pin DRAM_DQ\[2\] register DE2_D5M:inst1\|Sdram_Control_8Port:u7\|mDATAOUT\[2\] -192 ps " "Info: Slack time is -192 ps for clock \"CLOCK_50\" between source pin \"DRAM_DQ\[2\]\" and destination register \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|mDATAOUT\[2\]\"" { { "Info" "ITDB_FULL_TSU_REQUIREMENT" "1.000 ns + register " "Info: + tsu requirement for source pin and destination register is 1.000 ns" {  } {  } 0 0 "%2!c! tsu requirement for source pin and destination %3!s! is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TSU_RESULT" "1.192 ns - " "Info: - tsu from clock to input pin is 1.192 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.229 ns + Longest pin register " "Info: + Longest pin to register delay is 1.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DRAM_DQ\[2\] 1 PIN PIN_AA1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AA1; Fanout = 1; PIN Node = 'DRAM_DQ\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 272 -216 -35 288 "DRAM_DQ\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.229 ns) 1.229 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|mDATAOUT\[2\] 2 REG IOC_X0_Y8_N3 4 " "Info: 2: + IC(0.000 ns) + CELL(1.229 ns) = 1.229 ns; Loc. = IOC_X0_Y8_N3; Fanout = 4; REG Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|mDATAOUT\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { DRAM_DQ[2] DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[2] } "NODE_NAME" } } { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 529 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.229 ns ( 100.00 % ) " "Info: Total cell delay = 1.229 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { DRAM_DQ[2] DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.229 ns" { DRAM_DQ[2] {} DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[2] {} } { 0.000ns 0.000ns } { 0.000ns 1.229ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0 -2.358 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 160 -600 -432 176 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.076 ns + " "Info: + Micro setup delay of destination is 0.076 ns" {  } { { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 529 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0 destination 2.471 ns - Shortest register " "Info: - Shortest clock path from clock \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0\" to destination register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1145 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1145; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.268 ns) 2.471 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|mDATAOUT\[2\] 3 REG IOC_X0_Y8_N3 4 " "Info: 3: + IC(1.112 ns) + CELL(0.268 ns) = 2.471 ns; Loc. = IOC_X0_Y8_N3; Fanout = 4; REG Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|mDATAOUT\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[2] } "NODE_NAME" } } { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 529 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.268 ns ( 10.85 % ) " "Info: Total cell delay = 0.268 ns ( 10.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.203 ns ( 89.15 % ) " "Info: Total interconnect delay = 2.203 ns ( 89.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[2] {} } { 0.000ns 1.091ns 1.112ns } { 0.000ns 0.000ns 0.268ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { DRAM_DQ[2] DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.229 ns" { DRAM_DQ[2] {} DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[2] {} } { 0.000ns 0.000ns } { 0.000ns 1.229ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[2] {} } { 0.000ns 1.091ns 1.112ns } { 0.000ns 0.000ns 0.268ns } "" } }  } 0 0 "%2!c! tsu from clock to input pin is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { DRAM_DQ[2] DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.229 ns" { DRAM_DQ[2] {} DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[2] {} } { 0.000ns 0.000ns } { 0.000ns 1.229ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[2] {} } { 0.000ns 1.091ns 1.112ns } { 0.000ns 0.000ns 0.268ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tco 128 " "Warning: Can't achieve timing requirement tco along 128 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register DE2_D5M:inst1\|Sdram_Control_8Port:u7\|WR_MASK\[0\] pin DRAM_DQ\[5\] -7.342 ns " "Info: Slack time is -7.342 ns for clock \"CLOCK_50\" between source register \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|WR_MASK\[0\]\" and destination pin \"DRAM_DQ\[5\]\"" { { "Info" "ITDB_FULL_TCO_REQUIREMENT" "1.000 ns + register " "Info: + tco requirement for source register and destination pin is 1.000 ns" {  } {  } 0 0 "%2!c! tco requirement for source %3!s! and destination pin is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TCO_RESULT" "8.342 ns - " "Info: - tco from clock to output pin is 8.342 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 160 -600 -432 176 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0 source 2.640 ns + Longest register " "Info: + Longest clock path from clock \"DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0\" to source register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1145 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1145; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|sdram_pll:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.640 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|WR_MASK\[0\] 3 REG LCFF_X50_Y22_N5 5 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X50_Y22_N5; Fanout = 5; REG Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|WR_MASK\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] } "NODE_NAME" } } { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 813 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.34 % ) " "Info: Total cell delay = 0.537 ns ( 20.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.103 ns ( 79.66 % ) " "Info: Total interconnect delay = 2.103 ns ( 79.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] {} } { 0.000ns 1.091ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 813 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.810 ns + Longest register pin " "Info: + Longest register to pin delay is 7.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|WR_MASK\[0\] 1 REG LCFF_X50_Y22_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y22_N5; Fanout = 5; REG Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|WR_MASK\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] } "NODE_NAME" } } { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 813 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.275 ns) 0.599 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|mDATAIN\[7\]~0 2 COMB LCCOMB_X50_Y22_N2 25 " "Info: 2: + IC(0.324 ns) + CELL(0.275 ns) = 0.599 ns; Loc. = LCCOMB_X50_Y22_N2; Fanout = 25; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|mDATAIN\[7\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[7]~0 } "NODE_NAME" } } { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.419 ns) 1.803 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|mDATAIN\[5\]~22 3 COMB LCCOMB_X51_Y23_N24 1 " "Info: 3: + IC(0.785 ns) + CELL(0.419 ns) = 1.803 ns; Loc. = LCCOMB_X51_Y23_N24; Fanout = 1; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|mDATAIN\[5\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.204 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[7]~0 DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[5]~22 } "NODE_NAME" } } { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.271 ns) 2.327 ns DE2_D5M:inst1\|Sdram_Control_8Port:u7\|mDATAIN\[5\]~23 4 COMB LCCOMB_X51_Y23_N6 1 " "Info: 4: + IC(0.253 ns) + CELL(0.271 ns) = 2.327 ns; Loc. = LCCOMB_X51_Y23_N6; Fanout = 1; COMB Node = 'DE2_D5M:inst1\|Sdram_Control_8Port:u7\|mDATAIN\[5\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[5]~22 DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[5]~23 } "NODE_NAME" } } { "Sdram_Control_8Port.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.851 ns) + CELL(2.632 ns) 7.810 ns DRAM_DQ\[5\] 5 PIN PIN_R8 0 " "Info: 5: + IC(2.851 ns) + CELL(2.632 ns) = 7.810 ns; Loc. = PIN_R8; Fanout = 0; PIN Node = 'DRAM_DQ\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.483 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[5]~23 DRAM_DQ[5] } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 272 -216 -35 288 "DRAM_DQ\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.597 ns ( 46.06 % ) " "Info: Total cell delay = 3.597 ns ( 46.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.213 ns ( 53.94 % ) " "Info: Total interconnect delay = 4.213 ns ( 53.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.810 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[7]~0 DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[5]~22 DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[5]~23 DRAM_DQ[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.810 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] {} DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[7]~0 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[5]~22 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[5]~23 {} DRAM_DQ[5] {} } { 0.000ns 0.324ns 0.785ns 0.253ns 2.851ns } { 0.000ns 0.275ns 0.419ns 0.271ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] {} } { 0.000ns 1.091ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.810 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[7]~0 DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[5]~22 DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[5]~23 DRAM_DQ[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.810 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] {} DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[7]~0 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[5]~22 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[5]~23 {} DRAM_DQ[5] {} } { 0.000ns 0.324ns 0.785ns 0.253ns 2.851ns } { 0.000ns 0.275ns 0.419ns 0.271ns 2.632ns } "" } }  } 0 0 "%2!c! tco from clock to output pin is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] {} } { 0.000ns 1.091ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.810 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[7]~0 DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[5]~22 DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[5]~23 DRAM_DQ[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.810 ns" { DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] {} DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[7]~0 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[5]~22 {} DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[5]~23 {} DRAM_DQ[5] {} } { 0.000ns 0.324ns 0.785ns 0.253ns 2.851ns } { 0.000ns 0.275ns 0.419ns 0.271ns 2.632ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[17\] VGA_B\[5\] 13.503 ns Longest " "Info: Longest tpd from source pin \"SW\[17\]\" to destination pin \"VGA_B\[5\]\" is 13.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 PIN PIN_V2 30 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 30; PIN Node = 'SW\[17\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 304 -840 -672 320 "SW\[17..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.683 ns) + CELL(0.413 ns) 7.948 ns colorChooser:inst6\|lpm_mux2:inst16\|lpm_mux:lpm_mux_component\|mux_5oc:auto_generated\|result_node\[5\]~8 2 COMB LCCOMB_X16_Y24_N22 1 " "Info: 2: + IC(6.683 ns) + CELL(0.413 ns) = 7.948 ns; Loc. = LCCOMB_X16_Y24_N22; Fanout = 1; COMB Node = 'colorChooser:inst6\|lpm_mux2:inst16\|lpm_mux:lpm_mux_component\|mux_5oc:auto_generated\|result_node\[5\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.096 ns" { SW[17] colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|result_node[5]~8 } "NODE_NAME" } } { "db/mux_5oc.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/mux_5oc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.438 ns) 9.070 ns colorChooser:inst6\|lpm_mux2:inst16\|lpm_mux:lpm_mux_component\|mux_5oc:auto_generated\|result_node\[5\]~9 3 COMB LCCOMB_X20_Y24_N12 1 " "Info: 3: + IC(0.684 ns) + CELL(0.438 ns) = 9.070 ns; Loc. = LCCOMB_X20_Y24_N12; Fanout = 1; COMB Node = 'colorChooser:inst6\|lpm_mux2:inst16\|lpm_mux:lpm_mux_component\|mux_5oc:auto_generated\|result_node\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.122 ns" { colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|result_node[5]~8 colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|result_node[5]~9 } "NODE_NAME" } } { "db/mux_5oc.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/mux_5oc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.615 ns) + CELL(2.818 ns) 13.503 ns VGA_B\[5\] 4 PIN PIN_J11 0 " "Info: 4: + IC(1.615 ns) + CELL(2.818 ns) = 13.503 ns; Loc. = PIN_J11; Fanout = 0; PIN Node = 'VGA_B\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.433 ns" { colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|result_node[5]~9 VGA_B[5] } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 680 960 1136 696 "VGA_B\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.521 ns ( 33.48 % ) " "Info: Total cell delay = 4.521 ns ( 33.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.982 ns ( 66.52 % ) " "Info: Total interconnect delay = 8.982 ns ( 66.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.503 ns" { SW[17] colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|result_node[5]~8 colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|result_node[5]~9 VGA_B[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.503 ns" { SW[17] {} SW[17]~combout {} colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|result_node[5]~8 {} colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|result_node[5]~9 {} VGA_B[5] {} } { 0.000ns 0.000ns 6.683ns 0.684ns 1.615ns } { 0.000ns 0.852ns 0.413ns 0.438ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "red_boundary:inst5\|inst9 SW\[7\] CLOCK_50 3.191 ns register " "Info: th for register \"red_boundary:inst5\|inst9\" (data pin = \"SW\[7\]\", clock pin = \"CLOCK_50\") is 3.191 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.780 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 160 -600 -432 176 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.302 ns) + CELL(0.787 ns) 3.088 ns DE2_D5M:inst1\|rClk\[0\] 2 REG LCFF_X27_Y19_N9 7 " "Info: 2: + IC(1.302 ns) + CELL(0.787 ns) = 3.088 ns; Loc. = LCFF_X27_Y19_N9; Fanout = 7; REG Node = 'DE2_D5M:inst1\|rClk\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.089 ns" { CLOCK_50 DE2_D5M:inst1|rClk[0] } "NODE_NAME" } } { "DE2_D5M.v" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/DE2_D5M.v" 247 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.787 ns) 4.352 ns red_boundary:inst5\|lpm_counter1:inst12\|lpm_counter:lpm_counter_component\|cntr_a3i:auto_generated\|safe_q\[1\] 3 REG LCFF_X28_Y19_N3 3 " "Info: 3: + IC(0.477 ns) + CELL(0.787 ns) = 4.352 ns; Loc. = LCFF_X28_Y19_N3; Fanout = 3; REG Node = 'red_boundary:inst5\|lpm_counter1:inst12\|lpm_counter:lpm_counter_component\|cntr_a3i:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { DE2_D5M:inst1|rClk[0] red_boundary:inst5|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_a3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_a3i.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/cntr_a3i.tdf" 52 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.150 ns) 5.220 ns red_boundary:inst5\|inst18 4 COMB LCCOMB_X28_Y19_N14 1 " "Info: 4: + IC(0.718 ns) + CELL(0.150 ns) = 5.220 ns; Loc. = LCCOMB_X28_Y19_N14; Fanout = 1; COMB Node = 'red_boundary:inst5\|inst18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { red_boundary:inst5|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_a3i:auto_generated|safe_q[1] red_boundary:inst5|inst18 } "NODE_NAME" } } { "red_boundary.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/red_boundary.bdf" { { 296 272 336 344 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 6.780 ns red_boundary:inst5\|inst9 5 REG LCFF_X23_Y19_N7 30 " "Info: 5: + IC(1.023 ns) + CELL(0.537 ns) = 6.780 ns; Loc. = LCFF_X23_Y19_N7; Fanout = 30; REG Node = 'red_boundary:inst5\|inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { red_boundary:inst5|inst18 red_boundary:inst5|inst9 } "NODE_NAME" } } { "red_boundary.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/red_boundary.bdf" { { 280 456 520 360 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.260 ns ( 48.08 % ) " "Info: Total cell delay = 3.260 ns ( 48.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.520 ns ( 51.92 % ) " "Info: Total interconnect delay = 3.520 ns ( 51.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.780 ns" { CLOCK_50 DE2_D5M:inst1|rClk[0] red_boundary:inst5|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_a3i:auto_generated|safe_q[1] red_boundary:inst5|inst18 red_boundary:inst5|inst9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.780 ns" { CLOCK_50 {} CLOCK_50~combout {} DE2_D5M:inst1|rClk[0] {} red_boundary:inst5|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_a3i:auto_generated|safe_q[1] {} red_boundary:inst5|inst18 {} red_boundary:inst5|inst9 {} } { 0.000ns 0.000ns 1.302ns 0.477ns 0.718ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "red_boundary.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/red_boundary.bdf" { { 280 456 520 360 "inst9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.855 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns SW\[7\] 1 PIN PIN_C13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 8; PIN Node = 'SW\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf" { { 304 -840 -672 320 "SW\[17..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.977 ns) + CELL(0.419 ns) 3.375 ns lpm_compare1:inst3\|lpm_compare:lpm_compare_component\|cmpr_oig:auto_generated\|op_1~14 2 COMB LCCOMB_X23_Y19_N22 22 " "Info: 2: + IC(1.977 ns) + CELL(0.419 ns) = 3.375 ns; Loc. = LCCOMB_X23_Y19_N22; Fanout = 22; COMB Node = 'lpm_compare1:inst3\|lpm_compare:lpm_compare_component\|cmpr_oig:auto_generated\|op_1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.396 ns" { SW[7] lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.149 ns) 3.771 ns colorChooser:inst6\|lpm_mux2:inst16\|lpm_mux:lpm_mux_component\|mux_5oc:auto_generated\|result_node\[9\]~20 3 COMB LCCOMB_X23_Y19_N6 1 " "Info: 3: + IC(0.247 ns) + CELL(0.149 ns) = 3.771 ns; Loc. = LCCOMB_X23_Y19_N6; Fanout = 1; COMB Node = 'colorChooser:inst6\|lpm_mux2:inst16\|lpm_mux:lpm_mux_component\|mux_5oc:auto_generated\|result_node\[9\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~14 colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|result_node[9]~20 } "NODE_NAME" } } { "db/mux_5oc.tdf" "" { Text "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/mux_5oc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.855 ns red_boundary:inst5\|inst9 4 REG LCFF_X23_Y19_N7 30 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.855 ns; Loc. = LCFF_X23_Y19_N7; Fanout = 30; REG Node = 'red_boundary:inst5\|inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|result_node[9]~20 red_boundary:inst5|inst9 } "NODE_NAME" } } { "red_boundary.bdf" "" { Schematic "C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/red_boundary.bdf" { { 280 456 520 360 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.631 ns ( 42.31 % ) " "Info: Total cell delay = 1.631 ns ( 42.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.224 ns ( 57.69 % ) " "Info: Total interconnect delay = 2.224 ns ( 57.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.855 ns" { SW[7] lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~14 colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|result_node[9]~20 red_boundary:inst5|inst9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.855 ns" { SW[7] {} SW[7]~combout {} lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~14 {} colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|result_node[9]~20 {} red_boundary:inst5|inst9 {} } { 0.000ns 0.000ns 1.977ns 0.247ns 0.000ns } { 0.000ns 0.979ns 0.419ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.780 ns" { CLOCK_50 DE2_D5M:inst1|rClk[0] red_boundary:inst5|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_a3i:auto_generated|safe_q[1] red_boundary:inst5|inst18 red_boundary:inst5|inst9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.780 ns" { CLOCK_50 {} CLOCK_50~combout {} DE2_D5M:inst1|rClk[0] {} red_boundary:inst5|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_a3i:auto_generated|safe_q[1] {} red_boundary:inst5|inst18 {} red_boundary:inst5|inst9 {} } { 0.000ns 0.000ns 1.302ns 0.477ns 0.718ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.150ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.855 ns" { SW[7] lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~14 colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|result_node[9]~20 red_boundary:inst5|inst9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.855 ns" { SW[7] {} SW[7]~combout {} lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~14 {} colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|result_node[9]~20 {} red_boundary:inst5|inst9 {} } { 0.000ns 0.000ns 1.977ns 0.247ns 0.000ns } { 0.000ns 0.979ns 0.419ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 12 22:59:26 2015 " "Info: Processing ended: Sun Jul 12 22:59:26 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 349 s " "Info: Quartus II Full Compilation was successful. 0 errors, 349 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
