{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678032151038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678032151044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 05 21:32:30 2023 " "Processing started: Sun Mar 05 21:32:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678032151044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678032151044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SB_1135_integratedCode -c SB_1135_integratedCode " "Command: quartus_map --read_settings_files=on --write_settings_files=off SB_1135_integratedCode -c SB_1135_integratedCode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678032151044 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678032151740 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678032151740 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SB_1135_integratedCode.v(1050) " "Verilog HDL information at SB_1135_integratedCode.v(1050): always construct contains both blocking and non-blocking assignments" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 1050 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1678032160502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_1 data_1 SB_1135_integratedCode.v(384) " "Verilog HDL Declaration information at SB_1135_integratedCode.v(384): object \"Data_1\" differs only in case from object \"data_1\" in the same scope" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 384 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678032160505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_2 data_2 SB_1135_integratedCode.v(385) " "Verilog HDL Declaration information at SB_1135_integratedCode.v(385): object \"Data_2\" differs only in case from object \"data_2\" in the same scope" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 385 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678032160505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_3 data_3 SB_1135_integratedCode.v(386) " "Verilog HDL Declaration information at SB_1135_integratedCode.v(386): object \"Data_3\" differs only in case from object \"data_3\" in the same scope" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 386 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678032160505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RW_F rw_f SB_1135_integratedCode.v(44) " "Verilog HDL Declaration information at SB_1135_integratedCode.v(44): object \"RW_F\" differs only in case from object \"rw_f\" in the same scope" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678032160505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RW_B rw_b SB_1135_integratedCode.v(45) " "Verilog HDL Declaration information at SB_1135_integratedCode.v(45): object \"RW_B\" differs only in case from object \"rw_b\" in the same scope" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678032160505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LW_F lw_f SB_1135_integratedCode.v(46) " "Verilog HDL Declaration information at SB_1135_integratedCode.v(46): object \"LW_F\" differs only in case from object \"lw_f\" in the same scope" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678032160505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LW_B lw_b SB_1135_integratedCode.v(47) " "Verilog HDL Declaration information at SB_1135_integratedCode.v(47): object \"LW_B\" differs only in case from object \"lw_b\" in the same scope" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678032160505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UP_Down_Servo up_down_servo SB_1135_integratedCode.v(41) " "Verilog HDL Declaration information at SB_1135_integratedCode.v(41): object \"UP_Down_Servo\" differs only in case from object \"up_down_servo\" in the same scope" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678032160505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Gripper_servo gripper_servo SB_1135_integratedCode.v(41) " "Verilog HDL Declaration information at SB_1135_integratedCode.v(41): object \"Gripper_servo\" differs only in case from object \"gripper_servo\" in the same scope" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678032160505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDL ledl SB_1135_integratedCode.v(50) " "Verilog HDL Declaration information at SB_1135_integratedCode.v(50): object \"LEDL\" differs only in case from object \"ledl\" in the same scope" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678032160505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDC ledc SB_1135_integratedCode.v(51) " "Verilog HDL Declaration information at SB_1135_integratedCode.v(51): object \"LEDC\" differs only in case from object \"ledc\" in the same scope" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678032160505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR ledr SB_1135_integratedCode.v(52) " "Verilog HDL Declaration information at SB_1135_integratedCode.v(52): object \"LEDR\" differs only in case from object \"ledr\" in the same scope" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678032160505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BIT0 bit0 SB_1135_integratedCode.v(54) " "Verilog HDL Declaration information at SB_1135_integratedCode.v(54): object \"BIT0\" differs only in case from object \"bit0\" in the same scope" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678032160505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BIT1 bit1 SB_1135_integratedCode.v(55) " "Verilog HDL Declaration information at SB_1135_integratedCode.v(55): object \"BIT1\" differs only in case from object \"bit1\" in the same scope" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678032160505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BIT2 bit2 SB_1135_integratedCode.v(56) " "Verilog HDL Declaration information at SB_1135_integratedCode.v(56): object \"BIT2\" differs only in case from object \"bit2\" in the same scope" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678032160505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BIT3 bit3 SB_1135_integratedCode.v(57) " "Verilog HDL Declaration information at SB_1135_integratedCode.v(57): object \"BIT3\" differs only in case from object \"bit3\" in the same scope" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678032160505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX Tx SB_1135_integratedCode.v(62) " "Verilog HDL Declaration information at SB_1135_integratedCode.v(62): object \"TX\" differs only in case from object \"Tx\" in the same scope" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678032160505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sb_1135_integratedcode.v 1 1 " "Found 1 design units, including 1 entities, in source file sb_1135_integratedcode.v" { { "Info" "ISGN_ENTITY_NAME" "1 SB_1135_integratedCode " "Found entity 1: SB_1135_integratedCode" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678032160552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678032160552 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SB_1135_integratedCode " "Elaborating entity \"SB_1135_integratedCode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678032160701 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cumt_dis SB_1135_integratedCode.v(661) " "Verilog HDL or VHDL warning at SB_1135_integratedCode.v(661): object \"cumt_dis\" assigned a value but never read" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 661 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678032160729 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "turns SB_1135_integratedCode.v(687) " "Verilog HDL or VHDL warning at SB_1135_integratedCode.v(687): object \"turns\" assigned a value but never read" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 687 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678032160729 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt_caseX_thres SB_1135_integratedCode.v(720) " "Verilog HDL or VHDL warning at SB_1135_integratedCode.v(720): object \"cnt_caseX_thres\" assigned a value but never read" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 720 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678032160729 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avg SB_1135_integratedCode.v(813) " "Verilog HDL or VHDL warning at SB_1135_integratedCode.v(813): object \"avg\" assigned a value but never read" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 813 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678032160730 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 SB_1135_integratedCode.v(353) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(353): truncated value with size 2 to match size of target (1)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160765 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 SB_1135_integratedCode.v(577) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(577): truncated value with size 16 to match size of target (12)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160782 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 SB_1135_integratedCode.v(578) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(578): truncated value with size 16 to match size of target (12)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160782 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 SB_1135_integratedCode.v(579) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(579): truncated value with size 16 to match size of target (12)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160782 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SB_1135_integratedCode.v(616) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(616): truncated value with size 32 to match size of target (5)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160783 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(617) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(617): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160783 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(998) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(998): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160784 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(999) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(999): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160784 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(1000) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(1000): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 1000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160784 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SB_1135_integratedCode.v(1202) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(1202): truncated value with size 32 to match size of target (11)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 1202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160821 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 SB_1135_integratedCode.v(1232) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(1232): truncated value with size 11 to match size of target (5)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 1232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160823 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SB_1135_integratedCode.v(1243) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(1243): truncated value with size 32 to match size of target (11)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 1243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160823 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 SB_1135_integratedCode.v(1311) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(1311): truncated value with size 32 to match size of target (26)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 1311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160834 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SB_1135_integratedCode.v(1316) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(1316): truncated value with size 32 to match size of target (11)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 1316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160834 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SB_1135_integratedCode.v(1317) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(1317): truncated value with size 32 to match size of target (11)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 1317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160834 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SB_1135_integratedCode.v(1318) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(1318): truncated value with size 32 to match size of target (11)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 1318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160834 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 SB_1135_integratedCode.v(1327) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(1327): truncated value with size 11 to match size of target (1)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 1327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160835 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 SB_1135_integratedCode.v(1328) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(1328): truncated value with size 11 to match size of target (1)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 1328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160835 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 SB_1135_integratedCode.v(1329) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(1329): truncated value with size 11 to match size of target (1)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 1329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160835 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SB_1135_integratedCode.v(1329) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(1329): truncated value with size 32 to match size of target (1)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 1329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160835 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 SB_1135_integratedCode.v(1385) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(1385): truncated value with size 32 to match size of target (26)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 1385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160837 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(1443) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(1443): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 1443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160838 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(1493) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(1493): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 1493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160839 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(1540) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(1540): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 1540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160841 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(1589) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(1589): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 1589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160843 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(1634) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(1634): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 1634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160845 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(1681) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(1681): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 1681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160848 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(1735) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(1735): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 1735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160850 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(1782) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(1782): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 1782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160853 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(1832) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(1832): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 1832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160856 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 SB_1135_integratedCode.v(1892) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(1892): truncated value with size 32 to match size of target (26)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 1892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160857 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 SB_1135_integratedCode.v(1928) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(1928): truncated value with size 32 to match size of target (26)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 1928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160857 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 SB_1135_integratedCode.v(1960) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(1960): truncated value with size 32 to match size of target (26)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 1960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160858 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 SB_1135_integratedCode.v(1983) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(1983): truncated value with size 32 to match size of target (26)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 1983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160858 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 SB_1135_integratedCode.v(2019) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2019): truncated value with size 32 to match size of target (26)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160859 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 SB_1135_integratedCode.v(2042) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2042): truncated value with size 32 to match size of target (26)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160859 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 SB_1135_integratedCode.v(2061) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2061): truncated value with size 32 to match size of target (31)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160859 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 SB_1135_integratedCode.v(2081) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2081): truncated value with size 32 to match size of target (31)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2081 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160860 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 SB_1135_integratedCode.v(2108) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2108): truncated value with size 32 to match size of target (31)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160860 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 SB_1135_integratedCode.v(2127) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2127): truncated value with size 32 to match size of target (31)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160861 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 SB_1135_integratedCode.v(2154) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2154): truncated value with size 32 to match size of target (31)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160861 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 SB_1135_integratedCode.v(2174) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2174): truncated value with size 32 to match size of target (31)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160862 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 SB_1135_integratedCode.v(2201) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2201): truncated value with size 32 to match size of target (31)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160863 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 SB_1135_integratedCode.v(2220) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2220): truncated value with size 32 to match size of target (31)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160863 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 SB_1135_integratedCode.v(2247) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2247): truncated value with size 32 to match size of target (31)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160864 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 SB_1135_integratedCode.v(2266) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2266): truncated value with size 32 to match size of target (31)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160864 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SB_1135_integratedCode.v(2544) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2544): truncated value with size 32 to match size of target (21)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160882 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SB_1135_integratedCode.v(2590) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2590): truncated value with size 32 to match size of target (21)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160882 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SB_1135_integratedCode.v(2613) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2613): truncated value with size 32 to match size of target (21)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160883 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SB_1135_integratedCode.v(2639) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2639): truncated value with size 32 to match size of target (21)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160883 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SB_1135_integratedCode.v(2685) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2685): truncated value with size 32 to match size of target (21)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160884 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SB_1135_integratedCode.v(2721) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2721): truncated value with size 32 to match size of target (21)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160885 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SB_1135_integratedCode.v(2744) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2744): truncated value with size 32 to match size of target (21)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160885 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2795) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2795): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160886 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2802) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2802): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160886 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2808) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2808): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160886 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2815) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2815): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160886 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2825) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2825): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160886 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2829) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2829): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160886 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2836) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2836): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160886 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2840) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2840): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160887 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2847) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2847): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160887 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2851) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2851): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160887 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SB_1135_integratedCode.v(2857) " "Verilog HDL or VHDL warning at the SB_1135_integratedCode.v(2857): index expression is not wide enough to address all of the elements in the array" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2857 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1678032160887 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2858) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2858): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160887 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2862) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2862): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160887 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2869) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2869): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160887 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2873) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2873): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160887 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SB_1135_integratedCode.v(2879) " "Verilog HDL or VHDL warning at the SB_1135_integratedCode.v(2879): index expression is not wide enough to address all of the elements in the array" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2879 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1678032160887 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2880) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2880): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160887 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2884) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2884): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160887 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2891) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2891): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160887 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2895) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2895): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160887 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2902) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2902): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160887 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2906) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2906): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160888 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2914) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2914): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160888 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2918) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2918): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160888 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2933) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2933): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160891 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2940) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2940): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160891 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2947) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2947): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160891 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2955) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2955): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160891 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2965) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2965): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160892 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2969) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2969): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160892 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2976) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2976): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160892 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2980) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2980): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160892 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SB_1135_integratedCode.v(2987) " "Verilog HDL or VHDL warning at the SB_1135_integratedCode.v(2987): index expression is not wide enough to address all of the elements in the array" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2987 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1678032160892 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2988) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2988): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160892 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2992) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2992): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160893 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(2999) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(2999): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 2999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160893 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3003) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3003): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160893 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SB_1135_integratedCode.v(3010) " "Verilog HDL or VHDL warning at the SB_1135_integratedCode.v(3010): index expression is not wide enough to address all of the elements in the array" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3010 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1678032160893 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3011) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3011): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160894 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3015) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3015): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160894 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3022) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3022): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160895 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3026) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3026): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3026 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160895 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3033) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3033): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160895 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3037) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3037): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3037 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160895 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3046) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3046): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160895 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3050) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3050): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160895 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3059) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3059): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160896 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3063) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3063): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3063 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160896 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3073) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3073): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160896 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3077) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3077): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160896 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3087) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3087): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3087 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160896 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3091) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3091): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3091 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160897 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3100) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3100): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160897 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3104) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3104): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160897 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3113) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3113): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160897 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3117) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3117): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160897 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3132) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3132): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160902 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3139) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3139): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160902 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3145) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3145): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160902 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3152) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3152): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160902 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3161) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3161): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160902 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3165) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3165): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160902 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3172) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3172): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160902 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3176) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3176): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160902 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SB_1135_integratedCode.v(3183) " "Verilog HDL or VHDL warning at the SB_1135_integratedCode.v(3183): index expression is not wide enough to address all of the elements in the array" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3183 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1678032160903 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3184) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3184): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160903 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3188) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3188): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160903 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3196) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3196): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160903 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3200) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3200): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160903 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SB_1135_integratedCode.v(3206) " "Verilog HDL or VHDL warning at the SB_1135_integratedCode.v(3206): index expression is not wide enough to address all of the elements in the array" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3206 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1678032160903 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3207) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3207): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160903 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3211) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3211): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160903 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3218) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3218): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160904 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3222) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3222): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160904 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3229) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3229): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160904 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3233) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3233): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160904 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3242) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3242): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160904 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3246) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3246): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160904 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3255) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3255): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160904 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3259) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3259): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160904 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SB_1135_integratedCode.v(3268) " "Verilog HDL or VHDL warning at the SB_1135_integratedCode.v(3268): index expression is not wide enough to address all of the elements in the array" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3268 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1678032160904 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3269) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3269): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160905 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3273) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3273): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160905 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3283) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3283): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160905 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3287) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3287): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160905 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3296) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3296): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160905 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3300) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3300): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160905 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3308) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3308): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160905 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3312) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3312): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160905 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3320) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3320): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160906 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3324) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3324): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160906 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3331) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3331): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160906 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3335) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3335): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160906 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3343) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3343): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160906 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_integratedCode.v(3347) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3347): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160906 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SB_1135_integratedCode.v(3359) " "Verilog HDL assignment warning at SB_1135_integratedCode.v(3359): truncated value with size 32 to match size of target (11)" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 3359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678032160911 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "turns_map\[4\]\[6..5\] 0 SB_1135_integratedCode.v(101) " "Net \"turns_map\[4\]\[6..5\]\" at SB_1135_integratedCode.v(101) has no driver or initial value, using a default initial value '0'" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 101 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678032161018 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "turns_map\[6..5\] 0 SB_1135_integratedCode.v(101) " "Net \"turns_map\[6..5\]\" at SB_1135_integratedCode.v(101) has no driver or initial value, using a default initial value '0'" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 101 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678032161018 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "turns_map\[3\]\[6..5\] 0 SB_1135_integratedCode.v(101) " "Net \"turns_map\[3\]\[6..5\]\" at SB_1135_integratedCode.v(101) has no driver or initial value, using a default initial value '0'" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 101 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678032161018 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "turns_map\[2\]\[6..5\] 0 SB_1135_integratedCode.v(101) " "Net \"turns_map\[2\]\[6..5\]\" at SB_1135_integratedCode.v(101) has no driver or initial value, using a default initial value '0'" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 101 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678032161018 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "turns_map\[1\]\[6..5\] 0 SB_1135_integratedCode.v(101) " "Net \"turns_map\[1\]\[6..5\]\" at SB_1135_integratedCode.v(101) has no driver or initial value, using a default initial value '0'" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 101 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678032161018 "|SB_1135_integratedCode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "turns_map\[0\]\[6..5\] 0 SB_1135_integratedCode.v(101) " "Net \"turns_map\[0\]\[6..5\]\" at SB_1135_integratedCode.v(101) has no driver or initial value, using a default initial value '0'" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 101 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678032161018 "|SB_1135_integratedCode"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "adjacent_nodes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"adjacent_nodes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1678032161980 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "path_of_adjacent_nodes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"path_of_adjacent_nodes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1678032161980 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "final_heading " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"final_heading\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1678032161980 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "turn_to_reach " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"turn_to_reach\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1678032161980 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "turns_map " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"turns_map\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1678032161980 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "adc_chip_select GND " "Pin \"adc_chip_select\" is stuck at GND" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678032184886 "|SB_1135_integratedCode|adc_chip_select"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX GND " "Pin \"TX\" is stuck at GND" {  } { { "SB_1135_integratedCode.v" "" { Text "E:/E-yantra/Task 6/SB_1135_integratedCode.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678032184886 "|SB_1135_integratedCode|TX"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678032184886 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678032185255 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678032191828 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/E-yantra/Task 6/output_files/SB_1135_integratedCode.map.smsg " "Generated suppressed messages file E:/E-yantra/Task 6/output_files/SB_1135_integratedCode.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678032192223 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678032192832 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678032192832 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10412 " "Implemented 10412 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678032194175 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678032194175 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10387 " "Implemented 10387 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678032194175 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678032194175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 163 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 163 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678032194218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 05 21:33:14 2023 " "Processing ended: Sun Mar 05 21:33:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678032194218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678032194218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678032194218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678032194218 ""}
