<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA256.
The -d option is LFE5U-45F.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-45F

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = divRDA_FSM.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.14/ispfpga/sa5p00/data (searchpath added)
-p D:/RTL_FPGA/SD2/VHDL/aula14_fsm_divisor/impl1 (searchpath added)
-p D:/RTL_FPGA/SD2/VHDL/aula14_fsm_divisor (searchpath added)
VHDL library = work
VHDL design file = D:/RTL_FPGA/SD2/VHDL/aula14_fsm_divisor/divRDA_FSM.vhd
NGD file = aula14_fsm_divisor_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/RTL_FPGA/SD2/VHDL/aula14_fsm_divisor/impl1". VHDL-1504
Analyzing VHDL file d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divrda_fsm.vhd. VHDL-1481
INFO - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divrda_fsm.vhd(28): analyzing entity divrda_fsm. VHDL-1012
INFO - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divrda_fsm.vhd(40): analyzing architecture behavioral. VHDL-1010
unit divRDA_FSM is not yet analyzed. VHDL-1485
unit divRDA_FSM is not yet analyzed. VHDL-1485
d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divrda_fsm.vhd(28): executing divRDA_FSM(Behavioral)

WARNING - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divrda_fsm.vhd(75): i should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divrda_fsm.vhd(83): rega should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divrda_fsm.vhd(85): i should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divrda_fsm.vhd(85): rega should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divrda_fsm.vhd(91): i should be on the sensitivity list of the process. VHDL-1251
INFO - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divrda_fsm.vhd(97): others clause is never selected. VHDL-1172
WARNING - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divrda_fsm.vhd(99): incomplete sensitivity list specified, assuming completeness. VHDL-1613
ERROR - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divrda_fsm.vhd(117): expression has 8 elements  expected 32. VHDL-1077



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
