<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.4 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
system_stub.twr -v 30 -l 30 system_stub_routed.ncd system_stub.pcf

</twCmdLine><twDesign>system_stub_routed.ncd</twDesign><twDesignPath>system_stub_routed.ncd</twDesignPath><twPCF>system_stub.pcf</twPCF><twPcfPath>system_stub.pcf</twPcfPath><twDevInfo arch="zynq" pkg="clg484"><twDevName>xc7z020</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>ADVANCED 1.04 2012-12-04</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 160 MHz HIGH 50%;</twConstName><twItemCnt>8080</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2490</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.169</twMinPer></twConstHead><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.081</twSlack><twSrc BELType="FF">system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_10</twSrc><twDest BELType="RAM">system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>5.832</twTotPathDel><twClkSkew dest = "1.373" src = "1.675">0.302</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_10</twSrc><twDest BELType='RAM'>system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X38Y127.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Addr[22]</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_10</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y13.ADDRARDADDRL9</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">4.748</twDelInfo><twComp>system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Addr[21]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y13.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>1.084</twLogDel><twRouteDel>4.748</twRouteDel><twTotDel>5.832</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.083</twSlack><twSrc BELType="FF">system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_10</twSrc><twDest BELType="RAM">system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>5.830</twTotPathDel><twClkSkew dest = "1.373" src = "1.675">0.302</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_10</twSrc><twDest BELType='RAM'>system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X38Y127.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Addr[22]</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_10</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y13.ADDRARDADDRU9</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">4.746</twDelInfo><twComp>system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Addr[21]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y13.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>1.084</twLogDel><twRouteDel>4.746</twRouteDel><twTotDel>5.830</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.110</twSlack><twSrc BELType="FF">system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_11</twSrc><twDest BELType="RAM">system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>5.803</twTotPathDel><twClkSkew dest = "1.373" src = "1.675">0.302</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_11</twSrc><twDest BELType='RAM'>system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X38Y127.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Addr[22]</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y13.ADDRARDADDRU10</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">4.719</twDelInfo><twComp>system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Addr[20]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y13.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>1.084</twLogDel><twRouteDel>4.719</twRouteDel><twTotDel>5.803</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.110</twSlack><twSrc BELType="FF">system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_11</twSrc><twDest BELType="RAM">system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>5.803</twTotPathDel><twClkSkew dest = "1.373" src = "1.675">0.302</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_11</twSrc><twDest BELType='RAM'>system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X38Y127.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Addr[22]</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y13.ADDRARDADDRL10</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">4.719</twDelInfo><twComp>system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Addr[20]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y13.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>1.084</twLogDel><twRouteDel>4.719</twRouteDel><twTotDel>5.803</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.111</twSlack><twSrc BELType="FF">system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_12</twSrc><twDest BELType="RAM">system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>5.802</twTotPathDel><twClkSkew dest = "1.373" src = "1.675">0.302</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_12</twSrc><twDest BELType='RAM'>system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X38Y127.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Addr[22]</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_12</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y13.ADDRARDADDRU11</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">4.718</twDelInfo><twComp>system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Addr[19]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y13.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>1.084</twLogDel><twRouteDel>4.718</twRouteDel><twTotDel>5.802</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.111</twSlack><twSrc BELType="FF">system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_12</twSrc><twDest BELType="RAM">system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>5.802</twTotPathDel><twClkSkew dest = "1.373" src = "1.675">0.302</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_12</twSrc><twDest BELType='RAM'>system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X38Y127.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Addr[22]</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_12</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y13.ADDRARDADDRL11</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">4.718</twDelInfo><twComp>system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Addr[19]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y13.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>1.084</twLogDel><twRouteDel>4.718</twRouteDel><twTotDel>5.802</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.152</twSlack><twSrc BELType="OTHER">system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_9</twDest><twTotPathDel>5.674</twTotPathDel><twClkSkew dest = "1.388" src = "1.777">0.389</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP1ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP1RREADY</twSite><twDelType>Tpsscko_MAXIGP1RREADY</twDelType><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>system_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>system_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y142.D6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.969</twDelInfo><twComp>system_i/axi_GP1_M_RREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y142.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y97.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.061</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y97.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[11]</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_9</twBEL></twPathDel><twLogDel>1.644</twLogDel><twRouteDel>4.030</twRouteDel><twTotDel>5.674</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.152</twSlack><twSrc BELType="OTHER">system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_8</twDest><twTotPathDel>5.674</twTotPathDel><twClkSkew dest = "1.388" src = "1.777">0.389</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP1ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP1RREADY</twSite><twDelType>Tpsscko_MAXIGP1RREADY</twDelType><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>system_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>system_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y142.D6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.969</twDelInfo><twComp>system_i/axi_GP1_M_RREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y142.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y97.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.061</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y97.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[11]</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_8</twBEL></twPathDel><twLogDel>1.644</twLogDel><twRouteDel>4.030</twRouteDel><twTotDel>5.674</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.152</twSlack><twSrc BELType="OTHER">system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_10</twDest><twTotPathDel>5.674</twTotPathDel><twClkSkew dest = "1.388" src = "1.777">0.389</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP1ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP1RREADY</twSite><twDelType>Tpsscko_MAXIGP1RREADY</twDelType><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>system_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>system_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y142.D6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.969</twDelInfo><twComp>system_i/axi_GP1_M_RREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y142.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y97.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.061</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y97.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[11]</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_10</twBEL></twPathDel><twLogDel>1.644</twLogDel><twRouteDel>4.030</twRouteDel><twTotDel>5.674</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.152</twSlack><twSrc BELType="OTHER">system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_11</twDest><twTotPathDel>5.674</twTotPathDel><twClkSkew dest = "1.388" src = "1.777">0.389</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP1ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP1RREADY</twSite><twDelType>Tpsscko_MAXIGP1RREADY</twDelType><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>system_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>system_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y142.D6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.969</twDelInfo><twComp>system_i/axi_GP1_M_RREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y142.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y97.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.061</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y97.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[11]</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_11</twBEL></twPathDel><twLogDel>1.644</twLogDel><twRouteDel>4.030</twRouteDel><twTotDel>5.674</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.158</twSlack><twSrc BELType="FF">system_i/axi_GP1/axi_GP1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType="RAM">system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twTotPathDel>5.733</twTotPathDel><twClkSkew dest = "1.368" src = "1.692">0.324</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="30" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_GP1/axi_GP1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType='RAM'>system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X43Y148.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_GP1_M_ARESETN</twComp><twBEL>system_i/axi_GP1/axi_GP1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y119.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.673</twDelInfo><twComp>system_i/axi_GP1_M_ARESETN</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Rst</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/BRAM_Rst_A1_INV_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y14.RSTRAMARSTRAMLRST</twSite><twDelType>net</twDelType><twFanCnt>97</twFanCnt><twDelInfo twEdge="twRising">3.121</twDelInfo><twComp>system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Rst</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y14.CLKARDCLKL</twSite><twDelType>Trcck_RSTRAM</twDelType><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twComp><twBEL>system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>0.939</twLogDel><twRouteDel>4.794</twRouteDel><twTotDel>5.733</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.158</twSlack><twSrc BELType="FF">system_i/axi_GP1/axi_GP1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType="RAM">system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twTotPathDel>5.733</twTotPathDel><twClkSkew dest = "1.368" src = "1.692">0.324</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_GP1/axi_GP1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType='RAM'>system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X43Y148.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_GP1_M_ARESETN</twComp><twBEL>system_i/axi_GP1/axi_GP1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y119.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.673</twDelInfo><twComp>system_i/axi_GP1_M_ARESETN</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Rst</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/BRAM_Rst_A1_INV_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y14.RSTRAMARSTRAMU</twSite><twDelType>net</twDelType><twFanCnt>97</twFanCnt><twDelInfo twEdge="twRising">3.121</twDelInfo><twComp>system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Rst</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y14.CLKARDCLKU</twSite><twDelType>Trcck_RSTRAM</twDelType><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twComp><twBEL>system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>0.939</twLogDel><twRouteDel>4.794</twRouteDel><twTotDel>5.733</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.179</twSlack><twSrc BELType="OTHER">system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr</twDest><twTotPathDel>5.926</twTotPathDel><twClkSkew dest = "0.805" src = "0.915">0.110</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP1ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP1ARLEN2</twSite><twDelType>Tpsscko_MAXIGP1ARLEN</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>system_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>system_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y117.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.970</twDelInfo><twComp>system_i/axi_GP1_M_ARLEN[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y117.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total[1]</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n0102&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y122.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>system_i/axi_bram_ctrl_0/N50</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n0102&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y129.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n0102&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y129.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/set_last_bram_addr_brst_cnt_dec_OR_65_o1</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/set_last_bram_addr_brst_cnt_dec_OR_65_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/set_last_bram_addr_brst_cnt_dec_OR_65_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y132.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/set_last_bram_addr_brst_cnt_dec_OR_65_o4</twBEL><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr</twBEL></twPathDel><twLogDel>2.090</twLogDel><twRouteDel>3.836</twRouteDel><twTotDel>5.926</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.196</twSlack><twSrc BELType="OTHER">system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_29</twDest><twTotPathDel>5.630</twTotPathDel><twClkSkew dest = "1.388" src = "1.777">0.389</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_29</twDest><twLogLvls>1</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP1ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP1RREADY</twSite><twDelType>Tpsscko_MAXIGP1RREADY</twDelType><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>system_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>system_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y142.D6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.969</twDelInfo><twComp>system_i/axi_GP1_M_RREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y142.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y99.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.017</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y99.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[31]</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_29</twBEL></twPathDel><twLogDel>1.644</twLogDel><twRouteDel>3.986</twRouteDel><twTotDel>5.630</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.196</twSlack><twSrc BELType="OTHER">system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_31</twDest><twTotPathDel>5.630</twTotPathDel><twClkSkew dest = "1.388" src = "1.777">0.389</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP1ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP1RREADY</twSite><twDelType>Tpsscko_MAXIGP1RREADY</twDelType><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>system_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>system_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y142.D6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.969</twDelInfo><twComp>system_i/axi_GP1_M_RREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y142.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y99.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.017</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y99.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[31]</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_31</twBEL></twPathDel><twLogDel>1.644</twLogDel><twRouteDel>3.986</twRouteDel><twTotDel>5.630</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.196</twSlack><twSrc BELType="OTHER">system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_28</twDest><twTotPathDel>5.630</twTotPathDel><twClkSkew dest = "1.388" src = "1.777">0.389</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_28</twDest><twLogLvls>1</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP1ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP1RREADY</twSite><twDelType>Tpsscko_MAXIGP1RREADY</twDelType><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>system_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>system_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y142.D6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.969</twDelInfo><twComp>system_i/axi_GP1_M_RREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y142.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y99.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.017</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y99.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[31]</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_28</twBEL></twPathDel><twLogDel>1.644</twLogDel><twRouteDel>3.986</twRouteDel><twTotDel>5.630</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.196</twSlack><twSrc BELType="OTHER">system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_30</twDest><twTotPathDel>5.630</twTotPathDel><twClkSkew dest = "1.388" src = "1.777">0.389</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_30</twDest><twLogLvls>1</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP1ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP1RREADY</twSite><twDelType>Tpsscko_MAXIGP1RREADY</twDelType><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>system_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>system_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y142.D6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.969</twDelInfo><twComp>system_i/axi_GP1_M_RREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y142.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y99.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.017</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y99.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[31]</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_30</twBEL></twPathDel><twLogDel>1.644</twLogDel><twRouteDel>3.986</twRouteDel><twTotDel>5.630</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.202</twSlack><twSrc BELType="OTHER">system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rid_int_8</twDest><twTotPathDel>5.910</twTotPathDel><twClkSkew dest = "0.812" src = "0.915">0.103</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rid_int_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP1ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP1RREADY</twSite><twDelType>Tpsscko_MAXIGP1RREADY</twDelType><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>system_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>system_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y117.A1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>system_i/axi_GP1_M_RREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_d1</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y141.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.966</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y141.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>system_i/axi_GP1_M_RID[8]</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rid_int_8</twBEL></twPathDel><twLogDel>1.904</twLogDel><twRouteDel>4.006</twRouteDel><twTotDel>5.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.235</twSlack><twSrc BELType="FF">system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_en_int</twSrc><twDest BELType="RAM">system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>5.622</twTotPathDel><twClkSkew dest = "1.373" src = "1.731">0.358</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_en_int</twSrc><twDest BELType='RAM'>system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X31Y133.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_en_int</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_en_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y113.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_en_int</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y113.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_En</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/BRAM_En_A1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y13.ENARDENU</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.290</twDelInfo><twComp>system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_En</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y13.CLKARDCLKU</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>1.023</twLogDel><twRouteDel>4.599</twRouteDel><twTotDel>5.622</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.235</twSlack><twSrc BELType="FF">system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_en_int</twSrc><twDest BELType="RAM">system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>5.622</twTotPathDel><twClkSkew dest = "1.373" src = "1.731">0.358</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_en_int</twSrc><twDest BELType='RAM'>system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X31Y133.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_en_int</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_en_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y113.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_en_int</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y113.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_En</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/BRAM_En_A1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y13.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.290</twDelInfo><twComp>system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_En</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y13.CLKARDCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>1.023</twLogDel><twRouteDel>4.599</twRouteDel><twTotDel>5.622</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.258</twSlack><twSrc BELType="OTHER">system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_12</twDest><twTotPathDel>5.567</twTotPathDel><twClkSkew dest = "1.387" src = "1.777">0.390</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP1ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP1RREADY</twSite><twDelType>Tpsscko_MAXIGP1RREADY</twDelType><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>system_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>system_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y117.A1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>system_i/axi_GP1_M_RREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_d1</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.528</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y96.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_GP1_M_RDATA[16]</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_12</twBEL></twPathDel><twLogDel>1.999</twLogDel><twRouteDel>3.568</twRouteDel><twTotDel>5.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.258</twSlack><twSrc BELType="OTHER">system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_11</twDest><twTotPathDel>5.567</twTotPathDel><twClkSkew dest = "1.387" src = "1.777">0.390</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP1ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP1RREADY</twSite><twDelType>Tpsscko_MAXIGP1RREADY</twDelType><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>system_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>system_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y117.A1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>system_i/axi_GP1_M_RREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_d1</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.528</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y96.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_GP1_M_RDATA[16]</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_11</twBEL></twPathDel><twLogDel>1.999</twLogDel><twRouteDel>3.568</twRouteDel><twTotDel>5.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.258</twSlack><twSrc BELType="OTHER">system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_9</twDest><twTotPathDel>5.567</twTotPathDel><twClkSkew dest = "1.387" src = "1.777">0.390</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP1ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP1RREADY</twSite><twDelType>Tpsscko_MAXIGP1RREADY</twDelType><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>system_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>system_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y117.A1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>system_i/axi_GP1_M_RREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_d1</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.528</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y96.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_GP1_M_RDATA[16]</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_9</twBEL></twPathDel><twLogDel>1.999</twLogDel><twRouteDel>3.568</twRouteDel><twTotDel>5.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.258</twSlack><twSrc BELType="OTHER">system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_13</twDest><twTotPathDel>5.567</twTotPathDel><twClkSkew dest = "1.387" src = "1.777">0.390</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP1ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP1RREADY</twSite><twDelType>Tpsscko_MAXIGP1RREADY</twDelType><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>system_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>system_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y117.A1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>system_i/axi_GP1_M_RREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_d1</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.528</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y96.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_GP1_M_RDATA[16]</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_13</twBEL></twPathDel><twLogDel>1.999</twLogDel><twRouteDel>3.568</twRouteDel><twTotDel>5.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.258</twSlack><twSrc BELType="OTHER">system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_16</twDest><twTotPathDel>5.567</twTotPathDel><twClkSkew dest = "1.387" src = "1.777">0.390</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_16</twDest><twLogLvls>1</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP1ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP1RREADY</twSite><twDelType>Tpsscko_MAXIGP1RREADY</twDelType><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>system_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>system_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y117.A1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>system_i/axi_GP1_M_RREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_d1</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.528</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y96.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_GP1_M_RDATA[16]</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_16</twBEL></twPathDel><twLogDel>1.999</twLogDel><twRouteDel>3.568</twRouteDel><twTotDel>5.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.258</twSlack><twSrc BELType="OTHER">system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_8</twDest><twTotPathDel>5.567</twTotPathDel><twClkSkew dest = "1.387" src = "1.777">0.390</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP1ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP1RREADY</twSite><twDelType>Tpsscko_MAXIGP1RREADY</twDelType><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>system_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>system_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y117.A1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>system_i/axi_GP1_M_RREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_d1</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.528</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y96.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_GP1_M_RDATA[16]</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_8</twBEL></twPathDel><twLogDel>1.999</twLogDel><twRouteDel>3.568</twRouteDel><twTotDel>5.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.258</twSlack><twSrc BELType="OTHER">system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_15</twDest><twTotPathDel>5.567</twTotPathDel><twClkSkew dest = "1.387" src = "1.777">0.390</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP1ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP1RREADY</twSite><twDelType>Tpsscko_MAXIGP1RREADY</twDelType><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>system_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>system_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y117.A1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>system_i/axi_GP1_M_RREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_d1</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.528</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y96.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_GP1_M_RDATA[16]</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_15</twBEL></twPathDel><twLogDel>1.999</twLogDel><twRouteDel>3.568</twRouteDel><twTotDel>5.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.258</twSlack><twSrc BELType="OTHER">system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_10</twDest><twTotPathDel>5.567</twTotPathDel><twClkSkew dest = "1.387" src = "1.777">0.390</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP1ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP1RREADY</twSite><twDelType>Tpsscko_MAXIGP1RREADY</twDelType><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>system_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>system_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y117.A1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>system_i/axi_GP1_M_RREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_d1</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.528</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y96.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_GP1_M_RDATA[16]</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_10</twBEL></twPathDel><twLogDel>1.999</twLogDel><twRouteDel>3.568</twRouteDel><twTotDel>5.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.271</twSlack><twSrc BELType="OTHER">system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_18</twDest><twTotPathDel>5.554</twTotPathDel><twClkSkew dest = "1.387" src = "1.777">0.390</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_18</twDest><twLogLvls>1</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP1ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP1RREADY</twSite><twDelType>Tpsscko_MAXIGP1RREADY</twDelType><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>system_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>system_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y142.D6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.969</twDelInfo><twComp>system_i/axi_GP1_M_RREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y142.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y96.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.905</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y96.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[19]</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_18</twBEL></twPathDel><twLogDel>1.680</twLogDel><twRouteDel>3.874</twRouteDel><twTotDel>5.554</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.271</twSlack><twSrc BELType="OTHER">system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_19</twDest><twTotPathDel>5.554</twTotPathDel><twClkSkew dest = "1.387" src = "1.777">0.390</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP1ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP1RREADY</twSite><twDelType>Tpsscko_MAXIGP1RREADY</twDelType><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>system_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>system_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y142.D6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.969</twDelInfo><twComp>system_i/axi_GP1_M_RREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y142.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y96.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.905</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y96.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[19]</twComp><twBEL>system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_19</twBEL></twPathDel><twLogDel>1.680</twLogDel><twRouteDel>3.874</twRouteDel><twTotDel>5.554</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="67"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 160 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="68" type="MINPERIOD" name="Trper_CLKA" slack="3.674" period="6.250" constraintValue="6.250" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKL" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKL" locationPin="RAMB36_X2Y13.CLKARDCLKL" clockNet="system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="69" type="MINPERIOD" name="Trper_CLKA" slack="3.674" period="6.250" constraintValue="6.250" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKU" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKU" locationPin="RAMB36_X2Y13.CLKARDCLKU" clockNet="system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="70" type="MINPERIOD" name="Trper_CLKA" slack="3.674" period="6.250" constraintValue="6.250" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKL" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKL" locationPin="RAMB36_X2Y14.CLKARDCLKL" clockNet="system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="71" type="MINPERIOD" name="Trper_CLKA" slack="3.674" period="6.250" constraintValue="6.250" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKU" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKU" locationPin="RAMB36_X2Y14.CLKARDCLKU" clockNet="system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="72" type="MINPERIOD" name="Trper_CLKA" slack="3.674" period="6.250" constraintValue="6.250" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_2/CLKARDCLKL" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_2/CLKARDCLKL" locationPin="RAMB36_X2Y21.CLKARDCLKL" clockNet="system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="73" type="MINPERIOD" name="Trper_CLKA" slack="3.674" period="6.250" constraintValue="6.250" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_2/CLKARDCLKU" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_2/CLKARDCLKU" locationPin="RAMB36_X2Y21.CLKARDCLKU" clockNet="system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="74" type="MINPERIOD" name="Trper_CLKA" slack="3.674" period="6.250" constraintValue="6.250" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_3/CLKARDCLKL" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_3/CLKARDCLKL" locationPin="RAMB36_X2Y22.CLKARDCLKL" clockNet="system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="75" type="MINPERIOD" name="Trper_CLKA" slack="3.674" period="6.250" constraintValue="6.250" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_3/CLKARDCLKU" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_3/CLKARDCLKU" locationPin="RAMB36_X2Y22.CLKARDCLKU" clockNet="system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="76" type="MINPERIOD" name="Trper_CLKA" slack="3.674" period="6.250" constraintValue="6.250" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_4/CLKARDCLKL" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_4/CLKARDCLKL" locationPin="RAMB36_X3Y21.CLKARDCLKL" clockNet="system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="77" type="MINPERIOD" name="Trper_CLKA" slack="3.674" period="6.250" constraintValue="6.250" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_4/CLKARDCLKU" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_4/CLKARDCLKU" locationPin="RAMB36_X3Y21.CLKARDCLKU" clockNet="system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="78" type="MINPERIOD" name="Trper_CLKA" slack="3.674" period="6.250" constraintValue="6.250" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_5/CLKARDCLKL" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_5/CLKARDCLKL" locationPin="RAMB36_X3Y20.CLKARDCLKL" clockNet="system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_CLKA" slack="3.674" period="6.250" constraintValue="6.250" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_5/CLKARDCLKU" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_5/CLKARDCLKU" locationPin="RAMB36_X3Y20.CLKARDCLKU" clockNet="system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKA" slack="3.674" period="6.250" constraintValue="6.250" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_6/CLKARDCLKL" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_6/CLKARDCLKL" locationPin="RAMB36_X2Y17.CLKARDCLKL" clockNet="system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKA" slack="3.674" period="6.250" constraintValue="6.250" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_6/CLKARDCLKU" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_6/CLKARDCLKU" locationPin="RAMB36_X2Y17.CLKARDCLKU" clockNet="system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="82" type="MINPERIOD" name="Trper_CLKA" slack="3.674" period="6.250" constraintValue="6.250" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_7/CLKARDCLKL" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_7/CLKARDCLKL" locationPin="RAMB36_X2Y16.CLKARDCLKL" clockNet="system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="83" type="MINPERIOD" name="Trper_CLKA" slack="3.674" period="6.250" constraintValue="6.250" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_7/CLKARDCLKU" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_7/CLKARDCLKU" locationPin="RAMB36_X2Y16.CLKARDCLKU" clockNet="system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="84" type="MINPERIOD" name="Trper_CLKA" slack="3.674" period="6.250" constraintValue="6.250" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_8/CLKARDCLKL" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_8/CLKARDCLKL" locationPin="RAMB36_X3Y18.CLKARDCLKL" clockNet="system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="85" type="MINPERIOD" name="Trper_CLKA" slack="3.674" period="6.250" constraintValue="6.250" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_8/CLKARDCLKU" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_8/CLKARDCLKU" locationPin="RAMB36_X3Y18.CLKARDCLKU" clockNet="system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="86" type="MINPERIOD" name="Trper_CLKA" slack="3.674" period="6.250" constraintValue="6.250" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_9/CLKARDCLKL" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_9/CLKARDCLKL" locationPin="RAMB36_X2Y18.CLKARDCLKL" clockNet="system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="87" type="MINPERIOD" name="Trper_CLKA" slack="3.674" period="6.250" constraintValue="6.250" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_9/CLKARDCLKU" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_9/CLKARDCLKU" locationPin="RAMB36_X2Y18.CLKARDCLKU" clockNet="system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="88" type="MINPERIOD" name="Trper_CLKA" slack="3.674" period="6.250" constraintValue="6.250" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_10/CLKARDCLKL" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_10/CLKARDCLKL" locationPin="RAMB36_X2Y19.CLKARDCLKL" clockNet="system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="89" type="MINPERIOD" name="Trper_CLKA" slack="3.674" period="6.250" constraintValue="6.250" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_10/CLKARDCLKU" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_10/CLKARDCLKU" locationPin="RAMB36_X2Y19.CLKARDCLKU" clockNet="system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="90" type="MINPERIOD" name="Trper_CLKA" slack="3.674" period="6.250" constraintValue="6.250" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_11/CLKARDCLKL" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_11/CLKARDCLKL" locationPin="RAMB36_X2Y20.CLKARDCLKL" clockNet="system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="91" type="MINPERIOD" name="Trper_CLKA" slack="3.674" period="6.250" constraintValue="6.250" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_11/CLKARDCLKU" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_11/CLKARDCLKU" locationPin="RAMB36_X2Y20.CLKARDCLKU" clockNet="system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="92" type="MINPERIOD" name="Trper_CLKA" slack="3.674" period="6.250" constraintValue="6.250" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_12/CLKARDCLKL" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_12/CLKARDCLKL" locationPin="RAMB36_X2Y23.CLKARDCLKL" clockNet="system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="93" type="MINPERIOD" name="Trper_CLKA" slack="3.674" period="6.250" constraintValue="6.250" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_12/CLKARDCLKU" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_12/CLKARDCLKU" locationPin="RAMB36_X2Y23.CLKARDCLKU" clockNet="system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="94" type="MINPERIOD" name="Trper_CLKA" slack="3.674" period="6.250" constraintValue="6.250" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_13/CLKARDCLKL" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_13/CLKARDCLKL" locationPin="RAMB36_X2Y26.CLKARDCLKL" clockNet="system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="95" type="MINPERIOD" name="Trper_CLKA" slack="3.674" period="6.250" constraintValue="6.250" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_13/CLKARDCLKU" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_13/CLKARDCLKU" locationPin="RAMB36_X2Y26.CLKARDCLKU" clockNet="system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="96" type="MINPERIOD" name="Trper_CLKA" slack="3.674" period="6.250" constraintValue="6.250" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_14/CLKARDCLKL" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_14/CLKARDCLKL" locationPin="RAMB36_X2Y24.CLKARDCLKL" clockNet="system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="97" type="MINPERIOD" name="Trper_CLKA" slack="3.674" period="6.250" constraintValue="6.250" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_14/CLKARDCLKU" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_14/CLKARDCLKU" locationPin="RAMB36_X2Y24.CLKARDCLKU" clockNet="system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/></twPinLimitRpt></twConst><twConst anchorID="98" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>397690</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>21422</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.972</twMinPer></twConstHead><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.028</twSlack><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/w_pipe/s_ready_i</twSrc><twDest BELType="FF">system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst</twDest><twTotPathDel>9.858</twTotPathDel><twClkSkew dest = "1.388" src = "1.467">0.079</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/w_pipe/s_ready_i</twSrc><twDest BELType='FF'>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X52Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X52Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/w_pipe/s_ready_i</twComp><twBEL>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/w_pipe/s_ready_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y52.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/w_pipe/s_ready_i</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y52.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>system_i/axi_HP0/N153</twComp><twBEL>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>system_i/axi_HP0/N152</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/N153</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/cmd_ready_i11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y46.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>system_i/axi_HP0/N200</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y46.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last</twComp><twBEL>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1_1</twBEL><twBEL>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y79.D2</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">2.619</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y79.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[9]</twComp><twBEL>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;10&gt;131</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y97.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.745</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;10&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y97.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[8]</twComp><twBEL>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;8&gt;11</twBEL><twBEL>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst</twBEL></twPathDel><twLogDel>2.210</twLogDel><twRouteDel>7.648</twRouteDel><twTotDel>9.858</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.060</twSlack><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_2</twDest><twTotPathDel>9.480</twTotPathDel><twClkSkew dest = "1.386" src = "1.811">0.425</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_2</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X100Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X100Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>system_i/axi_HP0_M_RREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>system_i/axi_bram_ctrl_1/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y73.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.566</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[3]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_ld211</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y75.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/RdChnl_BRAM_Addr_Ld[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[29]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT110</twBEL><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_2</twBEL></twPathDel><twLogDel>1.787</twLogDel><twRouteDel>7.693</twRouteDel><twTotDel>9.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.064</twSlack><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_2</twDest><twTotPathDel>9.479</twTotPathDel><twClkSkew dest = "1.386" src = "1.808">0.422</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_2</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X100Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X100Y122.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>system_i/axi_HP0_M_RREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>system_i/axi_bram_ctrl_1/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y73.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.566</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[3]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_ld211</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y75.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/RdChnl_BRAM_Addr_Ld[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[29]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT110</twBEL><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_2</twBEL></twPathDel><twLogDel>1.924</twLogDel><twRouteDel>7.555</twRouteDel><twTotDel>9.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.095</twSlack><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_9</twDest><twTotPathDel>9.452</twTotPathDel><twClkSkew dest = "1.393" src = "1.811">0.418</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_9</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X100Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X100Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>system_i/axi_HP0_M_RREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>system_i/axi_bram_ctrl_1/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y78.B4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.378</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y81.D1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.331</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[22]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT284</twBEL><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_9</twBEL></twPathDel><twLogDel>1.789</twLogDel><twRouteDel>7.663</twRouteDel><twTotDel>9.452</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.099</twSlack><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_9</twDest><twTotPathDel>9.451</twTotPathDel><twClkSkew dest = "1.393" src = "1.808">0.415</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_9</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X100Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X100Y122.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>system_i/axi_HP0_M_RREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>system_i/axi_bram_ctrl_1/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y78.B4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.378</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y81.D1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.331</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[22]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT284</twBEL><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_9</twBEL></twPathDel><twLogDel>1.926</twLogDel><twRouteDel>7.525</twRouteDel><twTotDel>9.451</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.101</twSlack><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_4</twDest><twTotPathDel>9.445</twTotPathDel><twClkSkew dest = "1.392" src = "1.811">0.419</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_4</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X100Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X100Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>system_i/axi_HP0_M_RREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>system_i/axi_bram_ctrl_1/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y74.A2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.729</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[5]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_ld251</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y80.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/RdChnl_BRAM_Addr_Ld[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y80.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[27]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT23</twBEL><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_4</twBEL></twPathDel><twLogDel>1.789</twLogDel><twRouteDel>7.656</twRouteDel><twTotDel>9.445</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.105</twSlack><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_4</twDest><twTotPathDel>9.444</twTotPathDel><twClkSkew dest = "1.392" src = "1.808">0.416</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_4</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X100Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X100Y122.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>system_i/axi_HP0_M_RREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>system_i/axi_bram_ctrl_1/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y74.A2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.729</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[5]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_ld251</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y80.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/RdChnl_BRAM_Addr_Ld[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y80.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[27]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT23</twBEL><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_4</twBEL></twPathDel><twLogDel>1.926</twLogDel><twRouteDel>7.518</twRouteDel><twTotDel>9.444</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.110</twSlack><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_1</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_2</twDest><twTotPathDel>9.430</twTotPathDel><twClkSkew dest = "1.386" src = "1.811">0.425</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_1</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X99Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X99Y121.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1[2]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y121.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I11</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Mmux_current_word21</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y121.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>system_i/axi_HP0_M_RREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>system_i/axi_bram_ctrl_1/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y73.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.566</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[3]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_ld211</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y75.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/RdChnl_BRAM_Addr_Ld[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[29]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT110</twBEL><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_2</twBEL></twPathDel><twLogDel>1.601</twLogDel><twRouteDel>7.829</twRouteDel><twTotDel>9.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.116</twSlack><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_11</twDest><twTotPathDel>9.430</twTotPathDel><twClkSkew dest = "1.392" src = "1.811">0.419</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_11</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X100Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X100Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>system_i/axi_HP0_M_RREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>system_i/axi_bram_ctrl_1/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y95.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y79.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.242</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[20]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y79.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>system_i/axi_bram_ctrl_1/N8</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[20]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT30</twBEL><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_11</twBEL></twPathDel><twLogDel>1.913</twLogDel><twRouteDel>7.517</twRouteDel><twTotDel>9.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.118</twSlack><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType="FF">system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst</twDest><twTotPathDel>9.792</twTotPathDel><twClkSkew dest = "0.818" src = "0.873">0.055</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType='FF'>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/empty</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y52.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.193</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/empty</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/N153</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/cmd_ready_i11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y46.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>system_i/axi_HP0/N200</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y46.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last</twComp><twBEL>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1_1</twBEL><twBEL>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y79.D2</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">2.619</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y79.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[9]</twComp><twBEL>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;10&gt;131</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y97.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.745</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;10&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y97.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[8]</twComp><twBEL>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;8&gt;11</twBEL><twBEL>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>7.843</twRouteDel><twTotDel>9.792</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.120</twSlack><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_11</twDest><twTotPathDel>9.429</twTotPathDel><twClkSkew dest = "1.392" src = "1.808">0.416</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_11</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X100Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X100Y122.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>system_i/axi_HP0_M_RREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>system_i/axi_bram_ctrl_1/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y95.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y79.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.242</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[20]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y79.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>system_i/axi_bram_ctrl_1/N8</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[20]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT30</twBEL><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_11</twBEL></twPathDel><twLogDel>2.050</twLogDel><twRouteDel>7.379</twRouteDel><twTotDel>9.429</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.145</twSlack><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_1</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_9</twDest><twTotPathDel>9.402</twTotPathDel><twClkSkew dest = "1.393" src = "1.811">0.418</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_1</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_9</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X99Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X99Y121.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1[2]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y121.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I11</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Mmux_current_word21</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y121.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>system_i/axi_HP0_M_RREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>system_i/axi_bram_ctrl_1/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y78.B4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.378</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y81.D1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.331</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[22]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT284</twBEL><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_9</twBEL></twPathDel><twLogDel>1.603</twLogDel><twRouteDel>7.799</twRouteDel><twTotDel>9.402</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.149</twSlack><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_23</twDest><twTotPathDel>9.397</twTotPathDel><twClkSkew dest = "1.392" src = "1.811">0.419</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_23</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X100Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X100Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>system_i/axi_HP0_M_RREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>system_i/axi_bram_ctrl_1/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y73.B6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[12]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y69.A1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.242</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[11]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT141</twBEL><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_23</twBEL></twPathDel><twLogDel>1.839</twLogDel><twRouteDel>7.558</twRouteDel><twTotDel>9.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.149</twSlack><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_22</twDest><twTotPathDel>9.397</twTotPathDel><twClkSkew dest = "1.392" src = "1.811">0.419</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_22</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X100Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X100Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>system_i/axi_HP0_M_RREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>system_i/axi_bram_ctrl_1/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y73.B6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[12]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.244</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[11]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT131</twBEL><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_22</twBEL></twPathDel><twLogDel>1.837</twLogDel><twRouteDel>7.560</twRouteDel><twTotDel>9.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.150</twSlack><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_2</twDest><twTotPathDel>9.393</twTotPathDel><twClkSkew dest = "1.386" src = "1.808">0.422</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X101Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X101Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[2]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y121.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_fix</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I11</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Mmux_current_word21</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y121.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>system_i/axi_HP0_M_RREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>system_i/axi_bram_ctrl_1/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y73.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.566</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[3]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_ld211</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y75.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/RdChnl_BRAM_Addr_Ld[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[29]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT110</twBEL><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_2</twBEL></twPathDel><twLogDel>1.601</twLogDel><twRouteDel>7.792</twRouteDel><twTotDel>9.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.151</twSlack><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_1</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_4</twDest><twTotPathDel>9.395</twTotPathDel><twClkSkew dest = "1.392" src = "1.811">0.419</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_1</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_4</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X99Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X99Y121.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1[2]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y121.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I11</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Mmux_current_word21</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y121.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>system_i/axi_HP0_M_RREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>system_i/axi_bram_ctrl_1/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y74.A2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.729</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[5]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_ld251</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y80.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/RdChnl_BRAM_Addr_Ld[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y80.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[27]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT23</twBEL><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_4</twBEL></twPathDel><twLogDel>1.603</twLogDel><twRouteDel>7.792</twRouteDel><twTotDel>9.395</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.153</twSlack><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_23</twDest><twTotPathDel>9.396</twTotPathDel><twClkSkew dest = "1.392" src = "1.808">0.416</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_23</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X100Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X100Y122.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>system_i/axi_HP0_M_RREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>system_i/axi_bram_ctrl_1/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y73.B6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[12]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y69.A1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.242</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[11]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT141</twBEL><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_23</twBEL></twPathDel><twLogDel>1.976</twLogDel><twRouteDel>7.420</twRouteDel><twTotDel>9.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.153</twSlack><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_22</twDest><twTotPathDel>9.396</twTotPathDel><twClkSkew dest = "1.392" src = "1.808">0.416</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_22</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X100Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X100Y122.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>system_i/axi_HP0_M_RREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>system_i/axi_bram_ctrl_1/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y73.B6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[12]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.244</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[11]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT131</twBEL><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_22</twBEL></twPathDel><twLogDel>1.974</twLogDel><twRouteDel>7.422</twRouteDel><twTotDel>9.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.156</twSlack><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/first_word</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_2</twDest><twTotPathDel>9.388</twTotPathDel><twClkSkew dest = "1.386" src = "1.807">0.421</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/first_word</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X103Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X103Y126.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/first_word</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/first_word</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y122.A5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/first_word</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[2]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Mmux_current_word31</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y121.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.046</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y121.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I11</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I111</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y119.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I11</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y119.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I2</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.B5</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I2</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>system_i/axi_HP0_M_RREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>system_i/axi_bram_ctrl_1/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y73.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.566</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[3]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_ld211</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y75.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/RdChnl_BRAM_Addr_Ld[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[29]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT110</twBEL><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_2</twBEL></twPathDel><twLogDel>1.570</twLogDel><twRouteDel>7.818</twRouteDel><twTotDel>9.388</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.166</twSlack><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_1</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_11</twDest><twTotPathDel>9.380</twTotPathDel><twClkSkew dest = "1.392" src = "1.811">0.419</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_1</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_11</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X99Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X99Y121.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1[2]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y121.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I11</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Mmux_current_word21</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y121.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>system_i/axi_HP0_M_RREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>system_i/axi_bram_ctrl_1/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y95.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y79.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.242</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[20]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y79.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>system_i/axi_bram_ctrl_1/N8</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[20]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT30</twBEL><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_11</twBEL></twPathDel><twLogDel>1.727</twLogDel><twRouteDel>7.653</twRouteDel><twTotDel>9.380</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.167</twSlack><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_16</twDest><twTotPathDel>9.382</twTotPathDel><twClkSkew dest = "1.395" src = "1.811">0.416</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_16</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X100Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X100Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>system_i/axi_HP0_M_RREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>system_i/axi_bram_ctrl_1/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y73.B6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[12]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y67.A2</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.227</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[15]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT61</twBEL><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_16</twBEL></twPathDel><twLogDel>1.839</twLogDel><twRouteDel>7.543</twRouteDel><twTotDel>9.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.171</twSlack><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_16</twDest><twTotPathDel>9.381</twTotPathDel><twClkSkew dest = "1.395" src = "1.808">0.413</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_16</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X100Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X100Y122.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>system_i/axi_HP0_M_RREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>system_i/axi_bram_ctrl_1/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y73.B6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[12]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y67.A2</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.227</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[15]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT61</twBEL><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_16</twBEL></twPathDel><twLogDel>1.976</twLogDel><twRouteDel>7.405</twRouteDel><twTotDel>9.381</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.172</twSlack><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/w_pipe/s_ready_i</twSrc><twDest BELType="FF">system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst</twDest><twTotPathDel>9.714</twTotPathDel><twClkSkew dest = "1.388" src = "1.467">0.079</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/w_pipe/s_ready_i</twSrc><twDest BELType='FF'>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X52Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X52Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/w_pipe/s_ready_i</twComp><twBEL>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/w_pipe/s_ready_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y52.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/w_pipe/s_ready_i</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y52.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>system_i/axi_HP0/N153</twComp><twBEL>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>system_i/axi_HP0/N152</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/N153</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/cmd_ready_i11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y46.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>system_i/axi_HP0/N200</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y46.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last</twComp><twBEL>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1_1</twBEL><twBEL>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y96.D4</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">2.925</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y96.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[7]</twComp><twBEL>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;0&gt;141</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y98.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.350</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;0&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y98.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[3]</twComp><twBEL>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;3&gt;11</twBEL><twBEL>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst</twBEL></twPathDel><twLogDel>2.155</twLogDel><twRouteDel>7.559</twRouteDel><twTotDel>9.714</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.174</twSlack><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_8</twDest><twTotPathDel>9.372</twTotPathDel><twClkSkew dest = "1.392" src = "1.811">0.419</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_8</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X100Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X100Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>system_i/axi_HP0_M_RREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>system_i/axi_bram_ctrl_1/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y95.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y79.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[24]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT27_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y79.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/axi_bram_ctrl_1/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[24]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT27</twBEL><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_8</twBEL></twPathDel><twLogDel>1.963</twLogDel><twRouteDel>7.409</twRouteDel><twTotDel>9.372</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.178</twSlack><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_8</twDest><twTotPathDel>9.371</twTotPathDel><twClkSkew dest = "1.392" src = "1.808">0.416</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_8</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X100Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X100Y122.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>system_i/axi_HP0_M_RREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>system_i/axi_bram_ctrl_1/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y95.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y79.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[24]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT27_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y79.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/axi_bram_ctrl_1/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[24]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT27</twBEL><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_8</twBEL></twPathDel><twLogDel>2.100</twLogDel><twRouteDel>7.271</twRouteDel><twTotDel>9.371</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.179</twSlack><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_12</twDest><twTotPathDel>9.364</twTotPathDel><twClkSkew dest = "1.389" src = "1.811">0.422</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_12</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X100Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X100Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>system_i/axi_HP0_M_RREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>system_i/axi_bram_ctrl_1/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y73.B6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[12]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y77.A2</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[13]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT210</twBEL><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_12</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>7.573</twRouteDel><twTotDel>9.364</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.179</twSlack><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_decerr_slave.decerr_slave_inst/s_axi_wready_i</twSrc><twDest BELType="FF">system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst</twDest><twTotPathDel>9.775</twTotPathDel><twClkSkew dest = "0.818" src = "0.829">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_decerr_slave.decerr_slave_inst/s_axi_wready_i</twSrc><twDest BELType='FF'>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X45Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X45Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_decerr_slave.decerr_slave_inst/s_axi_wready_i</twComp><twBEL>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_decerr_slave.decerr_slave_inst/s_axi_wready_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y52.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.579</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_decerr_slave.decerr_slave_inst/s_axi_wready_i</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y52.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>system_i/axi_HP0/N153</twComp><twBEL>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>system_i/axi_HP0/N152</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/N153</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/cmd_ready_i11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y46.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>system_i/axi_HP0/N200</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y46.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last</twComp><twBEL>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1_1</twBEL><twBEL>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y79.D2</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">2.619</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y79.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[9]</twComp><twBEL>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;10&gt;131</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y97.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.745</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;10&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y97.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[8]</twComp><twBEL>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;8&gt;11</twBEL><twBEL>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst</twBEL></twPathDel><twLogDel>2.244</twLogDel><twRouteDel>7.531</twRouteDel><twTotDel>9.775</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.183</twSlack><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_12</twDest><twTotPathDel>9.363</twTotPathDel><twClkSkew dest = "1.389" src = "1.808">0.419</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_12</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X100Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X100Y122.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>system_i/axi_HP0_M_RREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>system_i/axi_bram_ctrl_1/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y73.B6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[12]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y77.A2</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[13]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT210</twBEL><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_12</twBEL></twPathDel><twLogDel>1.928</twLogDel><twRouteDel>7.435</twRouteDel><twTotDel>9.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.185</twSlack><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25</twSrc><twDest BELType="FF">system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_9</twDest><twTotPathDel>9.365</twTotPathDel><twClkSkew dest = "1.393" src = "1.808">0.415</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25</twSrc><twDest BELType='FF'>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_9</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X101Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X101Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[2]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y121.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_fix</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I11</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Mmux_current_word21</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y121.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y120.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>system_i/axi_HP0_M_RREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>system_i/axi_bram_ctrl_1/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y78.B4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.378</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y81.D1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.331</twDelInfo><twComp>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[22]</twComp><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT284</twBEL><twBEL>system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_9</twBEL></twPathDel><twLogDel>1.603</twLogDel><twRouteDel>7.762</twRouteDel><twTotDel>9.365</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.191</twSlack><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/w_pipe/s_ready_i</twSrc><twDest BELType="FF">system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst</twDest><twTotPathDel>9.695</twTotPathDel><twClkSkew dest = "1.388" src = "1.467">0.079</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/w_pipe/s_ready_i</twSrc><twDest BELType='FF'>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X52Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X52Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/w_pipe/s_ready_i</twComp><twBEL>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/w_pipe/s_ready_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y52.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/w_pipe/s_ready_i</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y52.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>system_i/axi_HP0/N153</twComp><twBEL>system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>system_i/axi_HP0/N152</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi_HP0/N153</twComp><twBEL>system_i/axi_HP0/axi_HP0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/cmd_ready_i11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y46.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>system_i/axi_HP0/N200</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y46.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last</twComp><twBEL>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1_1</twBEL><twBEL>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y96.D4</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">2.925</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y96.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[7]</twComp><twBEL>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;0&gt;141</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y98.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.331</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;0&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y98.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[3]</twComp><twBEL>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb&lt;2&gt;11</twBEL><twBEL>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst</twBEL></twPathDel><twLogDel>2.155</twLogDel><twRouteDel>7.540</twRouteDel><twTotDel>9.695</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="159"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="160" type="MINPERIOD" name="Trper_CLKA" slack="7.056" period="10.000" constraintValue="10.000" deviceLimit="2.944" freqLimit="339.674" physResource="system_i/axi_cdma_0/axi_cdma_0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="system_i/axi_cdma_0/axi_cdma_0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X3Y19.CLKARDCLKL" clockNet="system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="161" type="MINPERIOD" name="Trper_CLKA" slack="7.056" period="10.000" constraintValue="10.000" deviceLimit="2.944" freqLimit="339.674" physResource="system_i/axi_cdma_0/axi_cdma_0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU" logResource="system_i/axi_cdma_0/axi_cdma_0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X3Y19.CLKARDCLKU" clockNet="system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="162" type="MINPERIOD" name="Trper_CLKB" slack="7.056" period="10.000" constraintValue="10.000" deviceLimit="2.944" freqLimit="339.674" physResource="system_i/axi_cdma_0/axi_cdma_0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="system_i/axi_cdma_0/axi_cdma_0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X3Y19.CLKBWRCLKL" clockNet="system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="163" type="MINPERIOD" name="Trper_CLKB" slack="7.056" period="10.000" constraintValue="10.000" deviceLimit="2.944" freqLimit="339.674" physResource="system_i/axi_cdma_0/axi_cdma_0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU" logResource="system_i/axi_cdma_0/axi_cdma_0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X3Y19.CLKBWRCLKU" clockNet="system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="164" type="MINPERIOD" name="Trper_CLKB" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKL" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKL" locationPin="RAMB36_X2Y13.CLKBWRCLKL" clockNet="system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="165" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKU" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKU" locationPin="RAMB36_X2Y13.CLKBWRCLKU" clockNet="system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="166" type="MINPERIOD" name="Trper_CLKB" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKL" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKL" locationPin="RAMB36_X2Y14.CLKBWRCLKL" clockNet="system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="167" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKU" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKU" locationPin="RAMB36_X2Y14.CLKBWRCLKU" clockNet="system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="168" type="MINPERIOD" name="Trper_CLKB" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_2/CLKBWRCLKL" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_2/CLKBWRCLKL" locationPin="RAMB36_X2Y21.CLKBWRCLKL" clockNet="system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="169" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_2/CLKBWRCLKU" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_2/CLKBWRCLKU" locationPin="RAMB36_X2Y21.CLKBWRCLKU" clockNet="system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="170" type="MINPERIOD" name="Trper_CLKB" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_3/CLKBWRCLKL" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_3/CLKBWRCLKL" locationPin="RAMB36_X2Y22.CLKBWRCLKL" clockNet="system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="171" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_3/CLKBWRCLKU" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_3/CLKBWRCLKU" locationPin="RAMB36_X2Y22.CLKBWRCLKU" clockNet="system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="172" type="MINPERIOD" name="Trper_CLKB" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_4/CLKBWRCLKL" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_4/CLKBWRCLKL" locationPin="RAMB36_X3Y21.CLKBWRCLKL" clockNet="system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="173" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_4/CLKBWRCLKU" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_4/CLKBWRCLKU" locationPin="RAMB36_X3Y21.CLKBWRCLKU" clockNet="system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="174" type="MINPERIOD" name="Trper_CLKB" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_5/CLKBWRCLKL" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_5/CLKBWRCLKL" locationPin="RAMB36_X3Y20.CLKBWRCLKL" clockNet="system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="175" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_5/CLKBWRCLKU" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_5/CLKBWRCLKU" locationPin="RAMB36_X3Y20.CLKBWRCLKU" clockNet="system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="176" type="MINPERIOD" name="Trper_CLKB" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_6/CLKBWRCLKL" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_6/CLKBWRCLKL" locationPin="RAMB36_X2Y17.CLKBWRCLKL" clockNet="system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="177" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_6/CLKBWRCLKU" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_6/CLKBWRCLKU" locationPin="RAMB36_X2Y17.CLKBWRCLKU" clockNet="system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="178" type="MINPERIOD" name="Trper_CLKB" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_7/CLKBWRCLKL" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_7/CLKBWRCLKL" locationPin="RAMB36_X2Y16.CLKBWRCLKL" clockNet="system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="179" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_7/CLKBWRCLKU" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_7/CLKBWRCLKU" locationPin="RAMB36_X2Y16.CLKBWRCLKU" clockNet="system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="180" type="MINPERIOD" name="Trper_CLKB" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_8/CLKBWRCLKL" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_8/CLKBWRCLKL" locationPin="RAMB36_X3Y18.CLKBWRCLKL" clockNet="system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="181" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_8/CLKBWRCLKU" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_8/CLKBWRCLKU" locationPin="RAMB36_X3Y18.CLKBWRCLKU" clockNet="system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="182" type="MINPERIOD" name="Trper_CLKB" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_9/CLKBWRCLKL" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_9/CLKBWRCLKL" locationPin="RAMB36_X2Y18.CLKBWRCLKL" clockNet="system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="183" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_9/CLKBWRCLKU" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_9/CLKBWRCLKU" locationPin="RAMB36_X2Y18.CLKBWRCLKU" clockNet="system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="184" type="MINPERIOD" name="Trper_CLKB" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_10/CLKBWRCLKL" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_10/CLKBWRCLKL" locationPin="RAMB36_X2Y19.CLKBWRCLKL" clockNet="system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="185" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_10/CLKBWRCLKU" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_10/CLKBWRCLKU" locationPin="RAMB36_X2Y19.CLKBWRCLKU" clockNet="system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="186" type="MINPERIOD" name="Trper_CLKB" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_11/CLKBWRCLKL" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_11/CLKBWRCLKL" locationPin="RAMB36_X2Y20.CLKBWRCLKL" clockNet="system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="187" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_11/CLKBWRCLKU" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_11/CLKBWRCLKU" locationPin="RAMB36_X2Y20.CLKBWRCLKU" clockNet="system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="188" type="MINPERIOD" name="Trper_CLKB" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_12/CLKBWRCLKL" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_12/CLKBWRCLKL" locationPin="RAMB36_X2Y23.CLKBWRCLKL" clockNet="system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="189" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_12/CLKBWRCLKU" logResource="system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_12/CLKBWRCLKU" locationPin="RAMB36_X2Y23.CLKBWRCLKU" clockNet="system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk"/></twPinLimitRpt></twConst><twConst anchorID="190" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_GP0_reset_resync_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="191"><twUnconstPath anchorID="192" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.092</twTotDel><twSrc BELType="FF">system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.976</twDel><twSUTime>0.081</twSUTime><twTotPathDel>1.057</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X23Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y21.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.537</twLogDel><twRouteDel>0.520</twRouteDel><twTotDel>1.057</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="193"><twUnconstPath anchorID="194" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.071</twTotDel><twSrc BELType="FF">system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.975</twDel><twSUTime>0.061</twSUTime><twTotPathDel>1.036</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X23Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y21.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y21.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>0.519</twRouteDel><twTotDel>1.036</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>49.9</twPctLog><twPctRoute>50.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="195" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_GP1_reset_resync_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="196"><twUnconstPath anchorID="197" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.096</twTotDel><twSrc BELType="FF">system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.980</twDel><twSUTime>0.081</twSUTime><twTotPathDel>1.061</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X40Y148.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y148.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y148.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.537</twLogDel><twRouteDel>0.524</twRouteDel><twTotDel>1.061</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="198"><twUnconstPath anchorID="199" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.028</twTotDel><twSrc BELType="FF">system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.932</twDel><twSUTime>0.061</twSUTime><twTotPathDel>0.993</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X40Y148.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y148.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y148.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>0.476</twRouteDel><twTotDel>0.993</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="200" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_HP0_reset_resync_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="201"><twUnconstPath anchorID="202" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.055</twTotDel><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.939</twDel><twSUTime>0.081</twSUTime><twTotPathDel>1.020</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y70.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y70.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.537</twLogDel><twRouteDel>0.483</twRouteDel><twTotDel>1.020</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>52.6</twPctLog><twPctRoute>47.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="203"><twUnconstPath anchorID="204" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.033</twTotDel><twSrc BELType="FF">system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.937</twDel><twSUTime>0.061</twSUTime><twTotPathDel>0.998</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y70.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y70.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>0.481</twRouteDel><twTotDel>0.998</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>51.8</twPctLog><twPctRoute>48.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twUnmetConstCnt anchorID="205">0</twUnmetConstCnt><twDataSheet anchorID="206" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="207"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>405776</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>26031</twConnCnt></twConstCov><twStats anchorID="208"><twMinPer>9.972</twMinPer><twFootnote number="1" /><twMaxFreq>100.281</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed May 22 00:16:35 2013 </twTimestamp></twFoot><twClientInfo anchorID="209"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 474 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
