16:	Lui {rd = T0, k = 4}  	@_start ;;
0 0 0 0 ;;
20:	Addi {rd = T0, rs1 = T0, k = 4} ;;
4 0 0 0 ;;
24:	Lw {rd = T1, offsetRs1 = MemRef {mrOffset = 0, mrReg = T0}} ;;
4 2 0 0 ;;
28:	Lui {rd = T0, k = 0} ;;
0 2 0 0 ;;
32:	Addi {rd = T0, rs1 = T0, k = 0} ;;
0 2 0 0 ;;
36:	Lw {rd = T2, offsetRs1 = MemRef {mrOffset = 0, mrReg = T0}} ;;
0 2 0 0 ;;
40:	Lui {rd = T3, k = 8} ;;
0 2 0 0 ;;
44:	Addi {rd = T3, rs1 = T3, k = 8} ;;
0 2 0 8 ;;
48:	Lw {rd = T4, offsetRs1 = MemRef {mrOffset = 0, mrReg = T3}} ;;
0 2 0 8 ;;
52:	Lui {rd = T6, k = 12} ;;
0 2 0 8 ;;
56:	Addi {rd = T6, rs1 = T6, k = 12} ;;
0 2 0 8 ;;
60:	Lw {rd = T5, offsetRs1 = MemRef {mrOffset = 0, mrReg = T6}} ;;
0 2 0 8 ;;
64:	Add {rd = T2, rs1 = T2, rs2 = T1}  	@count ;;
0 2 2 8 ;;
68:	Sw {rs2 = T2, offsetRs1 = MemRef {mrOffset = 0, mrReg = T0}} ;;
0 2 2 8 ;;
72:	Sw {rs2 = T2, offsetRs1 = MemRef {mrOffset = 0, mrReg = T4}} ;;
0 2 2 8 ;;
76:	Bgt {rs1 = T2, rs2 = T5, k = 8} ;;
0 2 2 8 ;;
80:	J {k = -16} ;;
0 2 2 8 ;;
64:	Add {rd = T2, rs1 = T2, rs2 = T1}  	@count ;;
0 2 4 8 ;;
68:	Sw {rs2 = T2, offsetRs1 = MemRef {mrOffset = 0, mrReg = T0}} ;;
0 2 4 8 ;;
72:	Sw {rs2 = T2, offsetRs1 = MemRef {mrOffset = 0, mrReg = T4}} ;;
0 2 4 8 ;;
76:	Bgt {rs1 = T2, rs2 = T5, k = 8} ;;
0 2 4 8 ;;
80:	J {k = -16} ;;
0 2 4 8 ;;
64:	Add {rd = T2, rs1 = T2, rs2 = T1}  	@count ;;
0 2 6 8 ;;
68:	Sw {rs2 = T2, offsetRs1 = MemRef {mrOffset = 0, mrReg = T0}} ;;
0 2 6 8 ;;
72:	Sw {rs2 = T2, offsetRs1 = MemRef {mrOffset = 0, mrReg = T4}} ;;
0 2 6 8 ;;
76:	Bgt {rs1 = T2, rs2 = T5, k = 8} ;;
0 2 6 8 ;;
80:	J {k = -16} ;;
0 2 6 8 ;;
64:	Add {rd = T2, rs1 = T2, rs2 = T1}  	@count ;;
0 2 8 8 ;;
68:	Sw {rs2 = T2, offsetRs1 = MemRef {mrOffset = 0, mrReg = T0}} ;;
0 2 8 8 ;;
72:	Sw {rs2 = T2, offsetRs1 = MemRef {mrOffset = 0, mrReg = T4}} ;;
0 2 8 8 ;;
76:	Bgt {rs1 = T2, rs2 = T5, k = 8} ;;
0 2 8 8 ;;
80:	J {k = -16} ;;
0 2 8 8 ;;
64:	Add {rd = T2, rs1 = T2, rs2 = T1}  	@count ;;
0 2 10 8 ;;
68:	Sw {rs2 = T2, offsetRs1 = MemRef {mrOffset = 0, mrReg = T0}} ;;
0 2 10 8 ;;
72:	Sw {rs2 = T2, offsetRs1 = MemRef {mrOffset = 0, mrReg = T4}} ;;
0 2 10 8 ;;
76:	Bgt {rs1 = T2, rs2 = T5, k = 8} ;;
0 2 10 8 ;;
80:	J {k = -16} ;;
0 2 10 8 ;;
64:	Add {rd = T2, rs1 = T2, rs2 = T1}  	@count ;;
0 2 12 8 ;;
68:	Sw {rs2 = T2, offsetRs1 = MemRef {mrOffset = 0, mrReg = T0}} ;;
0 2 12 8 ;;
72:	Sw {rs2 = T2, offsetRs1 = MemRef {mrOffset = 0, mrReg = T4}} ;;
0 2 12 8 ;;
76:	Bgt {rs1 = T2, rs2 = T5, k = 8} ;;
0 2 12 8 ;;
80:	J {k = -16} ;;
0 2 12 8 ;;
64:	Add {rd = T2, rs1 = T2, rs2 = T1}  	@count ;;
0 2 14 8 ;;
68:	Sw {rs2 = T2, offsetRs1 = MemRef {mrOffset = 0, mrReg = T0}} ;;
0 2 14 8 ;;
72:	Sw {rs2 = T2, offsetRs1 = MemRef {mrOffset = 0, mrReg = T4}} ;;
0 2 14 8 ;;
76:	Bgt {rs1 = T2, rs2 = T5, k = 8} ;;
0 2 14 8 ;;
80:	J {k = -16} ;;
0 2 14 8 ;;
64:	Add {rd = T2, rs1 = T2, rs2 = T1}  	@count ;;
0 2 16 8 ;;
68:	Sw {rs2 = T2, offsetRs1 = MemRef {mrOffset = 0, mrReg = T0}} ;;
0 2 16 8 ;;
72:	Sw {rs2 = T2, offsetRs1 = MemRef {mrOffset = 0, mrReg = T4}} ;;
0 2 16 8 ;;
76:	Bgt {rs1 = T2, rs2 = T5, k = 8} ;;
0 2 16 8 ;;
80:	J {k = -16} ;;
0 2 16 8 ;;
64:	Add {rd = T2, rs1 = T2, rs2 = T1}  	@count ;;
0 2 18 8 ;;
68:	Sw {rs2 = T2, offsetRs1 = MemRef {mrOffset = 0, mrReg = T0}} ;;
0 2 18 8 ;;
72:	Sw {rs2 = T2, offsetRs1 = MemRef {mrOffset = 0, mrReg = T4}} ;;
0 2 18 8 ;;
76:	Bgt {rs1 = T2, rs2 = T5, k = 8} ;;
0 2 18 8 ;;
80:	J {k = -16} ;;
0 2 18 8 ;;
64:	Add {rd = T2, rs1 = T2, rs2 = T1}  	@count ;;
0 2 20 8 ;;
68:	Sw {rs2 = T2, offsetRs1 = MemRef {mrOffset = 0, mrReg = T0}} ;;
0 2 20 8 ;;
72:	Sw {rs2 = T2, offsetRs1 = MemRef {mrOffset = 0, mrReg = T4}} ;;
0 2 20 8 ;;
76:	Bgt {rs1 = T2, rs2 = T5, k = 8} ;;
0 2 20 8 ;;
80:	J {k = -16} ;;
0 2 20 8 ;;
64:	Add {rd = T2, rs1 = T2, rs2 = T1}  	@count ;;
0 2 22 8 ;;
68:	Sw {rs2 = T2, offsetRs1 = MemRef {mrOffset = 0, mrReg = T0}} ;;
0 2 22 8 ;;
72:	Sw {rs2 = T2, offsetRs1 = MemRef {mrOffset = 0, mrReg = T4}} ;;
0 2 22 8 ;;
76:	Bgt {rs1 = T2, rs2 = T5, k = 8} ;;
0 2 22 8 ;;
84:	Halt  	@end ;;
0 2 22 8
---
mem[4..7]: 	02 00 00 00
[] >>> [2,4,6,8,10,12,14,16,18,20,22]
"" >>> "\STX\EOT\ACK\b\n\f\SO\DLE\DC2\DC4\SYN"
