# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# AND.v  MUX.v  OR.v  qverilog.log  transcript  work  
vlog MUX.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:24:48 on Sep 04,2025
# vlog -reportprogress 300 MUX.v "+acc" 
# -- Compiling module AND
# -- Compiling module AND_tb
# -- Compiling module OR
# ** Warning: ** while parsing file included at MUX.v(2)
# ** at OR.v(10): (vlog-2275) 'AND_tb' already exists and will be overwritten.
# -- Compiling module AND_tb
# -- Compiling module MUX
# ** Error: MUX.v(19): (vlog-13282) 'A1' already declared in this scope.
# ** Error: MUX.v(24): (vlog-13282) 'A1' already declared in this scope.
# ** Error: MUX.v(29): (vlog-13282) 'A1' already declared in this scope.
# ** Error: MUX.v(35): (vlog-13282) 'A1' already declared in this scope.
# -- Compiling module MUX_tb
# End time: 17:24:48 on Sep 04,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# C:/questasim64_10.7c/win64/vlog failed.
vlog MUX.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:25:20 on Sep 04,2025
# vlog -reportprogress 300 MUX.v "+acc" 
# -- Compiling module AND
# -- Compiling module AND_tb
# -- Compiling module OR
# ** Warning: ** while parsing file included at MUX.v(2)
# ** at OR.v(10): (vlog-2275) 'AND_tb' already exists and will be overwritten.
# -- Compiling module AND_tb
# -- Compiling module MUX
# -- Compiling module MUX_tb
# 
# Top level modules:
# 	AND_tb
# 	MUX_tb
# End time: 17:25:20 on Sep 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim MUX_tb
# vsim MUX_tb 
# Start time: 17:25:29 on Sep 04,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.MUX_tb(fast)
# Loading work.MUX(fast)
# Loading work.AND(fast)
# Loading work.OR(fast)
add wave *
run -all
# i=0100 s=01 y=0 Time=                   0
vlog MUX.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:26:21 on Sep 04,2025
# vlog -reportprogress 300 MUX.v "+acc" 
# -- Compiling module AND
# -- Compiling module AND_tb
# -- Compiling module OR
# ** Warning: ** while parsing file included at MUX.v(2)
# ** at OR.v(10): (vlog-2275) 'AND_tb' already exists and will be overwritten.
# -- Compiling module AND_tb
# -- Compiling module MUX
# -- Compiling module MUX_tb
# 
# Top level modules:
# 	AND_tb
# 	MUX_tb
# End time: 17:26:21 on Sep 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim MUX_tb
# End time: 17:26:28 on Sep 04,2025, Elapsed time: 0:00:59
# Errors: 0, Warnings: 1
# vsim MUX_tb 
# Start time: 17:26:28 on Sep 04,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.MUX_tb(fast)
# Loading work.MUX(fast)
# Loading work.AND(fast)
# Loading work.OR(fast)
add wave *
run -all
# i=0100 s=01 y=0 Time=                   0
# i=1001 s=11 y=1 Time=                  10
# i=1101 s=01 y=0 Time=                  20
# i=0101 s=10 y=1 Time=                  30
# i=0001 s=01 y=0 Time=                  40
# i=0110 s=01 y=1 Time=                  50
# i=1101 s=00 y=1 Time=                  60
# i=1001 s=10 y=0 Time=                  70
# i=0101 s=10 y=1 Time=                  80
# i=0101 s=11 y=0 Time=                  90
quit -sim
# End time: 17:27:34 on Sep 04,2025, Elapsed time: 0:01:06
# Errors: 0, Warnings: 0
