{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 16:51:18 2019 " "Info: Processing started: Wed Dec 11 16:51:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "UC:blockUC\|tX\[1\] " "Warning: Node \"UC:blockUC\|tX\[1\]\" is a latch" {  } { { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/UC.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "UC:blockUC\|tX\[0\] " "Warning: Node \"UC:blockUC\|tX\[0\]\" is a latch" {  } { { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/UC.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Memory:blockMemory\|value\[1\] " "Warning: Node \"Memory:blockMemory\|value\[1\]\" is a latch" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/Memory.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Memory:blockMemory\|func\[1\] " "Warning: Node \"Memory:blockMemory\|func\[1\]\" is a latch" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/Memory.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Memory:blockMemory\|func\[0\] " "Warning: Node \"Memory:blockMemory\|func\[0\]\" is a latch" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/Memory.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Memory:blockMemory\|func\[2\] " "Warning: Node \"Memory:blockMemory\|func\[2\]\" is a latch" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/Memory.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Memory:blockMemory\|value\[2\] " "Warning: Node \"Memory:blockMemory\|value\[2\]\" is a latch" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/Memory.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "UC:blockUC\|tY\[0\] " "Warning: Node \"UC:blockUC\|tY\[0\]\" is a latch" {  } { { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/UC.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "UC:blockUC\|tULA " "Warning: Node \"UC:blockUC\|tULA\" is a latch" {  } { { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/UC.v" 1 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "UC:blockUC\|tY\[1\] " "Warning: Node \"UC:blockUC\|tY\[1\]\" is a latch" {  } { { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/UC.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "UC:blockUC\|tZ\[0\] " "Warning: Node \"UC:blockUC\|tZ\[0\]\" is a latch" {  } { { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/UC.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 2 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Memory:blockMemory\|func\[2\] " "Info: Detected ripple clock \"Memory:blockMemory\|func\[2\]\" as buffer" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/Memory.v" 15 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Memory:blockMemory\|func\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Memory:blockMemory\|func\[0\] " "Info: Detected ripple clock \"Memory:blockMemory\|func\[0\]\" as buffer" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/Memory.v" 15 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Memory:blockMemory\|func\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Memory:blockMemory\|func\[1\] " "Info: Detected ripple clock \"Memory:blockMemory\|func\[1\]\" as buffer" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/Memory.v" 15 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Memory:blockMemory\|func\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Memory:blockMemory\|Mux5~0 " "Info: Detected gated clock \"Memory:blockMemory\|Mux5~0\" as buffer" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/Memory.v" 16 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Memory:blockMemory\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:blockPC\|out\[1\] " "Info: Detected ripple clock \"PC:blockPC\|out\[1\]\" as buffer" {  } { { "PC.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/PC.v" 3 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:blockPC\|out\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:blockPC\|out\[3\] " "Info: Detected ripple clock \"PC:blockPC\|out\[3\]\" as buffer" {  } { { "PC.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/PC.v" 3 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:blockPC\|out\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:blockPC\|out\[2\] " "Info: Detected ripple clock \"PC:blockPC\|out\[2\]\" as buffer" {  } { { "PC.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/PC.v" 3 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:blockPC\|out\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:blockPC\|out\[0\] " "Info: Detected ripple clock \"PC:blockPC\|out\[0\]\" as buffer" {  } { { "PC.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/PC.v" 3 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:blockPC\|out\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UC:blockUC\|Decoder0~0 " "Info: Detected gated clock \"UC:blockUC\|Decoder0~0\" as buffer" {  } { { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/UC.v" 20 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UC:blockUC\|Decoder0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register UC:blockUC\|tULA register Register:regY\|out\[1\] 87.23 MHz 11.464 ns Internal " "Info: Clock \"clk\" has Internal fmax of 87.23 MHz between source register \"UC:blockUC\|tULA\" and destination register \"Register:regY\|out\[1\]\" (period= 11.464 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.214 ns + Longest register register " "Info: + Longest register to register delay is 2.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UC:blockUC\|tULA 1 REG LC_X5_Y1_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y1_N2; Fanout = 6; REG Node = 'UC:blockUC\|tULA'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC:blockUC|tULA } "NODE_NAME" } } { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/UC.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.462 ns) 0.948 ns Register:regY\|Mux1~0 2 COMB LC_X5_Y1_N1 3 " "Info: 2: + IC(0.486 ns) + CELL(0.462 ns) = 0.948 ns; Loc. = LC_X5_Y1_N1; Fanout = 3; COMB Node = 'Register:regY\|Mux1~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { UC:blockUC|tULA Register:regY|Mux1~0 } "NODE_NAME" } } { "Register.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/Register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.502 ns) 2.214 ns Register:regY\|out\[1\] 3 REG LC_X5_Y1_N9 6 " "Info: 3: + IC(0.764 ns) + CELL(0.502 ns) = 2.214 ns; Loc. = LC_X5_Y1_N9; Fanout = 6; REG Node = 'Register:regY\|out\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { Register:regY|Mux1~0 Register:regY|out[1] } "NODE_NAME" } } { "Register.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/Register.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.964 ns ( 43.54 % ) " "Info: Total cell delay = 0.964 ns ( 43.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.250 ns ( 56.46 % ) " "Info: Total interconnect delay = 1.250 ns ( 56.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.214 ns" { UC:blockUC|tULA Register:regY|Mux1~0 Register:regY|out[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.214 ns" { UC:blockUC|tULA {} Register:regY|Mux1~0 {} Register:regY|out[1] {} } { 0.000ns 0.486ns 0.764ns } { 0.000ns 0.462ns 0.502ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.042 ns - Smallest " "Info: - Smallest clock skew is -9.042 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.093 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_14 15 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_14; Fanout = 15; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.574 ns) 2.093 ns Register:regY\|out\[1\] 2 REG LC_X5_Y1_N9 6 " "Info: 2: + IC(0.792 ns) + CELL(0.574 ns) = 2.093 ns; Loc. = LC_X5_Y1_N9; Fanout = 6; REG Node = 'Register:regY\|out\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { clk Register:regY|out[1] } "NODE_NAME" } } { "Register.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/Register.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 62.16 % ) " "Info: Total cell delay = 1.301 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.792 ns ( 37.84 % ) " "Info: Total interconnect delay = 0.792 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk Register:regY|out[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.093 ns" { clk {} clk~combout {} Register:regY|out[1] {} } { 0.000ns 0.000ns 0.792ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.135 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 11.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_14 15 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_14; Fanout = 15; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.809 ns) 2.328 ns PC:blockPC\|out\[2\] 2 REG LC_X3_Y2_N6 9 " "Info: 2: + IC(0.792 ns) + CELL(0.809 ns) = 2.328 ns; Loc. = LC_X3_Y2_N6; Fanout = 9; REG Node = 'PC:blockPC\|out\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { clk PC:blockPC|out[2] } "NODE_NAME" } } { "PC.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/PC.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.125 ns) 3.795 ns Memory:blockMemory\|Mux5~0 3 COMB LC_X3_Y1_N9 5 " "Info: 3: + IC(1.342 ns) + CELL(0.125 ns) = 3.795 ns; Loc. = LC_X3_Y1_N9; Fanout = 5; COMB Node = 'Memory:blockMemory\|Mux5~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { PC:blockPC|out[2] Memory:blockMemory|Mux5~0 } "NODE_NAME" } } { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/Memory.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.008 ns) + CELL(0.125 ns) 6.928 ns Memory:blockMemory\|func\[1\] 4 REG LC_X3_Y2_N2 8 " "Info: 4: + IC(3.008 ns) + CELL(0.125 ns) = 6.928 ns; Loc. = LC_X3_Y2_N2; Fanout = 8; REG Node = 'Memory:blockMemory\|func\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.133 ns" { Memory:blockMemory|Mux5~0 Memory:blockMemory|func[1] } "NODE_NAME" } } { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/Memory.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.462 ns) 7.846 ns UC:blockUC\|Decoder0~0 5 COMB LC_X3_Y2_N8 6 " "Info: 5: + IC(0.456 ns) + CELL(0.462 ns) = 7.846 ns; Loc. = LC_X3_Y2_N8; Fanout = 6; COMB Node = 'UC:blockUC\|Decoder0~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { Memory:blockMemory|func[1] UC:blockUC|Decoder0~0 } "NODE_NAME" } } { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/UC.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.970 ns) + CELL(0.319 ns) 11.135 ns UC:blockUC\|tULA 6 REG LC_X5_Y1_N2 6 " "Info: 6: + IC(2.970 ns) + CELL(0.319 ns) = 11.135 ns; Loc. = LC_X5_Y1_N2; Fanout = 6; REG Node = 'UC:blockUC\|tULA'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.289 ns" { UC:blockUC|Decoder0~0 UC:blockUC|tULA } "NODE_NAME" } } { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/UC.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.567 ns ( 23.05 % ) " "Info: Total cell delay = 2.567 ns ( 23.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.568 ns ( 76.95 % ) " "Info: Total interconnect delay = 8.568 ns ( 76.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.135 ns" { clk PC:blockPC|out[2] Memory:blockMemory|Mux5~0 Memory:blockMemory|func[1] UC:blockUC|Decoder0~0 UC:blockUC|tULA } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.135 ns" { clk {} clk~combout {} PC:blockPC|out[2] {} Memory:blockMemory|Mux5~0 {} Memory:blockMemory|func[1] {} UC:blockUC|Decoder0~0 {} UC:blockUC|tULA {} } { 0.000ns 0.000ns 0.792ns 1.342ns 3.008ns 0.456ns 2.970ns } { 0.000ns 0.727ns 0.809ns 0.125ns 0.125ns 0.462ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk Register:regY|out[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.093 ns" { clk {} clk~combout {} Register:regY|out[1] {} } { 0.000ns 0.000ns 0.792ns } { 0.000ns 0.727ns 0.574ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.135 ns" { clk PC:blockPC|out[2] Memory:blockMemory|Mux5~0 Memory:blockMemory|func[1] UC:blockUC|Decoder0~0 UC:blockUC|tULA } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.135 ns" { clk {} clk~combout {} PC:blockPC|out[2] {} Memory:blockMemory|Mux5~0 {} Memory:blockMemory|func[1] {} UC:blockUC|Decoder0~0 {} UC:blockUC|tULA {} } { 0.000ns 0.000ns 0.792ns 1.342ns 3.008ns 0.456ns 2.970ns } { 0.000ns 0.727ns 0.809ns 0.125ns 0.125ns 0.462ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/UC.v" 1 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "Register.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/Register.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.214 ns" { UC:blockUC|tULA Register:regY|Mux1~0 Register:regY|out[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.214 ns" { UC:blockUC|tULA {} Register:regY|Mux1~0 {} Register:regY|out[1] {} } { 0.000ns 0.486ns 0.764ns } { 0.000ns 0.462ns 0.502ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk Register:regY|out[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.093 ns" { clk {} clk~combout {} Register:regY|out[1] {} } { 0.000ns 0.000ns 0.792ns } { 0.000ns 0.727ns 0.574ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.135 ns" { clk PC:blockPC|out[2] Memory:blockMemory|Mux5~0 Memory:blockMemory|func[1] UC:blockUC|Decoder0~0 UC:blockUC|tULA } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.135 ns" { clk {} clk~combout {} PC:blockPC|out[2] {} Memory:blockMemory|Mux5~0 {} Memory:blockMemory|func[1] {} UC:blockUC|Decoder0~0 {} UC:blockUC|tULA {} } { 0.000ns 0.000ns 0.792ns 1.342ns 3.008ns 0.456ns 2.970ns } { 0.000ns 0.727ns 0.809ns 0.125ns 0.125ns 0.462ns 0.319ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 25 " "Warning: Circuit may not operate. Detected 25 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "PC:blockPC\|out\[2\] Memory:blockMemory\|func\[2\] clk 3.471 ns " "Info: Found hold time violation between source  pin or register \"PC:blockPC\|out\[2\]\" and destination pin or register \"Memory:blockMemory\|func\[2\]\" for clock \"clk\" (Hold time is 3.471 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.837 ns + Largest " "Info: + Largest clock skew is 4.837 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.930 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_14 15 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_14; Fanout = 15; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.809 ns) 2.328 ns PC:blockPC\|out\[2\] 2 REG LC_X3_Y2_N6 9 " "Info: 2: + IC(0.792 ns) + CELL(0.809 ns) = 2.328 ns; Loc. = LC_X3_Y2_N6; Fanout = 9; REG Node = 'PC:blockPC\|out\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { clk PC:blockPC|out[2] } "NODE_NAME" } } { "PC.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/PC.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.125 ns) 3.795 ns Memory:blockMemory\|Mux5~0 3 COMB LC_X3_Y1_N9 5 " "Info: 3: + IC(1.342 ns) + CELL(0.125 ns) = 3.795 ns; Loc. = LC_X3_Y1_N9; Fanout = 5; COMB Node = 'Memory:blockMemory\|Mux5~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { PC:blockPC|out[2] Memory:blockMemory|Mux5~0 } "NODE_NAME" } } { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/Memory.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.010 ns) + CELL(0.125 ns) 6.930 ns Memory:blockMemory\|func\[2\] 4 REG LC_X3_Y2_N7 7 " "Info: 4: + IC(3.010 ns) + CELL(0.125 ns) = 6.930 ns; Loc. = LC_X3_Y2_N7; Fanout = 7; REG Node = 'Memory:blockMemory\|func\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.135 ns" { Memory:blockMemory|Mux5~0 Memory:blockMemory|func[2] } "NODE_NAME" } } { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/Memory.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.786 ns ( 25.77 % ) " "Info: Total cell delay = 1.786 ns ( 25.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.144 ns ( 74.23 % ) " "Info: Total interconnect delay = 5.144 ns ( 74.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.930 ns" { clk PC:blockPC|out[2] Memory:blockMemory|Mux5~0 Memory:blockMemory|func[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.930 ns" { clk {} clk~combout {} PC:blockPC|out[2] {} Memory:blockMemory|Mux5~0 {} Memory:blockMemory|func[2] {} } { 0.000ns 0.000ns 0.792ns 1.342ns 3.010ns } { 0.000ns 0.727ns 0.809ns 0.125ns 0.125ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.093 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_14 15 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_14; Fanout = 15; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.574 ns) 2.093 ns PC:blockPC\|out\[2\] 2 REG LC_X3_Y2_N6 9 " "Info: 2: + IC(0.792 ns) + CELL(0.574 ns) = 2.093 ns; Loc. = LC_X3_Y2_N6; Fanout = 9; REG Node = 'PC:blockPC\|out\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { clk PC:blockPC|out[2] } "NODE_NAME" } } { "PC.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/PC.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 62.16 % ) " "Info: Total cell delay = 1.301 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.792 ns ( 37.84 % ) " "Info: Total interconnect delay = 0.792 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk PC:blockPC|out[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.093 ns" { clk {} clk~combout {} PC:blockPC|out[2] {} } { 0.000ns 0.000ns 0.792ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.930 ns" { clk PC:blockPC|out[2] Memory:blockMemory|Mux5~0 Memory:blockMemory|func[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.930 ns" { clk {} clk~combout {} PC:blockPC|out[2] {} Memory:blockMemory|Mux5~0 {} Memory:blockMemory|func[2] {} } { 0.000ns 0.000ns 0.792ns 1.342ns 3.010ns } { 0.000ns 0.727ns 0.809ns 0.125ns 0.125ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk PC:blockPC|out[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.093 ns" { clk {} clk~combout {} PC:blockPC|out[2] {} } { 0.000ns 0.000ns 0.792ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "PC.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/PC.v" 3 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.131 ns - Shortest register register " "Info: - Shortest register to register delay is 1.131 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PC:blockPC\|out\[2\] 1 REG LC_X3_Y2_N6 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y2_N6; Fanout = 9; REG Node = 'PC:blockPC\|out\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC:blockPC|out[2] } "NODE_NAME" } } { "PC.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/PC.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.571 ns) 1.131 ns Memory:blockMemory\|func\[2\] 2 REG LC_X3_Y2_N7 7 " "Info: 2: + IC(0.560 ns) + CELL(0.571 ns) = 1.131 ns; Loc. = LC_X3_Y2_N7; Fanout = 7; REG Node = 'Memory:blockMemory\|func\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { PC:blockPC|out[2] Memory:blockMemory|func[2] } "NODE_NAME" } } { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/Memory.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.571 ns ( 50.49 % ) " "Info: Total cell delay = 0.571 ns ( 50.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.560 ns ( 49.51 % ) " "Info: Total interconnect delay = 0.560 ns ( 49.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { PC:blockPC|out[2] Memory:blockMemory|func[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.131 ns" { PC:blockPC|out[2] {} Memory:blockMemory|func[2] {} } { 0.000ns 0.560ns } { 0.000ns 0.571ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/Memory.v" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "PC.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/PC.v" 3 -1 0 } } { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/Memory.v" 15 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.930 ns" { clk PC:blockPC|out[2] Memory:blockMemory|Mux5~0 Memory:blockMemory|func[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.930 ns" { clk {} clk~combout {} PC:blockPC|out[2] {} Memory:blockMemory|Mux5~0 {} Memory:blockMemory|func[2] {} } { 0.000ns 0.000ns 0.792ns 1.342ns 3.010ns } { 0.000ns 0.727ns 0.809ns 0.125ns 0.125ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk PC:blockPC|out[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.093 ns" { clk {} clk~combout {} PC:blockPC|out[2] {} } { 0.000ns 0.000ns 0.792ns } { 0.000ns 0.727ns 0.574ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { PC:blockPC|out[2] Memory:blockMemory|func[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.131 ns" { PC:blockPC|out[2] {} Memory:blockMemory|func[2] {} } { 0.000ns 0.560ns } { 0.000ns 0.571ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk outULA\[2\] UC:blockUC\|tULA 15.093 ns register " "Info: tco from clock \"clk\" to destination pin \"outULA\[2\]\" through register \"UC:blockUC\|tULA\" is 15.093 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.135 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 11.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_14 15 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_14; Fanout = 15; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.809 ns) 2.328 ns PC:blockPC\|out\[2\] 2 REG LC_X3_Y2_N6 9 " "Info: 2: + IC(0.792 ns) + CELL(0.809 ns) = 2.328 ns; Loc. = LC_X3_Y2_N6; Fanout = 9; REG Node = 'PC:blockPC\|out\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { clk PC:blockPC|out[2] } "NODE_NAME" } } { "PC.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/PC.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.125 ns) 3.795 ns Memory:blockMemory\|Mux5~0 3 COMB LC_X3_Y1_N9 5 " "Info: 3: + IC(1.342 ns) + CELL(0.125 ns) = 3.795 ns; Loc. = LC_X3_Y1_N9; Fanout = 5; COMB Node = 'Memory:blockMemory\|Mux5~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { PC:blockPC|out[2] Memory:blockMemory|Mux5~0 } "NODE_NAME" } } { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/Memory.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.008 ns) + CELL(0.125 ns) 6.928 ns Memory:blockMemory\|func\[1\] 4 REG LC_X3_Y2_N2 8 " "Info: 4: + IC(3.008 ns) + CELL(0.125 ns) = 6.928 ns; Loc. = LC_X3_Y2_N2; Fanout = 8; REG Node = 'Memory:blockMemory\|func\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.133 ns" { Memory:blockMemory|Mux5~0 Memory:blockMemory|func[1] } "NODE_NAME" } } { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/Memory.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.462 ns) 7.846 ns UC:blockUC\|Decoder0~0 5 COMB LC_X3_Y2_N8 6 " "Info: 5: + IC(0.456 ns) + CELL(0.462 ns) = 7.846 ns; Loc. = LC_X3_Y2_N8; Fanout = 6; COMB Node = 'UC:blockUC\|Decoder0~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { Memory:blockMemory|func[1] UC:blockUC|Decoder0~0 } "NODE_NAME" } } { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/UC.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.970 ns) + CELL(0.319 ns) 11.135 ns UC:blockUC\|tULA 6 REG LC_X5_Y1_N2 6 " "Info: 6: + IC(2.970 ns) + CELL(0.319 ns) = 11.135 ns; Loc. = LC_X5_Y1_N2; Fanout = 6; REG Node = 'UC:blockUC\|tULA'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.289 ns" { UC:blockUC|Decoder0~0 UC:blockUC|tULA } "NODE_NAME" } } { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/UC.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.567 ns ( 23.05 % ) " "Info: Total cell delay = 2.567 ns ( 23.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.568 ns ( 76.95 % ) " "Info: Total interconnect delay = 8.568 ns ( 76.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.135 ns" { clk PC:blockPC|out[2] Memory:blockMemory|Mux5~0 Memory:blockMemory|func[1] UC:blockUC|Decoder0~0 UC:blockUC|tULA } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.135 ns" { clk {} clk~combout {} PC:blockPC|out[2] {} Memory:blockMemory|Mux5~0 {} Memory:blockMemory|func[1] {} UC:blockUC|Decoder0~0 {} UC:blockUC|tULA {} } { 0.000ns 0.000ns 0.792ns 1.342ns 3.008ns 0.456ns 2.970ns } { 0.000ns 0.727ns 0.809ns 0.125ns 0.125ns 0.462ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/UC.v" 1 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.958 ns + Longest register pin " "Info: + Longest register to pin delay is 3.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UC:blockUC\|tULA 1 REG LC_X5_Y1_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y1_N2; Fanout = 6; REG Node = 'UC:blockUC\|tULA'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC:blockUC|tULA } "NODE_NAME" } } { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/UC.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.125 ns) 0.841 ns ULA:blockULA\|out\[2\]~2 2 COMB LC_X6_Y1_N2 1 " "Info: 2: + IC(0.716 ns) + CELL(0.125 ns) = 0.841 ns; Loc. = LC_X6_Y1_N2; Fanout = 1; COMB Node = 'ULA:blockULA\|out\[2\]~2'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { UC:blockUC|tULA ULA:blockULA|out[2]~2 } "NODE_NAME" } } { "ULA.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/ULA.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.663 ns) + CELL(1.454 ns) 3.958 ns outULA\[2\] 3 PIN PIN_12 0 " "Info: 3: + IC(1.663 ns) + CELL(1.454 ns) = 3.958 ns; Loc. = PIN_12; Fanout = 0; PIN Node = 'outULA\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { ULA:blockULA|out[2]~2 outULA[2] } "NODE_NAME" } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.579 ns ( 39.89 % ) " "Info: Total cell delay = 1.579 ns ( 39.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.379 ns ( 60.11 % ) " "Info: Total interconnect delay = 2.379 ns ( 60.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.958 ns" { UC:blockUC|tULA ULA:blockULA|out[2]~2 outULA[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.958 ns" { UC:blockUC|tULA {} ULA:blockULA|out[2]~2 {} outULA[2] {} } { 0.000ns 0.716ns 1.663ns } { 0.000ns 0.125ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.135 ns" { clk PC:blockPC|out[2] Memory:blockMemory|Mux5~0 Memory:blockMemory|func[1] UC:blockUC|Decoder0~0 UC:blockUC|tULA } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.135 ns" { clk {} clk~combout {} PC:blockPC|out[2] {} Memory:blockMemory|Mux5~0 {} Memory:blockMemory|func[1] {} UC:blockUC|Decoder0~0 {} UC:blockUC|tULA {} } { 0.000ns 0.000ns 0.792ns 1.342ns 3.008ns 0.456ns 2.970ns } { 0.000ns 0.727ns 0.809ns 0.125ns 0.125ns 0.462ns 0.319ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.958 ns" { UC:blockUC|tULA ULA:blockULA|out[2]~2 outULA[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.958 ns" { UC:blockUC|tULA {} ULA:blockULA|out[2]~2 {} outULA[2] {} } { 0.000ns 0.716ns 1.663ns } { 0.000ns 0.125ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 15 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 16:51:18 2019 " "Info: Processing ended: Wed Dec 11 16:51:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
