
---------- Begin Simulation Statistics ----------
simSeconds                                   0.002339                       # Number of seconds simulated (Second)
simTicks                                   2338799000                       # Number of ticks simulated (Tick)
finalTick                                  2338799000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     37.13                       # Real time elapsed on the host (Second)
hostTickRate                                 62989431                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681140                       # Number of bytes of host memory used (Byte)
simInsts                                     11373883                       # Number of instructions simulated (Count)
simOps                                       11647076                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   306325                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     313682                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          4677599                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        12290180                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      384                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       12079454                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2370                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               643487                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            524317                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 137                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             4540392                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.660443                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.624016                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   1623868     35.76%     35.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    356953      7.86%     43.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    410728      9.05%     52.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    465863     10.26%     62.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    510770     11.25%     74.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    361460      7.96%     82.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    301895      6.65%     88.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    229134      5.05%     93.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    279721      6.16%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               4540392                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   47449     24.56%     24.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                    310      0.16%     24.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    1192      0.62%     25.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     25.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     25.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     25.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     25.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     25.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     25.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     25.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     25.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                   1947      1.01%     26.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     26.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     53      0.03%     26.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     17      0.01%     26.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     26.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                  1146      0.59%     26.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                 46527     24.08%     51.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc              56136     29.06%     80.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     80.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     80.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     80.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     80.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     80.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     80.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     80.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     80.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     80.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     80.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     80.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     80.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     80.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     80.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     80.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     80.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     80.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     80.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     80.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     80.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     80.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     80.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     80.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     80.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     80.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     80.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     80.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  23430     12.13%     92.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14982      7.76%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          758      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       6806441     56.35%     56.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       494536      4.09%     60.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2712      0.02%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            2      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       478963      3.97%     64.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          436      0.00%     64.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          125      0.00%     64.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     64.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       479041      3.97%     68.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult       500769      4.15%     72.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc       725394      6.01%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1889846     15.65%     94.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       700431      5.80%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       12079454                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.582405                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              193189                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.015993                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 23274400                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                10143536                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         9224170                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                  5620459                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 2790835                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         2755722                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     9408664                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     2863221                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          12048793                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1877618                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     30661                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 449                       # Number of nop insts executed (Count)
system.cpu.numRefs                            2576200                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1920059                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       698582                       # Number of stores executed (Count)
system.cpu.numRate                           2.575850                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1491                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          137207                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    11373883                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      11647076                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.411258                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.411258                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.431564                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.431564                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   13732590                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   5154191                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                    6413221                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                     6062007                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    6063672                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   5786007                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      189                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        1877502                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        709654                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       478668                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       307195                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 2057561                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1983045                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             17688                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               320104                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 9058                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  315132                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.984468                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17574                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 39                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6660                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1335                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5325                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          674                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          640794                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             247                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             17480                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      4441995                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.622067                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.308652                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         2023674     45.56%     45.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          609793     13.73%     59.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          298851      6.73%     66.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          160869      3.62%     69.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          142771      3.21%     72.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           53187      1.20%     74.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           29145      0.66%     74.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           44421      1.00%     75.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1079284     24.30%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      4441995                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             11374017                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               11647210                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     2429530                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1760703                       # Number of loads committed (Count)
system.cpu.commit.amos                             94                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         102                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1865145                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          2749497                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8449666                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 10999                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          118      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      6546080     56.20%     56.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       489397      4.20%     60.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2565      0.02%     60.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     60.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     60.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     60.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     60.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     60.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            2      0.00%     60.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     60.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       477935      4.10%     64.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          377      0.00%     64.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           97      0.00%     64.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     64.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       477973      4.10%     68.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult       499776      4.29%     72.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc       723360      6.21%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1760703     15.12%     94.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       668827      5.74%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     11647210                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1079284                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        2204698                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           2204698                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       2204698                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          2204698                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        86526                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           86526                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        86526                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          86526                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   4829101493                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   4829101493                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   4829101493                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   4829101493                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      2291224                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       2291224                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      2291224                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      2291224                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.037764                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.037764                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.037764                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.037764                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 55810.987368                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 55810.987368                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 55810.987368                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 55810.987368                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        94980                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          509                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         2094                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           12                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      45.358166                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    42.416667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        14786                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             14786                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        50778                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         50778                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        50778                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        50778                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        35748                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        35748                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        35748                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        35748                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1408328204                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1408328204                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1408328204                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1408328204                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.015602                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.015602                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.015602                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.015602                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 39395.999888                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 39395.999888                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 39395.999888                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 39395.999888                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  34729                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1541643                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1541643                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        80834                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         80834                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   4495390500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   4495390500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1622477                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1622477                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.049821                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.049821                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 55612.619690                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 55612.619690                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        47341                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        47341                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        33493                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        33493                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1275531500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1275531500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.020643                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.020643                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 38083.524916                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 38083.524916                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           89                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              89                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            5                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             5                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       239000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       239000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           94                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           94                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.053191                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.053191                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        47800                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        47800                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            5                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            5                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       234000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       234000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.053191                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.053191                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        46800                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        46800                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       663055                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         663055                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         5561                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         5561                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    329536085                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    329536085                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       668616                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       668616                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.008317                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.008317                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 59258.422046                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 59258.422046                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3437                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3437                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2124                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2124                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    128752796                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    128752796                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.003177                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.003177                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 60618.077213                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 60618.077213                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2338799000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1007.974573                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              2240540                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              35753                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              62.667189                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1007.974573                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.984350                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.984350                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           99                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          617                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          306                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            9201025                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           9201025                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2338799000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   600142                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               2228318                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1279457                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                414305                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  18170                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               291861                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   827                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               12468694                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2769                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             968083                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       12317454                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     2057561                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             334041                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       3548409                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   37952                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  719                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4132                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    919150                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  5351                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            4540392                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.796764                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.621680                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  2688747     59.22%     59.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    72551      1.60%     60.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    52138      1.15%     61.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    94389      2.08%     64.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    71470      1.57%     65.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   142000      3.13%     68.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    38056      0.84%     69.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    34133      0.75%     70.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1346908     29.67%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              4540392                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.439875                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.633286                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         916491                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            916491                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        916491                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           916491                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2658                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2658                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2658                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2658                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    174260498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    174260498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    174260498                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    174260498                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       919149                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        919149                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       919149                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       919149                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.002892                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.002892                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.002892                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.002892                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 65560.759217                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 65560.759217                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 65560.759217                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 65560.759217                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          781                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           15                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      52.066667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1820                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1820                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          581                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           581                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          581                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          581                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2077                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2077                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2077                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2077                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    137149499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    137149499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    137149499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    137149499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.002260                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.002260                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.002260                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.002260                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 66032.498315                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 66032.498315                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 66032.498315                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 66032.498315                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1820                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       916491                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          916491                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2658                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2658                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    174260498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    174260498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       919149                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       919149                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.002892                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.002892                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 65560.759217                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 65560.759217                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          581                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          581                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2077                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2077                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    137149499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    137149499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.002260                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.002260                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 66032.498315                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 66032.498315                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2338799000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           254.314635                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               918567                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2076                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             442.469653                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   254.314635                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.993417                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.993417                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           87                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           87                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           82                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            3678672                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           3678672                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2338799000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     18170                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     869468                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    45157                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               12291013                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2943                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1877502                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  709654                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   378                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     12922                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    28035                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            329                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           8777                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        12046                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                20823                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 11990326                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                11979892                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   8033986                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  13286363                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.561120                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.604679                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                      221538                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  116799                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   48                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 329                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  40827                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9314                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1995                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1760703                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              7.884452                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            31.430123                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1687967     95.87%     95.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 2844      0.16%     96.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                24224      1.38%     97.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1124      0.06%     97.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  900      0.05%     97.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  275      0.02%     97.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  185      0.01%     97.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  141      0.01%     97.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  132      0.01%     97.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  347      0.02%     97.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                701      0.04%     97.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1309      0.07%     97.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2067      0.12%     97.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4341      0.25%     98.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              16141      0.92%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1156      0.07%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1193      0.07%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               3516      0.20%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                782      0.04%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2253      0.13%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               4287      0.24%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                487      0.03%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                101      0.01%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 72      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 90      0.01%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 95      0.01%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                175      0.01%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                193      0.01%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                395      0.02%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                189      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             3021      0.17%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1279                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1760703                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   2338799000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   2338799000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   2338799000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   2338799000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   2338799000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  18170                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   779646                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1513408                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          35449                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1464953                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                728766                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               12398481                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                263734                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 158772                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 122315                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  33750                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            15436904                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    30337049                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 14180664                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  4173616                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              14660464                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   776440                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     376                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 100                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   2454916                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         15645528                       # The number of ROB reads (Count)
system.cpu.rob.writes                        24675222                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 11373883                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   11647076                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    52                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    432                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  21926                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     22358                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   432                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 21926                       # number of overall hits (Count)
system.l2.overallHits::total                    22358                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1645                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                13686                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   15331                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1645                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               13686                       # number of overall misses (Count)
system.l2.overallMisses::total                  15331                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       129380500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1119712000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1249092500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      129380500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1119712000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1249092500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2077                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              35612                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 37689                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2077                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             35612                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                37689                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.792008                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.384309                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.406777                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.792008                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.384309                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.406777                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 78650.759878                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 81814.408885                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    81474.952710                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 78650.759878                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 81814.408885                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   81474.952710                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 1643                       # number of writebacks (Count)
system.l2.writebacks::total                      1643                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1645                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            13686                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               15331                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1645                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           13686                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              15331                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    112940500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    982852000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     1095792500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    112940500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    982852000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    1095792500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.792008                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.384309                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.406777                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.792008                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.384309                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.406777                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 68656.838906                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 71814.408885                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 71475.604983                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 68656.838906                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 71814.408885                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 71475.604983                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          11838                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          175                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            175                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              2                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 2                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          139                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             139                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          141                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           141                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.985816                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.985816                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          139                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          139                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2635500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2635500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.985816                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.985816                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18960.431655                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18960.431655                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             432                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                432                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1645                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1645                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    129380500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    129380500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2077                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2077                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.792008                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.792008                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 78650.759878                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 78650.759878                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1645                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1645                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    112940500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    112940500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.792008                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.792008                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 68656.838906                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 68656.838906                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                654                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   654                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1465                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1465                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    118317500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      118317500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2119                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2119                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.691364                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.691364                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 80762.798635                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 80762.798635                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1465                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1465                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    103667500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    103667500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.691364                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.691364                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 70762.798635                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 70762.798635                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          21272                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             21272                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        12221                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           12221                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   1001394500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   1001394500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        33493                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         33493                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.364882                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.364882                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 81940.471320                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 81940.471320                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        12221                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        12221                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    879184500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    879184500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.364882                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.364882                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 71940.471320                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 71940.471320                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1819                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1819                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1819                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1819                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        14786                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            14786                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        14786                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        14786                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2338799000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  3924.129127                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        74063                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      15936                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       4.647528                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     104.557985                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       389.632359                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3429.938784                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.025527                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.095125                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.837387                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.958039                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  202                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  282                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  811                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2801                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     610960                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    610960                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2338799000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      1643.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1644.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     13660.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.002342596750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           97                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           97                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               32170                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               1528                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       15330                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       1643                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     15330                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     1643                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     26                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 15330                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 1643                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   10847                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    3039                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     990                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     402                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      23                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     90                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     99                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    100                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     98                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     97                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     98                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     99                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     97                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     98                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     98                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     98                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     98                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     98                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     97                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     97                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     97                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           97                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     157.577320                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    105.832963                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    371.400049                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127            64     65.98%     65.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           26     26.80%     92.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            5      5.15%     97.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            1      1.03%     98.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3711            1      1.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            97                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           97                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.731959                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.704078                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.984415                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               60     61.86%     61.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                6      6.19%     68.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               28     28.87%     96.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                3      3.09%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            97                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1664                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  981120                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               105152                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              419497357.40437722                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              44959827.67223690                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    2338701000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     137789.49                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       105216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       874240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       103872                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 44987192.144344173372                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 373798688.985244154930                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 44412538.230091601610                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1644                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        13686                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         1643                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     45266500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    419673250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  56980423500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     27534.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     30664.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  34680720.33                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       105216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       875904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         981120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       105216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       105216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       105152                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       105152                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1644                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        13686                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           15330                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         1643                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           1643                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       44987192                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      374510165                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         419497357                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     44987192                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      44987192                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     44959828                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         44959828                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     44959828                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      44987192                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     374510165                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        464457185                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                15304                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                1623                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          982                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          872                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1001                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1032                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          874                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          951                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          937                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         1116                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1195                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          895                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          806                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          890                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          937                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          868                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          975                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          973                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          106                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           81                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          169                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          222                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          132                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           65                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          149                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           75                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           37                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          101                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           58                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          107                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          117                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           64                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          140                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               177989750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              76520000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          464939750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                11630.28                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           30380.28                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               11048                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1213                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            72.19                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           74.74                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         4655                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   232.407304                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   141.280175                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   278.687696                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         2098     45.07%     45.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1323     28.42%     73.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          384      8.25%     81.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          168      3.61%     85.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          140      3.01%     88.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           91      1.95%     90.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           79      1.70%     92.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           38      0.82%     92.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          334      7.18%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         4655                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                979456                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             103872                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              418.785881                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               44.412538                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.62                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.27                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.35                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               72.43                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2338799000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        17307360                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         9172515                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       55442100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       4823280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 184392000.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    566723070                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    420858720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    1258719045                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   538.190347                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1088860000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     78000000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1171939000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        16007880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         8493210                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       53828460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       3648780                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 184392000.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    541854540                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    441800640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    1250025510                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   534.473253                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1143424750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     78000000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1117374250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2338799000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               13865                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1643                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              9670                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1465                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1465                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          13865                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            139                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        42112                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   42112                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      1086272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1086272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              15469                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    15469    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                15469                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2338799000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            37170500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           81727500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          26782                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        11313                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              35569                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        16429                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1820                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            30138                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2119                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2119                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2077                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         33493                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           141                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          141                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5973                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       106235                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 112208                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       249344                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3225472                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 3474816                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           11838                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    105152                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             49668                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.014114                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.117961                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   48967     98.59%     98.59% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     701      1.41%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               49668                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2338799000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           53795500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3114998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          53488500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         74379                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        36549                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             700                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          700                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
