module Selector(clk,sel);
	input clk;
	output [7:0]sel;
	reg [2:0]sel;
	always @ (posedge clk)
	begin
		case(sel)
		8'b00000001:sel = 8'b00000010;
		8'b00000010:sel = 8'b00000100;
		8'b00000100:sel = 8'b00001000;
		8'b00001000:sel = 8'b00010000;
		8'b00010000:sel = 8'b00100000;
		8'b00100000:sel = 8'b01000000;
		8'b01000000:sel = 8'b10000000;
		8'b10000000:sel = 8'b00000001;
		endcase
	end
endmodule
