# Reading D:/Programas/Altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do teste_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\Programas\Altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\Programas\Altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+C:/Users/anton/Documents/Projetos/pong-fpga {C:/Users/anton/Documents/Projetos/pong-fpga/vga.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga
# -- Compiling module vga_tb
# 
# Top level modules:
# 	vga_tb
# vlog -sv -work work +incdir+C:/Users/anton/Documents/Projetos/pong-fpga {C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controle_geral
# -- Compiling module controle_geral_tb
# 
# Top level modules:
# 	controle_geral_tb
# vlog -sv -work work +incdir+C:/Users/anton/Documents/Projetos/pong-fpga {C:/Users/anton/Documents/Projetos/pong-fpga/clock.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clock
# -- Compiling module clock_tb
# 
# Top level modules:
# 	clock_tb
# 
vlog -sv -work work +incdir+C:/Users/anton/Documents/Projetos/pong-fpga -O0 C:/Users/anton/Documents/Projetos/pong-fpga/clock.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clock
# -- Compiling module clock_tb
# 
# Top level modules:
# 	clock_tb
vlog -sv -work work +incdir+C:/Users/anton/Documents/Projetos/pong-fpga -O0 C:/Users/anton/Documents/Projetos/pong-fpga/clock.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clock
# -- Compiling module clock_tb
# 
# Top level modules:
# 	clock_tb
vlog -sv -work work +incdir+C:/Users/anton/Documents/Projetos/pong-fpga -O0 C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controle_geral
# -- Compiling module controle_geral_tb
# 
# Top level modules:
# 	controle_geral_tb
vlog -sv -work work +incdir+C:/Users/anton/Documents/Projetos/pong-fpga -O0 C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controle_geral
# -- Compiling module controle_geral_tb
# 
# Top level modules:
# 	controle_geral_tb
vlog -sv -work work +incdir+C:/Users/anton/Documents/Projetos/pong-fpga -O0 C:/Users/anton/Documents/Projetos/pong-fpga/vga.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga
# -- Compiling module vga_tb
# 
# Top level modules:
# 	vga_tb
vlog -sv -work work +incdir+C:/Users/anton/Documents/Projetos/pong-fpga -O0 C:/Users/anton/Documents/Projetos/pong-fpga/vga.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga
# -- Compiling module vga_tb
# 
# Top level modules:
# 	vga_tb
vsim -voptargs=+acc work.controle_geral_tb
# vsim -voptargs=+acc work.controle_geral_tb 
# Loading sv_std.std
# Loading work.controle_geral_tb
# Loading work.controle_geral
# Loading work.clock
# Loading work.vga
# ** Warning: (vsim-3017) C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv(72): [TFMPC] - Too few port connections. Expected 6, found 3.
# 
#         Region: /controle_geral_tb/teste_instancia
# ** Warning: (vsim-3722) C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv(72): [TFMPC] - Missing connection for port 'vga_r'.
# 
# ** Warning: (vsim-3722) C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv(72): [TFMPC] - Missing connection for port 'vga_g'.
# 
# ** Warning: (vsim-3722) C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv(72): [TFMPC] - Missing connection for port 'vga_b'.
# 
# ** Warning: (vsim-3015) C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv(19): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rst'. The port definition is at: C:/Users/anton/Documents/Projetos/pong-fpga/clock.sv(7).
# 
#         Region: /controle_geral_tb/teste_instancia/instancia_clock
# ** Warning: (vsim-3015) C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv(32): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'reset'. The port definition is at: C:/Users/anton/Documents/Projetos/pong-fpga/vga.sv(6).
# 
#         Region: /controle_geral_tb/teste_instancia/instancia_vga
add wave -position insertpoint sim:/controle_geral_tb/teste_instancia/*
run
run
run
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controle_geral
# -- Compiling module controle_geral_tb
# 
# Top level modules:
# 	controle_geral_tb
restart -f
# Loading sv_std.std
# Loading work.controle_geral_tb
# Loading work.controle_geral
# Loading work.clock
# Loading work.vga
# ** Warning: (vsim-3017) C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv(72): [TFMPC] - Too few port connections. Expected 6, found 3.
# 
#         Region: /controle_geral_tb/teste_instancia
# ** Warning: (vsim-3722) C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv(72): [TFMPC] - Missing connection for port 'vga_r'.
# 
# ** Warning: (vsim-3722) C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv(72): [TFMPC] - Missing connection for port 'vga_g'.
# 
# ** Warning: (vsim-3722) C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv(72): [TFMPC] - Missing connection for port 'vga_b'.
# 
# ** Warning: (vsim-3015) C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv(19): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rst'. The port definition is at: C:/Users/anton/Documents/Projetos/pong-fpga/clock.sv(7).
# 
#         Region: /controle_geral_tb/teste_instancia/instancia_clock
# ** Warning: (vsim-3015) C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv(32): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'reset'. The port definition is at: C:/Users/anton/Documents/Projetos/pong-fpga/vga.sv(6).
# 
#         Region: /controle_geral_tb/teste_instancia/instancia_vga
run
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controle_geral
# -- Compiling module controle_geral_tb
# 
# Top level modules:
# 	controle_geral_tb
restart -f
# Loading sv_std.std
# Loading work.controle_geral_tb
# Loading work.controle_geral
# Loading work.clock
# Loading work.vga
# ** Warning: (vsim-3017) C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv(72): [TFMPC] - Too few port connections. Expected 6, found 3.
# 
#         Region: /controle_geral_tb/teste_instancia
# ** Warning: (vsim-3722) C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv(72): [TFMPC] - Missing connection for port 'vga_r'.
# 
# ** Warning: (vsim-3722) C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv(72): [TFMPC] - Missing connection for port 'vga_g'.
# 
# ** Warning: (vsim-3722) C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv(72): [TFMPC] - Missing connection for port 'vga_b'.
# 
# ** Warning: (vsim-3015) C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv(19): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rst'. The port definition is at: C:/Users/anton/Documents/Projetos/pong-fpga/clock.sv(7).
# 
#         Region: /controle_geral_tb/teste_instancia/instancia_clock
# ** Warning: (vsim-3015) C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv(32): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'reset'. The port definition is at: C:/Users/anton/Documents/Projetos/pong-fpga/vga.sv(6).
# 
#         Region: /controle_geral_tb/teste_instancia/instancia_vga
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controle_geral
# -- Compiling module controle_geral_tb
# 
# Top level modules:
# 	controle_geral_tb
# A time value could not be extracted from the current line
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controle_geral
# -- Compiling module controle_geral_tb
# 
# Top level modules:
# 	controle_geral_tb
restart -f
# Loading sv_std.std
# Loading work.controle_geral_tb
# Loading work.controle_geral
# Loading work.clock
# Loading work.vga
# ** Warning: (vsim-3015) C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv(19): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rst'. The port definition is at: C:/Users/anton/Documents/Projetos/pong-fpga/clock.sv(7).
# 
#         Region: /controle_geral_tb/teste_instancia/instancia_clock
# ** Warning: (vsim-3015) C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv(32): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'reset'. The port definition is at: C:/Users/anton/Documents/Projetos/pong-fpga/vga.sv(6).
# 
#         Region: /controle_geral_tb/teste_instancia/instancia_vga
# Error opening C:/Users/anton/Documents/Projetos/pong-fpga/simulation/modelsim/[PCDPC] - Port size (1 or 1) does not match connection size 
# Path name 'C:/Users/anton/Documents/Projetos/pong-fpga/simulation/modelsim/[PCDPC] - Port size (1 or 1) does not match connection size ' doesn't exist.
# A time value could not be extracted from the current line
run
# Error opening C:/Users/anton/Documents/Projetos/pong-fpga/simulation/modelsim/[PCDPC] - Port size (1 or 1) does not match connection size 
# Path name 'C:/Users/anton/Documents/Projetos/pong-fpga/simulation/modelsim/[PCDPC] - Port size (1 or 1) does not match connection size ' doesn't exist.
# A time value could not be extracted from the current line
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controle_geral
# -- Compiling module controle_geral_tb
# 
# Top level modules:
# 	controle_geral_tb
restart -f
# Loading sv_std.std
# Loading work.controle_geral_tb
# Loading work.controle_geral
# Loading work.clock
# Loading work.vga
# ** Warning: (vsim-3015) C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv(19): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rst'. The port definition is at: C:/Users/anton/Documents/Projetos/pong-fpga/clock.sv(7).
# 
#         Region: /controle_geral_tb/teste_instancia/instancia_clock
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controle_geral
# -- Compiling module controle_geral_tb
# 
# Top level modules:
# 	controle_geral_tb
restart -f
# Loading sv_std.std
# Loading work.controle_geral_tb
# Loading work.controle_geral
# Loading work.clock
# Loading work.vga
run
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controle_geral
# -- Compiling module controle_geral_tb
# 
# Top level modules:
# 	controle_geral_tb
restart -f
# Loading sv_std.std
# Loading work.controle_geral_tb
# Loading work.controle_geral
# Loading work.clock
# Loading work.vga
run
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controle_geral
# -- Compiling module controle_geral_tb
# 
# Top level modules:
# 	controle_geral_tb
restart -f
# Loading sv_std.std
# Loading work.controle_geral_tb
# Loading work.controle_geral
# Loading work.clock
# Loading work.vga
run
quit -sim
vlog -sv -work work +incdir+C:/Users/anton/Documents/Projetos/pong-fpga -O0 C:/Users/anton/Documents/Projetos/pong-fpga/clock.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clock
# -- Compiling module clock_tb
# 
# Top level modules:
# 	clock_tb
vlog -sv -work work +incdir+C:/Users/anton/Documents/Projetos/pong-fpga -O0 C:/Users/anton/Documents/Projetos/pong-fpga/clock.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clock
# -- Compiling module clock_tb
# 
# Top level modules:
# 	clock_tb
vlog -work work -O0 C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controle_geral
# -- Compiling module controle_geral_tb
# 
# Top level modules:
# 	controle_geral_tb
vlog -work work -O0 C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controle_geral
# -- Compiling module controle_geral_tb
# 
# Top level modules:
# 	controle_geral_tb
vlog -sv -work work +incdir+C:/Users/anton/Documents/Projetos/pong-fpga -O0 C:/Users/anton/Documents/Projetos/pong-fpga/vga.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga
# -- Compiling module vga_tb
# 
# Top level modules:
# 	vga_tb
vlog -sv -work work +incdir+C:/Users/anton/Documents/Projetos/pong-fpga -O0 C:/Users/anton/Documents/Projetos/pong-fpga/vga.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga
# -- Compiling module vga_tb
# 
# Top level modules:
# 	vga_tb
vsim -voptargs=+acc work.controle_geral_tb
# vsim -voptargs=+acc work.controle_geral_tb 
# Loading sv_std.std
# Loading work.controle_geral_tb
# Loading work.controle_geral
# Loading work.clock
# Loading work.vga
add wave -position insertpoint sim:/controle_geral_tb/teste_instancia/*
run
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controle_geral
# -- Compiling module controle_geral_tb
# 
# Top level modules:
# 	controle_geral_tb
restart -f
# Loading sv_std.std
# Loading work.controle_geral_tb
# Loading work.controle_geral
# Loading work.clock
# Loading work.vga
run
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/clock.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clock
# -- Compiling module clock_tb
# 
# Top level modules:
# 	clock_tb
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controle_geral
# -- Compiling module controle_geral_tb
# 
# Top level modules:
# 	controle_geral_tb
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/vga.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga
# -- Compiling module vga_tb
# 
# Top level modules:
# 	vga_tb
restart -f
# Loading sv_std.std
# Loading work.controle_geral_tb
# Loading work.controle_geral
# Loading work.clock
# Loading work.vga
run
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/clock.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clock
# -- Compiling module clock_tb
# 
# Top level modules:
# 	clock_tb
restart -f
# Loading sv_std.std
# Loading work.controle_geral_tb
# Loading work.controle_geral
# Loading work.clock
# Loading work.vga
run
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/clock.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clock
# -- Compiling module clock_tb
# 
# Top level modules:
# 	clock_tb
restart -f
# Loading sv_std.std
# Loading work.controle_geral_tb
# Loading work.controle_geral
# Loading work.clock
# Loading work.vga
run
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/clock.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clock
# -- Compiling module clock_tb
# 
# Top level modules:
# 	clock_tb
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controle_geral
# -- Compiling module controle_geral_tb
# 
# Top level modules:
# 	controle_geral_tb
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/vga.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga
# -- Compiling module vga_tb
# 
# Top level modules:
# 	vga_tb
restart -f
# Loading sv_std.std
# Loading work.controle_geral_tb
# Loading work.controle_geral
# Loading work.clock
# Loading work.vga
run
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controle_geral
# -- Compiling module controle_geral_tb
# 
# Top level modules:
# 	controle_geral_tb
restart -f
# Loading sv_std.std
# Loading work.controle_geral_tb
# Loading work.controle_geral
# Loading work.clock
# Loading work.vga
run
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controle_geral
# -- Compiling module controle_geral_tb
# 
# Top level modules:
# 	controle_geral_tb
restart -f
# Loading sv_std.std
# Loading work.controle_geral_tb
# Loading work.controle_geral
# Loading work.clock
# Loading work.vga
run
run
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/clock.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clock
# -- Compiling module clock_tb
# 
# Top level modules:
# 	clock_tb
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controle_geral
# -- Compiling module controle_geral_tb
# 
# Top level modules:
# 	controle_geral_tb
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/vga.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga
# -- Compiling module vga_tb
# 
# Top level modules:
# 	vga_tb
restart -f
# Loading sv_std.std
# Loading work.controle_geral_tb
# Loading work.controle_geral
# Loading work.clock
# Loading work.vga
run
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controle_geral
# -- Compiling module controle_geral_tb
# 
# Top level modules:
# 	controle_geral_tb
restart -f
# Loading sv_std.std
# Loading work.controle_geral_tb
# Loading work.controle_geral
# Loading work.clock
# Loading work.vga
run
run
run
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/clock.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clock
# -- Compiling module clock_tb
# 
# Top level modules:
# 	clock_tb
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controle_geral
# -- Compiling module controle_geral_tb
# 
# Top level modules:
# 	controle_geral_tb
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/vga.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga
# -- Compiling module vga_tb
# 
# Top level modules:
# 	vga_tb
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/clock.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clock
# -- Compiling module clock_tb
# 
# Top level modules:
# 	clock_tb
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controle_geral
# -- Compiling module controle_geral_tb
# 
# Top level modules:
# 	controle_geral_tb
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/vga.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga
# -- Compiling module vga_tb
# 
# Top level modules:
# 	vga_tb
restart -f
# Loading sv_std.std
# Loading work.controle_geral_tb
# Loading work.controle_geral
# Loading work.clock
# Loading work.vga
add wave -position insertpoint  \
sim:/controle_geral_tb/vga_blank
add wave -position insertpoint  \
sim:/controle_geral_tb/clock_25M
run
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controle_geral
# -- Compiling module controle_geral_tb
# 
# Top level modules:
# 	controle_geral_tb
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/clock.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clock
# -- Compiling module clock_tb
# 
# Top level modules:
# 	clock_tb
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/vga.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga
# -- Compiling module vga_tb
# 
# Top level modules:
# 	vga_tb
restart -f
# Loading sv_std.std
# Loading work.controle_geral_tb
# Loading work.controle_geral
# Loading work.clock
# Loading work.vga
run
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controle_geral
# ** Error: (vlog-7033) C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv(69): Variable 'clock_25M' driven in a combinational block, may not be driven by any other process. See C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv(48).
# 
# -- Compiling module controle_geral_tb
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controle_geral
# -- Compiling module controle_geral_tb
# 
# Top level modules:
# 	controle_geral_tb
restart -f
# Loading sv_std.std
# Loading work.controle_geral_tb
# Loading work.controle_geral
# Loading work.clock
# Loading work.vga
run
# Break key hit 
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/clock.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clock
# -- Compiling module clock_tb
# 
# Top level modules:
# 	clock_tb
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/controle_geral.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controle_geral
# -- Compiling module controle_geral_tb
# 
# Top level modules:
# 	controle_geral_tb
vlog -reportprogress 300 -work work C:/Users/anton/Documents/Projetos/pong-fpga/vga.sv
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga
# -- Compiling module vga_tb
# 
# Top level modules:
# 	vga_tb
restart -f
# Loading sv_std.std
# Loading work.controle_geral_tb
# Loading work.controle_geral
# Loading work.clock
# Loading work.vga
run
run
run
