// Autogenerated using stratification.
requires "x86-configuration.k"

module VFMSUB213SS-XMM-XMM-XMM
  imports X86-CONFIGURATION

  rule <k>
    execinstr (vfmsub213ss R1:Xmm, R2:Xmm, R3:Xmm,  .Operands) => .
  ...</k>
    <regstate>
RSMap:Map => updateMap(RSMap,
convToRegKeys(R3) |-> (concatenateMInt(mi(128, 0), concatenateMInt(extractMInt(getParentValue(R3, RSMap), 128, 224),  vfmadd132_single ( extractMInt(getParentValue(R2, RSMap), 224, 256), vfnmsub132_single ( extractMInt(getParentValue(R1, RSMap), 224, 256), extractMInt(getParentValue(R1, RSMap), 224, 256), concatenateMInt(mi(24, 0), extractMInt(getParentValue(R1, RSMap), 248, 256)) ), extractMInt(getParentValue(R3, RSMap), 224, 256) ) )) )


)

    </regstate>
endmodule

module VFMSUB213SS-XMM-XMM-XMM-SEMANTICS
  imports VFMSUB213SS-XMM-XMM-XMM
endmodule
/*
TargetInstr:
vfmsub213ss %xmm3, %xmm2, %xmm1
RWSet:
maybe read:{ %xmm1 %xmm2 %xmm3 }
must read:{ %xmm1 %xmm2 %xmm3 }
maybe write:{ %ymm1 }
must write:{ %ymm1 }
maybe undef:{ }
must undef:{ }
required flags:{ fma }

Circuit:
circuit:vbroadcastss %xmm3, %ymm0                       #  1     0     5      OPC=vbroadcastss_ymm_xmm
circuit:callq .move_128_032_xmm3_xmm8_xmm9_xmm10_xmm11  #  2     0x5   5      OPC=callq_label
circuit:pmovzxbd %xmm8, %xmm7                           #  3     0xa   6      OPC=pmovzxbd_xmm_xmm
circuit:vfnmsub132ps %xmm7, %xmm0, %xmm8                #  4     0x10  5      OPC=vfnmsub132ps_xmm_xmm_xmm
circuit:vfmadd213ss %xmm8, %xmm2, %xmm1                 #  5     0x15  5      OPC=vfmadd213ss_xmm_xmm_xmm
BVF:
WARNING: No live out values provided, assuming { }
WARNING: No def in values provided; assuming { %mxcsr::rc[0] }
Target

vfmsub213ss %xmm3, %xmm2, %xmm1

  maybe read:      { %xmm1 %xmm2 %xmm3 }
  must read:       { %xmm1 %xmm2 %xmm3 }
  maybe write:     { %ymm1 }
  must write:      { %ymm1 }
  maybe undef:     { }
  must undef:      { }
  required flags:  { fma }

Circuits:

%ymm1  : (concat <0x0|128> (concat <%ymm1|256>[127:32] vfmadd132_single(<%ymm2|256>[31:0], vfnmsub132_single(<%ymm3|256>[31:0], <%ymm3|256>[31:0], (concat <0x0|24> <%ymm3|256>[7:0])), <%ymm1|256>[31:0])))

sigfpe  : <sigfpe>
sigbus  : <sigbus>
sigsegv : <sigsegv>

*/