DECL|ALTERA_AVALON_I2C_INIT|macro|ALTERA_AVALON_I2C_INIT
DECL|ALTERA_AVALON_I2C_INSTANCE|macro|ALTERA_AVALON_I2C_INSTANCE
DECL|ALT_AVALON_I2C_ADDR_MODE_10_BIT|enumerator|ALT_AVALON_I2C_ADDR_MODE_10_BIT = 1
DECL|ALT_AVALON_I2C_ADDR_MODE_7_BIT|enumerator|ALT_AVALON_I2C_ADDR_MODE_7_BIT = 0,
DECL|ALT_AVALON_I2C_ADDR_MODE_e|enum|typedef enum ALT_AVALON_I2C_ADDR_MODE_e
DECL|ALT_AVALON_I2C_ADDR_MODE_t|typedef|} ALT_AVALON_I2C_ADDR_MODE_t;
DECL|ALT_AVALON_I2C_ARB_LOST_ERR|macro|ALT_AVALON_I2C_ARB_LOST_ERR
DECL|ALT_AVALON_I2C_BAD_ARG|macro|ALT_AVALON_I2C_BAD_ARG
DECL|ALT_AVALON_I2C_BUSY|macro|ALT_AVALON_I2C_BUSY
DECL|ALT_AVALON_I2C_DEV_s|struct|typedef struct ALT_AVALON_I2C_DEV_s
DECL|ALT_AVALON_I2C_DEV_t|typedef|} ALT_AVALON_I2C_DEV_t;
DECL|ALT_AVALON_I2C_DIFF_LCNT_HCNT|macro|ALT_AVALON_I2C_DIFF_LCNT_HCNT
DECL|ALT_AVALON_I2C_ERROR|macro|ALT_AVALON_I2C_ERROR
DECL|ALT_AVALON_I2C_FALSE|macro|ALT_AVALON_I2C_FALSE
DECL|ALT_AVALON_I2C_FS_MAX_HZ|enumerator|ALT_AVALON_I2C_FS_MAX_HZ = 400000,
DECL|ALT_AVALON_I2C_FS_MIN_HZ|enumerator|ALT_AVALON_I2C_FS_MIN_HZ = 100000,
DECL|ALT_AVALON_I2C_ISR_e|enum|typedef enum ALT_AVALON_I2C_ISR_e
DECL|ALT_AVALON_I2C_MASTER_CONFIG_s|struct|typedef struct ALT_AVALON_I2C_MASTER_CONFIG_s
DECL|ALT_AVALON_I2C_MASTER_CONFIG_t|typedef|} ALT_AVALON_I2C_MASTER_CONFIG_t;
DECL|ALT_AVALON_I2C_MAX_MIN_HZ_e|enum|typedef enum ALT_AVALON_I2C_MAX_MIN_HZ_e
DECL|ALT_AVALON_I2C_MAX_MIN_HZ_t|typedef|} ALT_AVALON_I2C_MAX_MIN_HZ_t;
DECL|ALT_AVALON_I2C_NACK_DET|enumerator|ALT_AVALON_I2C_NACK_DET = 1UL << 2,
DECL|ALT_AVALON_I2C_NACK_ERR|macro|ALT_AVALON_I2C_NACK_ERR
DECL|ALT_AVALON_I2C_NO_INTERRUPTS|macro|ALT_AVALON_I2C_NO_INTERRUPTS
DECL|ALT_AVALON_I2C_NO_RESTART|macro|ALT_AVALON_I2C_NO_RESTART
DECL|ALT_AVALON_I2C_NO_STOP|macro|ALT_AVALON_I2C_NO_STOP
DECL|ALT_AVALON_I2C_RANGE|macro|ALT_AVALON_I2C_RANGE
DECL|ALT_AVALON_I2C_READ|macro|ALT_AVALON_I2C_READ
DECL|ALT_AVALON_I2C_RESTART|macro|ALT_AVALON_I2C_RESTART
DECL|ALT_AVALON_I2C_RX_DATA_FIFO_1_2_FULL|enumerator|ALT_AVALON_I2C_RX_DATA_FIFO_1_2_FULL = 2,
DECL|ALT_AVALON_I2C_RX_DATA_FIFO_1_4_FULL|enumerator|ALT_AVALON_I2C_RX_DATA_FIFO_1_4_FULL = 1,
DECL|ALT_AVALON_I2C_RX_DATA_FIFO_1_ENTRY|enumerator|ALT_AVALON_I2C_RX_DATA_FIFO_1_ENTRY = 0,
DECL|ALT_AVALON_I2C_RX_DATA_FIFO_FULL|enumerator|ALT_AVALON_I2C_RX_DATA_FIFO_FULL = 3,
DECL|ALT_AVALON_I2C_RX_DATA_FIFO_THRESHOLD_e|enum|typedef enum ALT_AVALON_I2C_RX_DATA_FIFO_THRESHOLD_e
DECL|ALT_AVALON_I2C_RX_DATA_FIFO_THRESHOLD_t|typedef|} ALT_AVALON_I2C_RX_DATA_FIFO_THRESHOLD_t;
DECL|ALT_AVALON_I2C_RX_READY|enumerator|ALT_AVALON_I2C_RX_READY = 1UL << 1,
DECL|ALT_AVALON_I2C_SPEED_FAST|enumerator|ALT_AVALON_I2C_SPEED_FAST = 1
DECL|ALT_AVALON_I2C_SPEED_STANDARD|enumerator|ALT_AVALON_I2C_SPEED_STANDARD = 0,
DECL|ALT_AVALON_I2C_SPEED_e|enum|typedef enum ALT_AVALON_I2C_SPEED_e
DECL|ALT_AVALON_I2C_SPEED_t|typedef|} ALT_AVALON_I2C_SPEED_t;
DECL|ALT_AVALON_I2C_SS_MAX_HZ|enumerator|ALT_AVALON_I2C_SS_MAX_HZ = 100000,
DECL|ALT_AVALON_I2C_SS_MIN_HZ|enumerator|ALT_AVALON_I2C_SS_MIN_HZ = 1
DECL|ALT_AVALON_I2C_STATUS_ARBLOST_DET|enumerator|ALT_AVALON_I2C_STATUS_ARBLOST_DET = 1UL << 3,
DECL|ALT_AVALON_I2C_STATUS_CODE|typedef|typedef alt_u32 ALT_AVALON_I2C_STATUS_CODE;
DECL|ALT_AVALON_I2C_STATUS_RX_OVER|enumerator|ALT_AVALON_I2C_STATUS_RX_OVER = 1UL << 4,
DECL|ALT_AVALON_I2C_STATUS_t|typedef|} ALT_AVALON_I2C_STATUS_t;
DECL|ALT_AVALON_I2C_STOP|macro|ALT_AVALON_I2C_STOP
DECL|ALT_AVALON_I2C_SUCCESS|macro|ALT_AVALON_I2C_SUCCESS
DECL|ALT_AVALON_I2C_TFR_CMD_FIFO_1_2_FULL|enumerator|ALT_AVALON_I2C_TFR_CMD_FIFO_1_2_FULL = 2,
DECL|ALT_AVALON_I2C_TFR_CMD_FIFO_1_4_FULL|enumerator|ALT_AVALON_I2C_TFR_CMD_FIFO_1_4_FULL = 1,
DECL|ALT_AVALON_I2C_TFR_CMD_FIFO_EMPTY|enumerator|ALT_AVALON_I2C_TFR_CMD_FIFO_EMPTY = 0,
DECL|ALT_AVALON_I2C_TFR_CMD_FIFO_NOT_FULL|enumerator|ALT_AVALON_I2C_TFR_CMD_FIFO_NOT_FULL = 3,
DECL|ALT_AVALON_I2C_TFR_CMD_FIFO_THRESHOLD_e|enum|typedef enum ALT_AVALON_I2C_TFR_CMD_FIFO_THRESHOLD_e
DECL|ALT_AVALON_I2C_TFR_CMD_FIFO_THRESHOLD_t|typedef|} ALT_AVALON_I2C_TFR_CMD_FIFO_THRESHOLD_t;
DECL|ALT_AVALON_I2C_TIMEOUT|macro|ALT_AVALON_I2C_TIMEOUT
DECL|ALT_AVALON_I2C_TRUE|macro|ALT_AVALON_I2C_TRUE
DECL|ALT_AVALON_I2C_TX_READY|enumerator|ALT_AVALON_I2C_TX_READY = 1UL << 0,
DECL|ALT_AVALON_I2C_USE_INTERRUPTS|macro|ALT_AVALON_I2C_USE_INTERRUPTS
DECL|ALT_AVALON_I2C_WRITE|macro|ALT_AVALON_I2C_WRITE
DECL|IRQ_DATA_s|struct|typedef struct IRQ_DATA_s
DECL|IRQ_DATA_t|typedef|} IRQ_DATA_t;
DECL|TARGET_ADDR_MASK_10BIT|macro|TARGET_ADDR_MASK_10BIT
DECL|__ALT_AVALON_I2C_H__|macro|__ALT_AVALON_I2C_H__
DECL|addr_mode|member|ALT_AVALON_I2C_ADDR_MODE_t addr_mode;
DECL|address_mode|member|ALT_AVALON_I2C_ADDR_MODE_t address_mode;
DECL|alt_avalon_i2c_callback|typedef|typedef void (*alt_avalon_i2c_callback)(void *context);
DECL|buffer|member|alt_u8 * buffer;
DECL|callback_context|member|void *callback_context;
DECL|callback|member|alt_avalon_i2c_callback callback;
DECL|cmd_fifo_size|member|alt_u32 cmd_fifo_size;
DECL|control|member|alt_u32 control;
DECL|i2c_base|member|alt_u32 *i2c_base;
DECL|ip_freq_in_hz|member|alt_u32 ip_freq_in_hz;
DECL|irq_ID|member|alt_u32 irq_ID;
DECL|irq_busy|member|alt_u32 irq_busy;
DECL|irq_controller_ID|member|alt_u32 irq_controller_ID;
DECL|llist|member|alt_llist llist;
DECL|master_target_address|member|alt_u32 master_target_address;
DECL|name|member|const char *name;
DECL|rx_fifo_size|member|alt_u32 rx_fifo_size;
DECL|scl_hcnt|member|alt_u16 scl_hcnt;
DECL|scl_lcnt|member|alt_u16 scl_lcnt;
DECL|sda_cnt|member|alt_u16 sda_cnt;
DECL|size|member|alt_u32 size;
DECL|speed_mode|member|ALT_AVALON_I2C_SPEED_t speed_mode;
