Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Sat May 25 01:28:27 2019
| Host              : xcosswbld06 running 64-bit Red Hat Enterprise Linux Workstation release 7.2 (Maipo)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.059        0.000                      0               171854        0.010        0.000                      0               170547        0.009        0.000                       0                 66786  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                ------------           ----------      --------------
clk_pl_0                                                                                             {0.000 5.000}          10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}         50.000          20.000          
mig_sys_clk_p[0]                                                                                     {0.000 3.999}          7.998           125.031         
  mmcm_clkout0                                                                                       {0.000 1.666}          3.333           300.075         
    pll_clk[0]                                                                                       {0.000 0.208}          0.417           2400.600        
      pll_clk[0]_DIV                                                                                 {0.000 1.666}          3.333           300.075         
    pll_clk[1]                                                                                       {0.000 0.208}          0.417           2400.600        
      pll_clk[1]_DIV                                                                                 {0.000 1.666}          3.333           300.075         
    pll_clk[2]                                                                                       {0.000 0.208}          0.417           2400.600        
      pll_clk[2]_DIV                                                                                 {0.000 1.666}          3.333           300.075         
  mmcm_clkout2                                                                                       {0.000 2.000}          3.999           250.062         
  mmcm_clkout5                                                                                       {0.000 6.665}          13.330          75.019          
  mmcm_clkout6                                                                                       {0.000 3.333}          6.665           150.038         
si570_user_clk_p                                                                                     {0.000 1.666}          3.333           300.030         
  clk_out1_design_1_clk_wiz_1_0                                                                      {0.000 14.999}         29.997          33.337          
  clk_out2_design_1_clk_wiz_1_0                                                                      {0.000 1.509}          3.019           331.283         
  clkfbout_design_1_clk_wiz_1_0                                                                      {0.000 4.999}          9.999           100.010         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                   1.985        0.000                      0                 5044        0.025        0.000                      0                 5044        2.000        0.000                       0                  2000  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       15.540        0.000                      0                 1050        0.028        0.000                      0                 1050       24.468        0.000                       0                   491  
mig_sys_clk_p[0]                                                                                           6.753        0.000                      0                   23        0.037        0.000                      0                   23        1.600        0.000                       0                    19  
  mmcm_clkout0                                                                                             0.084        0.000                      0                35321        0.013        0.000                      0                35321        0.500        0.000                       0                 18431  
    pll_clk[0]                                                                                                                                                                                                                                         0.039        0.000                       0                     9  
      pll_clk[0]_DIV                                                                                                                                                                                                                                   0.466        0.000                       0                    40  
    pll_clk[1]                                                                                                                                                                                                                                         0.039        0.000                       0                     9  
      pll_clk[1]_DIV                                                                                                                                                                                                                                   0.466        0.000                       0                    40  
    pll_clk[2]                                                                                                                                                                                                                                         0.039        0.000                       0                     7  
      pll_clk[2]_DIV                                                                                                                                                                                                                                   0.466        0.000                       0                    25  
  mmcm_clkout2                                                                                             0.283        0.000                      0                31028        0.015        0.000                      0                31028        1.457        0.000                       0                 11711  
  mmcm_clkout5                                                                                            10.933        0.000                      0                  872        0.028        0.000                      0                  872        6.133        0.000                       0                   568  
  mmcm_clkout6                                                                                             1.682        0.000                      0                 5615        0.026        0.000                      0                 5131        1.090        0.000                       0                  1732  
si570_user_clk_p                                                                                                                                                                                                                                       0.500        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0                                                                                                                                                                                                                        7.498        0.000                       0                     3  
  clk_out2_design_1_clk_wiz_1_0                                                                            0.059        0.000                      0                89770        0.010        0.000                      0                89770        0.009        0.000                       0                 31697  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                                                                        8.709        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_1_clk_wiz_1_0                                                                        clk_pl_0                                                                                                  28.129        0.000                      0                   72                                                                        
mmcm_clkout5                                                                                         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       12.845        0.000                      0                    8                                                                        
mmcm_clkout2                                                                                         mmcm_clkout0                                                                                               2.460        0.000                      0                  112                                                                        
mmcm_clkout5                                                                                         mmcm_clkout0                                                                                               2.601        0.000                      0                   28                                                                        
mmcm_clkout6                                                                                         mmcm_clkout0                                                                                               1.404        0.000                      0                  129                                                                        
mmcm_clkout0                                                                                         pll_clk[0]_DIV                                                                                             0.728        0.000                      0                  352        0.584        0.000                      0                  352  
mmcm_clkout0                                                                                         pll_clk[1]_DIV                                                                                             0.580        0.000                      0                  352        0.734        0.000                      0                  352  
mmcm_clkout0                                                                                         pll_clk[2]_DIV                                                                                             0.716        0.000                      0                  216        0.682        0.000                      0                  216  
mmcm_clkout0                                                                                         mmcm_clkout2                                                                                               1.330        0.000                      0                  161                                                                        
clk_out2_design_1_clk_wiz_1_0                                                                        mmcm_clkout2                                                                                               1.492        0.000                      0                  100                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  mmcm_clkout5                                                                                              49.585        0.000                      0                    8                                                                        
mmcm_clkout0                                                                                         mmcm_clkout5                                                                                              11.523        0.000                      0                   10                                                                        
mmcm_clkout0                                                                                         mmcm_clkout6                                                                                               1.819        0.000                      0                   36        0.193        0.000                      0                    1  
clk_pl_0                                                                                             clk_out2_design_1_clk_wiz_1_0                                                                              7.554        0.000                      0                  100                                                                        
mmcm_clkout2                                                                                         clk_out2_design_1_clk_wiz_1_0                                                                              2.898        0.000                      0                  100                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_out2_design_1_clk_wiz_1_0                                                                        clk_out2_design_1_clk_wiz_1_0                                                                              1.416        0.000                      0                  555        0.095        0.000                      0                  555  
**async_default**                                                                                    clk_pl_0                                                                                             clk_pl_0                                                                                                   8.603        0.000                      0                   96        0.160        0.000                      0                   96  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       48.125        0.000                      0                  100        0.123        0.000                      0                  100  
**async_default**                                                                                    mmcm_clkout2                                                                                         mmcm_clkout2                                                                                               1.767        0.000                      0                  545        0.091        0.000                      0                  545  
**async_default**                                                                                    mmcm_clkout5                                                                                         mmcm_clkout5                                                                                              12.313        0.000                      0                   91        0.108        0.000                      0                   91  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vcu_0/inst/VCU_i/PLVCUWDATAAXILITEAPB[28]
                            (rising edge-triggered cell VCU clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.965ns  (logic 0.563ns (8.083%)  route 6.402ns (91.917%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 11.673 - 10.000 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.555ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.499ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.748     1.956    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X55Y86         FDSE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.035 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.316     2.351    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X53Y85         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089     2.440 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.217     2.657    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata_0_sn_1
    SLICE_X52Y85         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     2.780 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.723     3.503    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X48Y102        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     3.652 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[28]_INST_0/O
                         net (fo=3, routed)           2.031     5.683    design_1_i/vcu_0/inst/softip_regs/pl_vcu_wdata_axi_lite_apb[28]
    SLICE_X22Y240        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     5.806 r  design_1_i/vcu_0/inst/softip_regs/VCU_i_i_31/O
                         net (fo=1, routed)           3.115     8.921    design_1_i/vcu_0/inst/lc_vcu_wdata_axi_lite_apb[28]
    VCU_X0Y0             VCU                                          r  design_1_i/vcu_0/inst/VCU_i/PLVCUWDATAAXILITEAPB[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.505    11.673    design_1_i/vcu_0/inst/s_axi_lite_aclk
    VCU_X0Y0             VCU                                          r  design_1_i/vcu_0/inst/VCU_i/PLVCUAXILITECLK
                         clock pessimism              0.118    11.791    
                         clock uncertainty           -0.130    11.661    
    VCU_X0Y0             VCU (Setup_VCU_PLVCUAXILITECLK_PLVCUWDATAAXILITEAPB[28])
                                                     -0.755    10.906    design_1_i/vcu_0/inst/VCU_i
  -------------------------------------------------------------------
                         required time                         10.906    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             2.080ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vcu_0/inst/VCU_i/PLVCUWDATAAXILITEAPB[25]
                            (rising edge-triggered cell VCU clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.863ns  (logic 0.572ns (8.335%)  route 6.291ns (91.665%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 11.673 - 10.000 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.555ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.499ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.748     1.956    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X55Y86         FDSE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.035 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.316     2.351    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X53Y85         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089     2.440 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.217     2.657    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata_0_sn_1
    SLICE_X52Y85         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     2.780 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.731     3.511    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X48Y101        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     3.659 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[25]_INST_0/O
                         net (fo=3, routed)           2.126     5.785    design_1_i/vcu_0/inst/softip_regs/pl_vcu_wdata_axi_lite_apb[25]
    SLICE_X22Y240        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.133     5.918 r  design_1_i/vcu_0/inst/softip_regs/VCU_i_i_34/O
                         net (fo=1, routed)           2.901     8.819    design_1_i/vcu_0/inst/lc_vcu_wdata_axi_lite_apb[25]
    VCU_X0Y0             VCU                                          r  design_1_i/vcu_0/inst/VCU_i/PLVCUWDATAAXILITEAPB[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.505    11.673    design_1_i/vcu_0/inst/s_axi_lite_aclk
    VCU_X0Y0             VCU                                          r  design_1_i/vcu_0/inst/VCU_i/PLVCUAXILITECLK
                         clock pessimism              0.118    11.791    
                         clock uncertainty           -0.130    11.661    
    VCU_X0Y0             VCU (Setup_VCU_PLVCUAXILITECLK_PLVCUWDATAAXILITEAPB[25])
                                                     -0.762    10.899    design_1_i/vcu_0/inst/VCU_i
  -------------------------------------------------------------------
                         required time                         10.899    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vcu_0/inst/VCU_i/PLVCUWDATAAXILITEAPB[15]
                            (rising edge-triggered cell VCU clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 0.812ns (11.734%)  route 6.108ns (88.266%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 11.673 - 10.000 ) 
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.687ns (routing 0.555ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.499ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.687     1.895    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[15])
                                                      0.547     2.442 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WDATA[15]
                         net (fo=1, routed)           3.265     5.707    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wdata[15]
    SLICE_X16Y240        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     5.831 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[15]_INST_0/O
                         net (fo=3, routed)           0.477     6.308    design_1_i/vcu_0/inst/softip_regs/pl_vcu_wdata_axi_lite_apb[15]
    SLICE_X22Y240        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.141     6.449 r  design_1_i/vcu_0/inst/softip_regs/VCU_i_i_44/O
                         net (fo=1, routed)           2.366     8.815    design_1_i/vcu_0/inst/lc_vcu_wdata_axi_lite_apb[15]
    VCU_X0Y0             VCU                                          r  design_1_i/vcu_0/inst/VCU_i/PLVCUWDATAAXILITEAPB[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.505    11.673    design_1_i/vcu_0/inst/s_axi_lite_aclk
    VCU_X0Y0             VCU                                          r  design_1_i/vcu_0/inst/VCU_i/PLVCUAXILITECLK
                         clock pessimism              0.118    11.791    
                         clock uncertainty           -0.130    11.661    
    VCU_X0Y0             VCU (Setup_VCU_PLVCUAXILITECLK_PLVCUWDATAAXILITEAPB[15])
                                                     -0.753    10.908    design_1_i/vcu_0/inst/VCU_i
  -------------------------------------------------------------------
                         required time                         10.908    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.227ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vcu_0/inst/VCU_i/PLVCUWDATAAXILITEAPB[4]
                            (rising edge-triggered cell VCU clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 0.609ns (9.056%)  route 6.116ns (90.944%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 11.673 - 10.000 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.555ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.499ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.748     1.956    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X55Y86         FDSE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.035 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.322     2.357    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X52Y85         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     2.407 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.088     2.495    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X52Y84         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     2.592 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.091     2.683    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X52Y85         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.782 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          2.781     5.563    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y240        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     5.686 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[4]_INST_0/O
                         net (fo=3, routed)           0.105     5.791    design_1_i/vcu_0/inst/softip_regs/pl_vcu_wdata_axi_lite_apb[4]
    SLICE_X22Y240        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.161     5.952 r  design_1_i/vcu_0/inst/softip_regs/VCU_i_i_55/O
                         net (fo=1, routed)           2.729     8.681    design_1_i/vcu_0/inst/lc_vcu_wdata_axi_lite_apb[4]
    VCU_X0Y0             VCU                                          r  design_1_i/vcu_0/inst/VCU_i/PLVCUWDATAAXILITEAPB[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.505    11.673    design_1_i/vcu_0/inst/s_axi_lite_aclk
    VCU_X0Y0             VCU                                          r  design_1_i/vcu_0/inst/VCU_i/PLVCUAXILITECLK
                         clock pessimism              0.118    11.791    
                         clock uncertainty           -0.130    11.661    
    VCU_X0Y0             VCU (Setup_VCU_PLVCUAXILITECLK_PLVCUWDATAAXILITEAPB[4])
                                                     -0.753    10.908    design_1_i/vcu_0/inst/VCU_i
  -------------------------------------------------------------------
                         required time                         10.908    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                  2.227    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vcu_0/inst/VCU_i/PLVCUWDATAAXILITEAPB[26]
                            (rising edge-triggered cell VCU clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 0.392ns (5.946%)  route 6.201ns (94.054%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 11.673 - 10.000 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.555ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.499ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.748     1.956    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X55Y86         FDSE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.035 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.316     2.351    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X53Y85         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089     2.440 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.217     2.657    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata_0_sn_1
    SLICE_X52Y85         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     2.780 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.939     3.719    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X49Y101        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     3.770 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[26]_INST_0/O
                         net (fo=3, routed)           2.024     5.794    design_1_i/vcu_0/inst/softip_regs/pl_vcu_wdata_axi_lite_apb[26]
    SLICE_X22Y240        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     5.844 r  design_1_i/vcu_0/inst/softip_regs/VCU_i_i_33/O
                         net (fo=1, routed)           2.705     8.549    design_1_i/vcu_0/inst/lc_vcu_wdata_axi_lite_apb[26]
    VCU_X0Y0             VCU                                          r  design_1_i/vcu_0/inst/VCU_i/PLVCUWDATAAXILITEAPB[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.505    11.673    design_1_i/vcu_0/inst/s_axi_lite_aclk
    VCU_X0Y0             VCU                                          r  design_1_i/vcu_0/inst/VCU_i/PLVCUAXILITECLK
                         clock pessimism              0.118    11.791    
                         clock uncertainty           -0.130    11.661    
    VCU_X0Y0             VCU (Setup_VCU_PLVCUAXILITECLK_PLVCUWDATAAXILITEAPB[26])
                                                     -0.851    10.810    design_1_i/vcu_0/inst/VCU_i
  -------------------------------------------------------------------
                         required time                         10.810    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.287ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vcu_0/inst/VCU_i/PLVCUWDATAAXILITEAPB[30]
                            (rising edge-triggered cell VCU clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 0.376ns (5.619%)  route 6.315ns (94.381%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 11.673 - 10.000 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.555ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.499ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.748     1.956    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X55Y86         FDSE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.035 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.316     2.351    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X53Y85         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089     2.440 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.217     2.657    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata_0_sn_1
    SLICE_X52Y85         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     2.780 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          2.817     5.597    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X16Y240        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.632 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[30]_INST_0/O
                         net (fo=3, routed)           0.093     5.725    design_1_i/vcu_0/inst/softip_regs/pl_vcu_wdata_axi_lite_apb[30]
    SLICE_X16Y240        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     5.775 r  design_1_i/vcu_0/inst/softip_regs/VCU_i_i_29/O
                         net (fo=1, routed)           2.872     8.647    design_1_i/vcu_0/inst/lc_vcu_wdata_axi_lite_apb[30]
    VCU_X0Y0             VCU                                          r  design_1_i/vcu_0/inst/VCU_i/PLVCUWDATAAXILITEAPB[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.505    11.673    design_1_i/vcu_0/inst/s_axi_lite_aclk
    VCU_X0Y0             VCU                                          r  design_1_i/vcu_0/inst/VCU_i/PLVCUAXILITECLK
                         clock pessimism              0.118    11.791    
                         clock uncertainty           -0.130    11.661    
    VCU_X0Y0             VCU (Setup_VCU_PLVCUAXILITECLK_PLVCUWDATAAXILITEAPB[30])
                                                     -0.727    10.934    design_1_i/vcu_0/inst/VCU_i
  -------------------------------------------------------------------
                         required time                         10.934    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vcu_0/inst/VCU_i/PLVCUWDATAAXILITEAPB[6]
                            (rising edge-triggered cell VCU clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.648ns  (logic 0.513ns (7.717%)  route 6.135ns (92.283%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 11.673 - 10.000 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.555ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.499ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.748     1.956    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X55Y86         FDSE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.035 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.316     2.351    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X53Y85         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089     2.440 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.217     2.657    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata_0_sn_1
    SLICE_X52Y85         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     2.780 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          2.815     5.595    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X16Y240        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     5.684 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[6]_INST_0/O
                         net (fo=3, routed)           0.101     5.785    design_1_i/vcu_0/inst/softip_regs/pl_vcu_wdata_axi_lite_apb[6]
    SLICE_X16Y240        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     5.918 r  design_1_i/vcu_0/inst/softip_regs/VCU_i_i_53/O
                         net (fo=1, routed)           2.686     8.604    design_1_i/vcu_0/inst/lc_vcu_wdata_axi_lite_apb[6]
    VCU_X0Y0             VCU                                          r  design_1_i/vcu_0/inst/VCU_i/PLVCUWDATAAXILITEAPB[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.505    11.673    design_1_i/vcu_0/inst/s_axi_lite_aclk
    VCU_X0Y0             VCU                                          r  design_1_i/vcu_0/inst/VCU_i/PLVCUAXILITECLK
                         clock pessimism              0.118    11.791    
                         clock uncertainty           -0.130    11.661    
    VCU_X0Y0             VCU (Setup_VCU_PLVCUAXILITECLK_PLVCUWDATAAXILITEAPB[6])
                                                     -0.758    10.903    design_1_i/vcu_0/inst/VCU_i
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.352ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vcu_0/inst/VCU_i/PLVCUWDATAAXILITEAPB[14]
                            (rising edge-triggered cell VCU clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.598ns  (logic 0.525ns (7.957%)  route 6.073ns (92.043%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 11.673 - 10.000 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.555ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.499ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.748     1.956    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X55Y86         FDSE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.035 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.316     2.351    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X53Y85         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089     2.440 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.217     2.657    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata_0_sn_1
    SLICE_X52Y85         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     2.780 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.716     3.496    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X48Y101        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     3.620 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[14]_INST_0/O
                         net (fo=3, routed)           2.407     6.027    design_1_i/vcu_0/inst/softip_regs/pl_vcu_wdata_axi_lite_apb[14]
    SLICE_X22Y240        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.110     6.137 r  design_1_i/vcu_0/inst/softip_regs/VCU_i_i_45/O
                         net (fo=1, routed)           2.417     8.554    design_1_i/vcu_0/inst/lc_vcu_wdata_axi_lite_apb[14]
    VCU_X0Y0             VCU                                          r  design_1_i/vcu_0/inst/VCU_i/PLVCUWDATAAXILITEAPB[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.505    11.673    design_1_i/vcu_0/inst/s_axi_lite_aclk
    VCU_X0Y0             VCU                                          r  design_1_i/vcu_0/inst/VCU_i/PLVCUAXILITECLK
                         clock pessimism              0.118    11.791    
                         clock uncertainty           -0.130    11.661    
    VCU_X0Y0             VCU (Setup_VCU_PLVCUAXILITECLK_PLVCUWDATAAXILITEAPB[14])
                                                     -0.755    10.906    design_1_i/vcu_0/inst/VCU_i
  -------------------------------------------------------------------
                         required time                         10.906    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                  2.352    

Slack (MET) :             2.443ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vcu_0/inst/VCU_i/PLVCUWDATAAXILITEAPB[31]
                            (rising edge-triggered cell VCU clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 0.439ns (6.954%)  route 5.874ns (93.046%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 11.673 - 10.000 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.555ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.499ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.748     1.956    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X55Y86         FDSE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.035 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.316     2.351    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X53Y85         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089     2.440 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.217     2.657    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata_0_sn_1
    SLICE_X52Y85         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     2.780 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.753     3.533    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X48Y102        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     3.582 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0/O
                         net (fo=3, routed)           2.188     5.770    design_1_i/vcu_0/inst/softip_regs/pl_vcu_wdata_axi_lite_apb[31]
    SLICE_X22Y240        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     5.869 r  design_1_i/vcu_0/inst/softip_regs/VCU_i_i_28/O
                         net (fo=1, routed)           2.400     8.269    design_1_i/vcu_0/inst/lc_vcu_wdata_axi_lite_apb[31]
    VCU_X0Y0             VCU                                          r  design_1_i/vcu_0/inst/VCU_i/PLVCUWDATAAXILITEAPB[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.505    11.673    design_1_i/vcu_0/inst/s_axi_lite_aclk
    VCU_X0Y0             VCU                                          r  design_1_i/vcu_0/inst/VCU_i/PLVCUAXILITECLK
                         clock pessimism              0.118    11.791    
                         clock uncertainty           -0.130    11.661    
    VCU_X0Y0             VCU (Setup_VCU_PLVCUAXILITECLK_PLVCUWDATAAXILITEAPB[31])
                                                     -0.949    10.712    design_1_i/vcu_0/inst/VCU_i
  -------------------------------------------------------------------
                         required time                         10.712    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                  2.443    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vcu_0/inst/VCU_i/PLVCUWDATAAXILITEAPB[0]
                            (rising edge-triggered cell VCU clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.529ns  (logic 0.561ns (8.592%)  route 5.968ns (91.408%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 11.673 - 10.000 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.555ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.499ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.748     1.956    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X55Y86         FDSE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.035 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.316     2.351    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X53Y85         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089     2.440 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.217     2.657    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata_0_sn_1
    SLICE_X52Y85         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     2.780 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          2.648     5.428    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X24Y241        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     5.550 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[0]_INST_0/O
                         net (fo=4, routed)           1.071     6.621    design_1_i/vcu_0/inst/softip_regs/pl_vcu_wdata_axi_lite_apb[0]
    SLICE_X48Y192        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     6.769 r  design_1_i/vcu_0/inst/softip_regs/VCU_i_i_59/O
                         net (fo=1, routed)           1.716     8.485    design_1_i/vcu_0/inst/lc_vcu_wdata_axi_lite_apb[0]
    VCU_X0Y0             VCU                                          r  design_1_i/vcu_0/inst/VCU_i/PLVCUWDATAAXILITEAPB[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.505    11.673    design_1_i/vcu_0/inst/s_axi_lite_aclk
    VCU_X0Y0             VCU                                          r  design_1_i/vcu_0/inst/VCU_i/PLVCUAXILITECLK
                         clock pessimism              0.118    11.791    
                         clock uncertainty           -0.130    11.661    
    VCU_X0Y0             VCU (Setup_VCU_PLVCUAXILITECLK_PLVCUWDATAAXILITEAPB[0])
                                                     -0.716    10.945    design_1_i/vcu_0/inst/VCU_i
  -------------------------------------------------------------------
                         required time                         10.945    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  2.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.060ns (42.857%)  route 0.080ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Net Delay (Source):      1.701ns (routing 0.499ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.941ns (routing 0.555ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.701     1.869    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X21Y241        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y241        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     1.929 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[5]/Q
                         net (fo=2, routed)           0.080     2.009    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q[5]
    SLICE_X21Y242        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.941     2.149    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X21Y242        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[5]/C
                         clock pessimism             -0.227     1.922    
    SLICE_X21Y242        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     1.984    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ASIZE_Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.058ns (23.482%)  route 0.189ns (76.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.531ns (routing 0.499ns, distribution 1.032ns)
  Clock Net Delay (Destination): 1.789ns (routing 0.555ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.531     1.699    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X51Y178        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ASIZE_Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y178        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.757 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ASIZE_Q_reg[2]/Q
                         net (fo=2, routed)           0.189     1.946    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/DIB0
    SLICE_X53Y179        RAMD32                                       r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.789     1.997    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X53Y179        RAMD32                                       r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
                         clock pessimism             -0.157     1.840    
    SLICE_X53Y179        RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.078     1.918    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.060ns (41.667%)  route 0.084ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      1.535ns (routing 0.499ns, distribution 1.036ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.555ns, distribution 1.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.535     1.703    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X50Y124        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.763 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/Q
                         net (fo=2, routed)           0.084     1.847    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/Q[1]
    SLICE_X50Y123        SRL16E                                       r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.786     1.994    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X50Y123        SRL16E                                       r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.205     1.789    
    SLICE_X50Y123        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.029     1.818    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.061ns (21.404%)  route 0.224ns (78.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      1.548ns (routing 0.499ns, distribution 1.049ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.555ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.548     1.716    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X53Y179        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y179        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.777 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/Q
                         net (fo=1, routed)           0.224     2.001    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[6]
    SLICE_X53Y180        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.797     2.005    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X53Y180        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism             -0.096     1.909    
    SLICE_X53Y180        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     1.969    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.094ns (37.008%)  route 0.160ns (62.992%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      1.534ns (routing 0.499ns, distribution 1.035ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.555ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.534     1.702    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X51Y126        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y126        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.761 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[35]/Q
                         net (fo=1, routed)           0.136     1.897    design_1_i/mpsoc_ss/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[35]
    SLICE_X51Y119        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     1.932 r  design_1_i/mpsoc_ss/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[36]_i_1/O
                         net (fo=1, routed)           0.024     1.956    design_1_i/mpsoc_ss/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[36]
    SLICE_X51Y119        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.756     1.964    design_1_i/mpsoc_ss/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X51Y119        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[36]/C
                         clock pessimism             -0.100     1.864    
    SLICE_X51Y119        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     1.924    design_1_i/mpsoc_ss/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.957ns (routing 0.305ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.346ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        0.957     1.096    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X52Y125        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y125        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.135 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[8]/Q
                         net (fo=1, routed)           0.023     1.158    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[8]
    SLICE_X52Y125        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     1.178 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[8]_i_1__1/O
                         net (fo=1, routed)           0.006     1.184    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[8]_i_1__1_n_0
    SLICE_X52Y125        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.079     1.251    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X52Y125        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/C
                         clock pessimism             -0.147     1.104    
    SLICE_X52Y125        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.151    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    1.107ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      0.968ns (routing 0.305ns, distribution 0.663ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.346ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        0.968     1.107    design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/out
    SLICE_X52Y115        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.146 r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[0]/Q
                         net (fo=1, routed)           0.023     1.169    design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly[0]
    SLICE_X52Y115        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     1.189 r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly[1]_i_1/O
                         net (fo=1, routed)           0.006     1.195    design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly[1]_i_1_n_0
    SLICE_X52Y115        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.099     1.271    design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/out
    SLICE_X52Y115        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[1]/C
                         clock pessimism             -0.158     1.113    
    SLICE_X52Y115        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.160    design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.052ns (37.956%)  route 0.085ns (62.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.934ns (routing 0.305ns, distribution 0.629ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.346ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        0.934     1.073    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X49Y147        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y147        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.111 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/Q
                         net (fo=6, routed)           0.061     1.172    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg_n_0_[2]
    SLICE_X50Y147        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.014     1.186 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[3]_i_1__2/O
                         net (fo=1, routed)           0.024     1.210    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[3]_i_1__2_n_0
    SLICE_X50Y147        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.069     1.241    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X50Y147        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
                         clock pessimism             -0.112     1.129    
    SLICE_X50Y147        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     1.175    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.059ns (30.890%)  route 0.132ns (69.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.526ns (routing 0.499ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.555ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.526     1.694    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X52Y90         FDCE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.753 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/Q
                         net (fo=3, routed)           0.132     1.885    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[4]
    SLICE_X53Y90         FDCE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.743     1.951    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X53Y90         FDCE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.164     1.787    
    SLICE_X53Y90         FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     1.849    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.058ns (19.931%)  route 0.233ns (80.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      1.548ns (routing 0.499ns, distribution 1.049ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.555ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.548     1.716    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X53Y179        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y179        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.774 r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/Q
                         net (fo=1, routed)           0.233     2.007    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[7]
    SLICE_X53Y180        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.797     2.005    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X53Y180        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism             -0.096     1.909    
    SLICE_X53Y180        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     1.971    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     VCU/PLVCUAXILITECLK  n/a            6.000         10.000      4.000      VCU_X0Y0       design_1_i/vcu_0/inst/VCU_i/PLVCUAXILITECLK
Min Period        n/a     PS8/MAXIGP0ACLK      n/a            3.000         10.000      7.000      PS8_X0Y0       design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMD32/CLK           n/a            1.064         10.000      8.936      SLICE_X53Y89   design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/CLK
Min Period        n/a     RAMD32/CLK           n/a            1.064         10.000      8.936      SLICE_X53Y89   design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK           n/a            1.064         10.000      8.936      SLICE_X53Y89   design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/CLK
Min Period        n/a     RAMD32/CLK           n/a            1.064         10.000      8.936      SLICE_X53Y89   design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK           n/a            1.064         10.000      8.936      SLICE_X53Y89   design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC/CLK
Min Period        n/a     RAMD32/CLK           n/a            1.064         10.000      8.936      SLICE_X53Y89   design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK           n/a            1.064         10.000      8.936      SLICE_X53Y89   design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD/CLK
Min Period        n/a     RAMD32/CLK           n/a            1.064         10.000      8.936      SLICE_X53Y89   design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD_D1/CLK
Low Pulse Width   Fast    VCU/PLVCUAXILITECLK  n/a            3.000         5.000       2.000      VCU_X0Y0       design_1_i/vcu_0/inst/VCU_i/PLVCUAXILITECLK
Low Pulse Width   Slow    VCU/PLVCUAXILITECLK  n/a            3.000         5.000       2.000      VCU_X0Y0       design_1_i/vcu_0/inst/VCU_i/PLVCUAXILITECLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK      n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK      n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    SRLC32E/CLK          n/a            0.532         5.000       4.468      SLICE_X50Y125  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK          n/a            0.532         5.000       4.468      SLICE_X50Y125  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK          n/a            0.532         5.000       4.468      SLICE_X50Y125  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK          n/a            0.532         5.000       4.468      SLICE_X50Y125  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK          n/a            0.532         5.000       4.468      SLICE_X56Y124  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK          n/a            0.532         5.000       4.468      SLICE_X56Y124  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    VCU/PLVCUAXILITECLK  n/a            3.000         5.000       2.000      VCU_X0Y0       design_1_i/vcu_0/inst/VCU_i/PLVCUAXILITECLK
High Pulse Width  Fast    VCU/PLVCUAXILITECLK  n/a            3.000         5.000       2.000      VCU_X0Y0       design_1_i/vcu_0/inst/VCU_i/PLVCUAXILITECLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK      n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK      n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    RAMD32/CLK           n/a            0.532         5.000       4.468      SLICE_X53Y87   design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK           n/a            0.532         5.000       4.468      SLICE_X53Y87   design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK           n/a            0.532         5.000       4.468      SLICE_X53Y87   design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK           n/a            0.532         5.000       4.468      SLICE_X53Y87   design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK           n/a            0.532         5.000       4.468      SLICE_X53Y87   design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK           n/a            0.532         5.000       4.468      SLICE_X53Y87   design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       15.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.540ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.340ns (16.626%)  route 1.705ns (83.374%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -7.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    7.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.384ns (routing 0.498ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.468     5.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.384     7.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y165        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     7.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.605     7.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X92Y162        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     7.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.323     8.274    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X94Y161        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     8.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.301     8.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X96Y164        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.051     8.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.476     9.225    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                 15.540    

Slack (MET) :             20.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.264ns  (logic 5.265ns (84.052%)  route 0.999ns (15.948%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        1.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 51.989 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.729ns (routing 0.273ns, distribution 0.456ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.297    30.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X94Y162        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    30.450 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.390    30.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X93Y120        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.060    30.900 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.157    31.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X94Y118        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.052    31.109 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.155    31.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X94Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.778    51.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.729    51.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X94Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    51.989    
                         clock uncertainty           -0.235    51.754    
    SLICE_X94Y116        FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.044    51.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         51.710    
                         arrival time                         -31.264    
  -------------------------------------------------------------------
                         slack                                 20.446    

Slack (MET) :             20.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.264ns  (logic 5.265ns (84.052%)  route 0.999ns (15.948%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        1.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 51.989 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.729ns (routing 0.273ns, distribution 0.456ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.297    30.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X94Y162        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    30.450 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.390    30.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X93Y120        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.060    30.900 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.157    31.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X94Y118        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.052    31.109 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.155    31.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X94Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.778    51.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.729    51.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X94Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    51.989    
                         clock uncertainty           -0.235    51.754    
    SLICE_X94Y116        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.044    51.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         51.710    
                         arrival time                         -31.264    
  -------------------------------------------------------------------
                         slack                                 20.446    

Slack (MET) :             20.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.264ns  (logic 5.265ns (84.052%)  route 0.999ns (15.948%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        1.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 51.989 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.729ns (routing 0.273ns, distribution 0.456ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.297    30.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X94Y162        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    30.450 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.390    30.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X93Y120        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.060    30.900 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.157    31.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X94Y118        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.052    31.109 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.155    31.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X94Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.778    51.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.729    51.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X94Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    51.989    
                         clock uncertainty           -0.235    51.754    
    SLICE_X94Y116        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.044    51.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         51.710    
                         arrival time                         -31.264    
  -------------------------------------------------------------------
                         slack                                 20.446    

Slack (MET) :             20.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.264ns  (logic 5.265ns (84.052%)  route 0.999ns (15.948%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        1.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 51.989 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.729ns (routing 0.273ns, distribution 0.456ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.297    30.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X94Y162        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    30.450 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.390    30.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X93Y120        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.060    30.900 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.157    31.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X94Y118        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.052    31.109 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.155    31.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X94Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.778    51.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.729    51.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X94Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    51.989    
                         clock uncertainty           -0.235    51.754    
    SLICE_X94Y116        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.044    51.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         51.710    
                         arrival time                         -31.264    
  -------------------------------------------------------------------
                         slack                                 20.446    

Slack (MET) :             20.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.264ns  (logic 5.265ns (84.052%)  route 0.999ns (15.948%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        1.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 51.989 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.729ns (routing 0.273ns, distribution 0.456ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.297    30.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X94Y162        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    30.450 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.390    30.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X93Y120        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.060    30.900 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.157    31.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X94Y118        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.052    31.109 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.155    31.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X94Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.778    51.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.729    51.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X94Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    51.989    
                         clock uncertainty           -0.235    51.754    
    SLICE_X94Y116        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.044    51.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         51.710    
                         arrival time                         -31.264    
  -------------------------------------------------------------------
                         slack                                 20.446    

Slack (MET) :             20.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.264ns  (logic 5.265ns (84.052%)  route 0.999ns (15.948%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        1.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 51.989 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.729ns (routing 0.273ns, distribution 0.456ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.297    30.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X94Y162        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    30.450 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.390    30.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X93Y120        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.060    30.900 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.157    31.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X94Y118        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.052    31.109 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.155    31.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X94Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.778    51.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.729    51.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X94Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    51.989    
                         clock uncertainty           -0.235    51.754    
    SLICE_X94Y116        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.044    51.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         51.710    
                         arrival time                         -31.264    
  -------------------------------------------------------------------
                         slack                                 20.446    

Slack (MET) :             20.518ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.209ns  (logic 5.249ns (84.539%)  route 0.960ns (15.461%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        1.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 51.988 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.728ns (routing 0.273ns, distribution 0.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.297    30.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X94Y162        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    30.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.369    30.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X94Y120        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.096    30.915 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.294    31.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X94Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.778    51.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.728    51.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X94Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000    51.988    
                         clock uncertainty           -0.235    51.753    
    SLICE_X94Y118        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.026    51.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         51.727    
                         arrival time                         -31.209    
  -------------------------------------------------------------------
                         slack                                 20.518    

Slack (MET) :             20.518ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.210ns  (logic 5.249ns (84.525%)  route 0.961ns (15.475%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        1.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 51.988 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.728ns (routing 0.273ns, distribution 0.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.297    30.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X94Y162        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    30.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.369    30.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X94Y120        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.096    30.915 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.295    31.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X94Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.778    51.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.728    51.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X94Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000    51.988    
                         clock uncertainty           -0.235    51.753    
    SLICE_X94Y118        FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.025    51.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         51.728    
                         arrival time                         -31.210    
  -------------------------------------------------------------------
                         slack                                 20.518    

Slack (MET) :             20.518ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.209ns  (logic 5.249ns (84.539%)  route 0.960ns (15.461%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        1.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 51.988 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.728ns (routing 0.273ns, distribution 0.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.297    30.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X94Y162        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    30.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.369    30.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X94Y120        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.096    30.915 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.294    31.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X94Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.778    51.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.728    51.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X94Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000    51.988    
                         clock uncertainty           -0.235    51.753    
    SLICE_X94Y118        FDCE (Setup_FFF_SLICEM_C_CE)
                                                     -0.026    51.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         51.727    
                         arrival time                         -31.209    
  -------------------------------------------------------------------
                         slack                                 20.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.058ns (47.541%)  route 0.064ns (52.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.110ns
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    4.418ns
  Clock Net Delay (Source):      1.143ns (routing 0.454ns, distribution 0.689ns)
  Clock Net Delay (Destination): 1.314ns (routing 0.498ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.026     1.491    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.143     2.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X92Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.716 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.064     2.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out[3]
    SLICE_X92Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.468     5.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.314     7.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X92Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -4.418     2.692    
    SLICE_X92Y100        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.752    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.087ns  (logic 0.039ns (44.828%)  route 0.048ns (55.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.178ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    4.184ns
  Clock Net Delay (Source):      0.728ns (routing 0.273ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.830ns (routing 0.305ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.778     1.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.728     1.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X95Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y111        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/Q
                         net (fo=2, routed)           0.048     2.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[26]
    SLICE_X95Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.029     5.329    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.830     6.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X95Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                         clock pessimism             -4.184     1.994    
    SLICE_X95Y111        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.210ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    4.186ns
  Clock Net Delay (Source):      0.758ns (routing 0.273ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.862ns (routing 0.305ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.778     1.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.758     2.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y165        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.057 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[11]/Q
                         net (fo=1, routed)           0.023     2.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[11]
    SLICE_X98Y165        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     2.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[10]_i_1/O
                         net (fo=1, routed)           0.006     2.106    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[10]_i_1_n_0
    SLICE_X98Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.029     5.329    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.862     6.210    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[10]/C
                         clock pessimism             -4.186     2.024    
    SLICE_X98Y165        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.059ns (28.365%)  route 0.149ns (71.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.180ns
    Source Clock Delay      (SCD):    2.708ns
    Clock Pessimism Removal (CPR):    4.364ns
  Clock Net Delay (Source):      1.193ns (routing 0.454ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.384ns (routing 0.498ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.026     1.491    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.193     2.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y167        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/Q
                         net (fo=2, routed)           0.149     2.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[6]
    SLICE_X97Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.468     5.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.384     7.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/C
                         clock pessimism             -4.364     2.816    
    SLICE_X97Y165        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.878    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_din_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.175ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    4.177ns
  Clock Net Delay (Source):      0.726ns (routing 0.273ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.827ns (routing 0.305ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.778     1.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.726     1.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X92Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y118        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.025 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/Q
                         net (fo=10, routed)          0.060     2.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_din_temp_reg_0[0]
    SLICE_X91Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_din_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.029     5.329    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.827     6.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X91Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_din_temp_reg/C
                         clock pessimism             -4.177     1.998    
    SLICE_X91Y118        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_din_temp_reg
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.058ns (25.108%)  route 0.173ns (74.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.132ns
    Source Clock Delay      (SCD):    2.659ns
    Clock Pessimism Removal (CPR):    4.361ns
  Clock Net Delay (Source):      1.144ns (routing 0.454ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.498ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.026     1.491    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.144     2.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X92Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y104        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.173     2.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG0
    SLICE_X93Y105        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.468     5.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.336     7.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X93Y105        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
                         clock pessimism             -4.361     2.771    
    SLICE_X93Y105        RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.078     2.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG
  -------------------------------------------------------------------
                         required time                         -2.849    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.053ns (39.552%)  route 0.081ns (60.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.175ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    4.143ns
  Clock Net Delay (Source):      0.726ns (routing 0.273ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.827ns (routing 0.305ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.778     1.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.726     1.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X95Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y105        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.025 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=3, routed)           0.055     2.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X96Y105        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     2.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gof.gof1.overflow_i_i_1/O
                         net (fo=1, routed)           0.026     2.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg_0
    SLICE_X96Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.029     5.329    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.827     6.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/wr_clk
    SLICE_X96Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg/C
                         clock pessimism             -4.143     2.032    
    SLICE_X96Y105        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.203ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    4.186ns
  Clock Net Delay (Source):      0.751ns (routing 0.273ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.855ns (routing 0.305ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.778     1.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.751     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y163        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/Q
                         net (fo=2, routed)           0.027     2.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]
    SLICE_X97Y163        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     2.091 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.016     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X97Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.029     5.329    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.855     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism             -4.186     2.017    
    SLICE_X97Y163        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.063    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.197ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    4.186ns
  Clock Net Delay (Source):      0.745ns (routing 0.273ns, distribution 0.472ns)
  Clock Net Delay (Destination): 0.849ns (routing 0.305ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.778     1.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.745     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/m_bscan_tck[0]
    SLICE_X91Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y120        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/Q
                         net (fo=5, routed)           0.028     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]
    SLICE_X91Y120        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     2.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[6]_i_2/O
                         net (fo=1, routed)           0.016     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/p_0_in__0[6]
    SLICE_X91Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.029     5.329    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.849     6.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/m_bscan_tck[0]
    SLICE_X91Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[6]/C
                         clock pessimism             -4.186     2.011    
    SLICE_X91Y120        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.197ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    4.186ns
  Clock Net Delay (Source):      0.745ns (routing 0.273ns, distribution 0.472ns)
  Clock Net Delay (Destination): 0.849ns (routing 0.305ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.778     1.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.745     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/m_bscan_tck[0]
    SLICE_X91Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y120        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/Q
                         net (fo=5, routed)           0.028     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]
    SLICE_X91Y120        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     2.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[5]_i_1/O
                         net (fo=1, routed)           0.017     2.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/p_0_in__0[5]
    SLICE_X91Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.029     5.329    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.849     6.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/m_bscan_tck[0]
    SLICE_X91Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/C
                         clock pessimism             -4.186     2.011    
    SLICE_X91Y120        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X1Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X93Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X93Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X93Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X93Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X93Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X93Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X93Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X93Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X93Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X93Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X93Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X93Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X93Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X93Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X93Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X93Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X93Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X93Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X93Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X93Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X93Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X93Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X93Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X93Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X93Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X93Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X93Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X93Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X93Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mig_sys_clk_p[0]
  To Clock:  mig_sys_clk_p[0]

Setup :            0  Failing Endpoints,  Worst Slack        6.753ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.753ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
                            (rising edge-triggered cell FDRE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Path Group:             mig_sys_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.998ns  (mig_sys_clk_p[0] rise@7.998ns - mig_sys_clk_p[0] rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.372ns (32.069%)  route 0.788ns (67.931%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.612ns = ( 10.610 - 7.998 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 1.119ns, distribution 0.800ns)
  Clock Net Delay (Destination): 1.704ns (routing 1.015ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mig_sys_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.919     2.989    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X69Y148        FDSE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y148        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.068 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/Q
                         net (fo=7, routed)           0.077     3.145    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]
    SLICE_X69Y148        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     3.303 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2/O
                         net (fo=1, routed)           0.209     3.512    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2_n_0
    SLICE_X69Y148        LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.135     3.647 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1/O
                         net (fo=1, routed)           0.502     4.149    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1_n_0
    SLICE_X69Y163        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mig_sys_clk_p[0] rise edge)
                                                      7.998     7.998 r  
    H9                                                0.000     7.998 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     7.998    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     8.556 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.596    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.596 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     8.882    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.906 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.704    10.610    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X69Y163        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/C
                         clock pessimism              0.302    10.912    
                         clock uncertainty           -0.035    10.877    
    SLICE_X69Y163        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    10.902    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg
  -------------------------------------------------------------------
                         required time                         10.902    
                         arrival time                          -4.149    
  -------------------------------------------------------------------
                         slack                                  6.753    

Slack (MET) :             6.914ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Path Group:             mig_sys_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.998ns  (mig_sys_clk_p[0] rise@7.998ns - mig_sys_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.229ns (23.706%)  route 0.737ns (76.294%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.609ns = ( 10.607 - 7.998 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 1.119ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.701ns (routing 1.015ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mig_sys_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.924     2.994    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X69Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y148        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.075 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.289     3.364    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X69Y148        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     3.461 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.139     3.600    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X68Y148        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     3.651 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.309     3.960    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X69Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mig_sys_clk_p[0] rise edge)
                                                      7.998     7.998 r  
    H9                                                0.000     7.998 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     7.998    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     8.556 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.596    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.596 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     8.882    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.906 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.701    10.607    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X69Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                         clock pessimism              0.375    10.983    
                         clock uncertainty           -0.035    10.947    
    SLICE_X69Y148        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.074    10.873    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                          -3.960    
  -------------------------------------------------------------------
                         slack                                  6.914    

Slack (MET) :             6.914ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Path Group:             mig_sys_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.998ns  (mig_sys_clk_p[0] rise@7.998ns - mig_sys_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.229ns (23.706%)  route 0.737ns (76.294%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.609ns = ( 10.607 - 7.998 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 1.119ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.701ns (routing 1.015ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mig_sys_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.924     2.994    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X69Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y148        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.075 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.289     3.364    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X69Y148        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     3.461 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.139     3.600    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X68Y148        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     3.651 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.309     3.960    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X69Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mig_sys_clk_p[0] rise edge)
                                                      7.998     7.998 r  
    H9                                                0.000     7.998 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     7.998    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     8.556 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.596    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.596 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     8.882    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.906 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.701    10.607    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X69Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism              0.375    10.983    
                         clock uncertainty           -0.035    10.947    
    SLICE_X69Y148        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074    10.873    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                          -3.960    
  -------------------------------------------------------------------
                         slack                                  6.914    

Slack (MET) :             6.914ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Path Group:             mig_sys_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.998ns  (mig_sys_clk_p[0] rise@7.998ns - mig_sys_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.229ns (23.706%)  route 0.737ns (76.294%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.609ns = ( 10.607 - 7.998 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 1.119ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.701ns (routing 1.015ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mig_sys_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.924     2.994    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X69Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y148        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.075 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.289     3.364    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X69Y148        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     3.461 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.139     3.600    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X68Y148        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     3.651 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.309     3.960    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X69Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mig_sys_clk_p[0] rise edge)
                                                      7.998     7.998 r  
    H9                                                0.000     7.998 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     7.998    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     8.556 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.596    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.596 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     8.882    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.906 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.701    10.607    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X69Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                         clock pessimism              0.375    10.983    
                         clock uncertainty           -0.035    10.947    
    SLICE_X69Y148        FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.074    10.873    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                          -3.960    
  -------------------------------------------------------------------
                         slack                                  6.914    

Slack (MET) :             6.914ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Path Group:             mig_sys_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.998ns  (mig_sys_clk_p[0] rise@7.998ns - mig_sys_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.229ns (23.706%)  route 0.737ns (76.294%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.609ns = ( 10.607 - 7.998 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 1.119ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.701ns (routing 1.015ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mig_sys_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.924     2.994    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X69Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y148        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.075 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.289     3.364    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X69Y148        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     3.461 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.139     3.600    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X68Y148        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     3.651 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.309     3.960    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X69Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock mig_sys_clk_p[0] rise edge)
                                                      7.998     7.998 r  
    H9                                                0.000     7.998 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     7.998    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     8.556 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.596    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.596 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     8.882    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.906 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.701    10.607    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X69Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                         clock pessimism              0.375    10.983    
                         clock uncertainty           -0.035    10.947    
    SLICE_X69Y148        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074    10.873    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                          -3.960    
  -------------------------------------------------------------------
                         slack                                  6.914    

Slack (MET) :             7.053ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                            (rising edge-triggered cell FDRE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
                            (rising edge-triggered cell FDRE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Path Group:             mig_sys_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.998ns  (mig_sys_clk_p[0] rise@7.998ns - mig_sys_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.228ns (25.880%)  route 0.653ns (74.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 10.620 - 7.998 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.908ns (routing 1.119ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.714ns (routing 1.015ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mig_sys_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.908     2.978    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X68Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.057 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/Q
                         net (fo=2, routed)           0.116     3.173    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design
    SLICE_X68Y148        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     3.322 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1/O
                         net (fo=1, routed)           0.537     3.859    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg0
    SLICE_X79Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mig_sys_clk_p[0] rise edge)
                                                      7.998     7.998 r  
    H9                                                0.000     7.998 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     7.998    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     8.556 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.596    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.596 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     8.882    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.906 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.714    10.620    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X79Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C
                         clock pessimism              0.302    10.922    
                         clock uncertainty           -0.035    10.887    
    SLICE_X79Y148        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025    10.912    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                          -3.859    
  -------------------------------------------------------------------
                         slack                                  7.053    

Slack (MET) :             7.082ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                            (rising edge-triggered cell FDRE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg/D
                            (rising edge-triggered cell FDRE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Path Group:             mig_sys_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.998ns  (mig_sys_clk_p[0] rise@7.998ns - mig_sys_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.227ns (26.928%)  route 0.616ns (73.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 10.611 - 7.998 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.908ns (routing 1.119ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.705ns (routing 1.015ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mig_sys_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.908     2.978    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X68Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.057 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/Q
                         net (fo=2, routed)           0.065     3.122    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design
    SLICE_X68Y148        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.270 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_async_mb_i_1/O
                         net (fo=1, routed)           0.551     3.821    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg0
    SLICE_X80Y149        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mig_sys_clk_p[0] rise edge)
                                                      7.998     7.998 r  
    H9                                                0.000     7.998 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     7.998    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     8.556 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.596    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.596 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     8.882    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.906 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.705    10.611    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X80Y149        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg/C
                         clock pessimism              0.302    10.913    
                         clock uncertainty           -0.035    10.878    
    SLICE_X80Y149        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025    10.903    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                  7.082    

Slack (MET) :             7.094ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Path Group:             mig_sys_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.998ns  (mig_sys_clk_p[0] rise@7.998ns - mig_sys_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.301ns (34.011%)  route 0.584ns (65.989%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.609ns = ( 10.607 - 7.998 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 1.119ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.701ns (routing 1.015ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mig_sys_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.924     2.994    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X69Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y148        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.075 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.289     3.364    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X69Y148        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     3.461 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.067     3.528    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X69Y148        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     3.651 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_2/O
                         net (fo=1, routed)           0.228     3.879    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst0[6]
    SLICE_X69Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mig_sys_clk_p[0] rise edge)
                                                      7.998     7.998 r  
    H9                                                0.000     7.998 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     7.998    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     8.556 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.596    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.596 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     8.882    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.906 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.701    10.607    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X69Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                         clock pessimism              0.375    10.983    
                         clock uncertainty           -0.035    10.947    
    SLICE_X69Y148        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    10.972    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  -------------------------------------------------------------------
                         required time                         10.972    
                         arrival time                          -3.879    
  -------------------------------------------------------------------
                         slack                                  7.094    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/D
                            (rising edge-triggered cell FDRE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Path Group:             mig_sys_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.998ns  (mig_sys_clk_p[0] rise@7.998ns - mig_sys_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.267ns (34.013%)  route 0.518ns (65.987%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.602ns = ( 10.600 - 7.998 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 1.119ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.694ns (routing 1.015ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mig_sys_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.924     2.994    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X69Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y148        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.075 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.289     3.364    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X69Y148        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     3.461 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.180     3.641    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X68Y148        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     3.730 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=1, routed)           0.049     3.779    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X68Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mig_sys_clk_p[0] rise edge)
                                                      7.998     7.998 r  
    H9                                                0.000     7.998 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     7.998    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     8.556 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.596    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.596 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     8.882    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.906 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.694    10.600    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X68Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                         clock pessimism              0.302    10.902    
                         clock uncertainty           -0.035    10.867    
    SLICE_X68Y148        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    10.892    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg
  -------------------------------------------------------------------
                         required time                         10.892    
                         arrival time                          -3.779    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.206ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Path Group:             mig_sys_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.998ns  (mig_sys_clk_p[0] rise@7.998ns - mig_sys_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.302ns (40.000%)  route 0.453ns (60.000%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.607ns = ( 10.605 - 7.998 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 1.119ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.699ns (routing 1.015ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mig_sys_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.924     2.994    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X69Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y148        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.075 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.289     3.364    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X69Y148        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     3.461 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.115     3.576    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X69Y148        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     3.700 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/O
                         net (fo=1, routed)           0.049     3.749    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1_n_0
    SLICE_X69Y148        FDSE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mig_sys_clk_p[0] rise edge)
                                                      7.998     7.998 r  
    H9                                                0.000     7.998 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     7.998    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     8.556 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.596    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.596 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     8.882    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.906 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.699    10.605    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X69Y148        FDSE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism              0.360    10.965    
                         clock uncertainty           -0.035    10.930    
    SLICE_X69Y148        FDSE (Setup_BFF_SLICEL_C_D)
                                                      0.025    10.955    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                  7.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Path Group:             mig_sys_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mig_sys_clk_p[0] rise@0.000ns - mig_sys_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.059ns (65.556%)  route 0.031ns (34.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Net Delay (Source):      1.064ns (routing 0.617ns, distribution 0.447ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.691ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mig_sys_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.064     1.599    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X69Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y148        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.638 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/Q
                         net (fo=4, routed)           0.025     1.663    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[2]
    SLICE_X69Y148        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     1.683 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[3]_i_1/O
                         net (fo=1, routed)           0.006     1.689    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst0[3]
    SLICE_X69Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mig_sys_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.208     1.898    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X69Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                         clock pessimism             -0.292     1.605    
    SLICE_X69Y148        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.652    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Path Group:             mig_sys_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mig_sys_clk_p[0] rise@0.000ns - mig_sys_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.062ns (59.615%)  route 0.042ns (40.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Net Delay (Source):      1.064ns (routing 0.617ns, distribution 0.447ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.691ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mig_sys_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.064     1.599    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X69Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y148        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.638 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/Q
                         net (fo=4, routed)           0.025     1.663    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[2]
    SLICE_X69Y148        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     1.686 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[2]_i_1/O
                         net (fo=1, routed)           0.017     1.703    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst0[2]
    SLICE_X69Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mig_sys_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.208     1.898    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X69Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism             -0.292     1.605    
    SLICE_X69Y148        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.651    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Path Group:             mig_sys_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mig_sys_clk_p[0] rise@0.000ns - mig_sys_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      1.058ns (routing 0.617ns, distribution 0.441ns)
  Clock Net Delay (Destination): 1.200ns (routing 0.691ns, distribution 0.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mig_sys_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.058     1.593    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X68Y147        FDPE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y147        FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.633 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/Q
                         net (fo=1, routed)           0.079     1.712    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async[1]
    SLICE_X68Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mig_sys_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.200     1.890    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X68Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
                         clock pessimism             -0.281     1.609    
    SLICE_X68Y148        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.656    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Path Group:             mig_sys_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mig_sys_clk_p[0] rise@0.000ns - mig_sys_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.062ns (55.856%)  route 0.049ns (44.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Net Delay (Source):      1.061ns (routing 0.617ns, distribution 0.444ns)
  Clock Net Delay (Destination): 1.204ns (routing 0.691ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mig_sys_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.061     1.596    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X69Y148        FDSE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y148        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.635 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/Q
                         net (fo=7, routed)           0.034     1.669    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]
    SLICE_X69Y148        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     1.692 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/O
                         net (fo=1, routed)           0.015     1.707    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1_n_0
    SLICE_X69Y148        FDSE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mig_sys_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.204     1.894    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X69Y148        FDSE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism             -0.291     1.602    
    SLICE_X69Y148        FDSE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.648    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Path Group:             mig_sys_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mig_sys_clk_p[0] rise@0.000ns - mig_sys_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.072ns (64.286%)  route 0.040ns (35.714%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Net Delay (Source):      1.061ns (routing 0.617ns, distribution 0.444ns)
  Clock Net Delay (Destination): 1.204ns (routing 0.691ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mig_sys_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.061     1.596    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X69Y148        FDSE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y148        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.635 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/Q
                         net (fo=7, routed)           0.034     1.669    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]
    SLICE_X69Y148        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     1.702 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1/O
                         net (fo=1, routed)           0.006     1.708    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1_n_0
    SLICE_X69Y148        FDSE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mig_sys_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.204     1.894    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X69Y148        FDSE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                         clock pessimism             -0.291     1.602    
    SLICE_X69Y148        FDSE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.649    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/D
                            (rising edge-triggered cell FDRE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Path Group:             mig_sys_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mig_sys_clk_p[0] rise@0.000ns - mig_sys_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.061ns (39.355%)  route 0.094ns (60.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Net Delay (Source):      1.061ns (routing 0.617ns, distribution 0.444ns)
  Clock Net Delay (Destination): 1.200ns (routing 0.691ns, distribution 0.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mig_sys_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.061     1.596    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X69Y148        FDSE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y148        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.635 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/Q
                         net (fo=7, routed)           0.078     1.713    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]
    SLICE_X68Y148        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     1.735 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=1, routed)           0.016     1.751    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X68Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mig_sys_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.200     1.890    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X68Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                         clock pessimism             -0.251     1.638    
    SLICE_X68Y148        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.684    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Path Group:             mig_sys_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mig_sys_clk_p[0] rise@0.000ns - mig_sys_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.040ns (33.058%)  route 0.081ns (66.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Net Delay (Source):      1.057ns (routing 0.617ns, distribution 0.440ns)
  Clock Net Delay (Destination): 1.200ns (routing 0.691ns, distribution 0.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mig_sys_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.057     1.592    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X68Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y148        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.632 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/Q
                         net (fo=1, routed)           0.081     1.713    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[0]
    SLICE_X68Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mig_sys_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.200     1.890    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X68Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
                         clock pessimism             -0.291     1.598    
    SLICE_X68Y148        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.645    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Path Group:             mig_sys_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mig_sys_clk_p[0] rise@0.000ns - mig_sys_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.040ns (32.787%)  route 0.082ns (67.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Net Delay (Source):      1.057ns (routing 0.617ns, distribution 0.440ns)
  Clock Net Delay (Destination): 1.200ns (routing 0.691ns, distribution 0.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mig_sys_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.057     1.592    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X68Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y148        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.632 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/Q
                         net (fo=1, routed)           0.082     1.714    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[2]
    SLICE_X68Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mig_sys_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.200     1.890    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X68Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                         clock pessimism             -0.291     1.598    
    SLICE_X68Y148        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.645    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Path Group:             mig_sys_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mig_sys_clk_p[0] rise@0.000ns - mig_sys_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.074ns (59.677%)  route 0.050ns (40.323%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Net Delay (Source):      1.061ns (routing 0.617ns, distribution 0.444ns)
  Clock Net Delay (Destination): 1.204ns (routing 0.691ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mig_sys_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.061     1.596    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X69Y148        FDSE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y148        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.635 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/Q
                         net (fo=7, routed)           0.034     1.669    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]
    SLICE_X69Y148        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.035     1.704 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1/O
                         net (fo=1, routed)           0.016     1.720    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1_n_0
    SLICE_X69Y148        FDSE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mig_sys_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.204     1.894    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X69Y148        FDSE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism             -0.291     1.602    
    SLICE_X69Y148        FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.648    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by mig_sys_clk_p[0]  {rise@0.000ns fall@3.999ns period=7.998ns})
  Path Group:             mig_sys_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mig_sys_clk_p[0] rise@0.000ns - mig_sys_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.040ns (28.777%)  route 0.099ns (71.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Net Delay (Source):      1.058ns (routing 0.617ns, distribution 0.441ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.691ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mig_sys_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.058     1.593    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X68Y147        FDPE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y147        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.633 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/Q
                         net (fo=1, routed)           0.099     1.732    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async[0]
    SLICE_X68Y147        FDPE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mig_sys_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.201     1.891    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X68Y147        FDPE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
                         clock pessimism             -0.291     1.599    
    SLICE_X68Y147        FDPE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.646    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mig_sys_clk_p[0]
Waveform(ns):       { 0.000 3.999 }
Period(ns):         7.998
Sources:            { mig_sys_clk_p[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         7.998       6.708      BUFGCE_X1Y123  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         7.998       6.927      MMCM_X1Y2      design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.550         7.998       7.448      SLICE_X69Y148  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
Min Period        n/a     FDSE/C             n/a            0.550         7.998       7.448      SLICE_X69Y148  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.550         7.998       7.448      SLICE_X69Y148  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.550         7.998       7.448      SLICE_X69Y148  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
Min Period        n/a     FDSE/C             n/a            0.550         7.998       7.448      SLICE_X69Y148  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
Min Period        n/a     FDSE/C             n/a            0.550         7.998       7.448      SLICE_X69Y148  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
Min Period        n/a     FDRE/C             n/a            0.550         7.998       7.448      SLICE_X69Y148  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
Min Period        n/a     FDRE/C             n/a            0.550         7.998       7.448      SLICE_X68Y148  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            2.399         3.999       1.600      MMCM_X1Y2      design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            2.399         3.999       1.600      MMCM_X1Y2      design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Fast    FDPE/C             n/a            0.275         3.999       3.724      SLICE_X68Y147  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.275         3.999       3.724      SLICE_X68Y147  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         3.999       3.724      SLICE_X69Y148  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.275         3.999       3.724      SLICE_X69Y148  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.275         3.999       3.724      SLICE_X69Y148  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         3.999       3.724      SLICE_X69Y148  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         3.999       3.724      SLICE_X69Y148  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.275         3.999       3.724      SLICE_X69Y148  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            2.399         3.999       1.600      MMCM_X1Y2      design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            2.399         3.999       1.600      MMCM_X1Y2      design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.275         3.999       3.724      SLICE_X69Y148  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         3.999       3.724      SLICE_X69Y148  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         3.999       3.724      SLICE_X69Y148  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         3.999       3.724      SLICE_X69Y148  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
High Pulse Width  Slow    FDSE/C             n/a            0.275         3.999       3.724      SLICE_X69Y148  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.275         3.999       3.724      SLICE_X69Y148  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
High Pulse Width  Slow    FDSE/C             n/a            0.275         3.999       3.724      SLICE_X69Y148  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         3.999       3.724      SLICE_X68Y148  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/RdDataIndex_d_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[3].i_Ram/i_Ram/l_64.i_Ram/i_RAM/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.079ns (2.859%)  route 2.684ns (97.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.613ns = ( 7.946 - 3.333 ) 
    Source Clock Delay      (SCD):    4.378ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.388ns (routing 0.171ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.155ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.388     4.378    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/c0_ddr4_ui_clk
    SLICE_X65Y208        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/RdDataIndex_d_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y208        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.457 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/RdDataIndex_d_reg[4]_rep/Q
                         net (fo=54, routed)          2.684     7.141    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[3].i_Ram/i_Ram/l_64.i_Ram/W_Addr[4]
    RAMB36_X3Y27         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[3].i_Ram/i_Ram/l_64.i_Ram/i_RAM/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    H9                                                0.000     3.333 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.248     7.946    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[3].i_Ram/i_Ram/l_64.i_Ram/Clk
    RAMB36_X3Y27         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[3].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKBWRCLK
                         clock pessimism             -0.360     7.586    
                         clock uncertainty           -0.052     7.534    
    RAMB36_X3Y27         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.309     7.225    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[3].i_Ram/i_Ram/l_64.i_Ram/i_RAM
  -------------------------------------------------------------------
                         required time                          7.225    
                         arrival time                          -7.141    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/RdDataIndex_d_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[2].i_Ram/i_Ram/l_64.i_Ram/i_RAM/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.079ns (2.900%)  route 2.645ns (97.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.608ns = ( 7.941 - 3.333 ) 
    Source Clock Delay      (SCD):    4.378ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.388ns (routing 0.171ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.155ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.388     4.378    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/c0_ddr4_ui_clk
    SLICE_X65Y208        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/RdDataIndex_d_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y208        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.457 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/RdDataIndex_d_reg[4]_rep/Q
                         net (fo=54, routed)          2.645     7.102    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[2].i_Ram/i_Ram/l_64.i_Ram/W_Addr[4]
    RAMB36_X3Y28         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[2].i_Ram/i_Ram/l_64.i_Ram/i_RAM/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    H9                                                0.000     3.333 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.243     7.941    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[2].i_Ram/i_Ram/l_64.i_Ram/Clk
    RAMB36_X3Y28         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[2].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKBWRCLK
                         clock pessimism             -0.360     7.581    
                         clock uncertainty           -0.052     7.529    
    RAMB36_X3Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.309     7.220    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[2].i_Ram/i_Ram/l_64.i_Ram/i_RAM
  -------------------------------------------------------------------
                         required time                          7.220    
                         arrival time                          -7.102    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/RdDataIndex_d_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.079ns (2.940%)  route 2.608ns (97.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 7.930 - 3.333 ) 
    Source Clock Delay      (SCD):    4.378ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.388ns (routing 0.171ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.155ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.388     4.378    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/c0_ddr4_ui_clk
    SLICE_X65Y208        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/RdDataIndex_d_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y208        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.457 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/RdDataIndex_d_reg[4]_rep/Q
                         net (fo=54, routed)          2.608     7.065    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/W_Addr[4]
    RAMB36_X3Y30         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    H9                                                0.000     3.333 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.232     7.930    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/Clk
    RAMB36_X3Y30         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKBWRCLK
                         clock pessimism             -0.360     7.570    
                         clock uncertainty           -0.052     7.518    
    RAMB36_X3Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.309     7.209    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM
  -------------------------------------------------------------------
                         required time                          7.209    
                         arrival time                          -7.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/CalibDoneRdGen_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Reorder/i_RW/RnW_i_reg_rep__0/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 0.610ns (19.741%)  route 2.480ns (80.259%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.570ns = ( 7.903 - 3.333 ) 
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    -0.295ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.289ns (routing 0.171ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.155ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.289     4.279    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/c0_ddr4_ui_clk
    SLICE_X73Y156        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/CalibDoneRdGen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y156        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.355 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/CalibDoneRdGen_reg/Q
                         net (fo=86, routed)          0.838     5.193    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Sequencer/RdDataStrobe_d_reg[0]_rep__0
    SLICE_X60Y156        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149     5.342 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Sequencer/Freezed_i_i_3/O
                         net (fo=40, routed)          0.363     5.705    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Reorder/i_RW/Stop
    SLICE_X58Y163        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     5.754 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Reorder/i_RW/OutValid_i_i_3__7/O
                         net (fo=1, routed)           0.136     5.890    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Reorder/l_Bank[7].i_Bank/OutValid_i_reg_2
    SLICE_X58Y166        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     5.940 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Reorder/l_Bank[7].i_Bank/OutValid_i_i_2__7/O
                         net (fo=2, routed)           0.257     6.197    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Reorder/i_RW/FSM_onehot_State_reg[3]_5
    SLICE_X59Y159        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.099     6.296 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Reorder/i_RW/FSM_onehot_State[3]_i_6/O
                         net (fo=2, routed)           0.280     6.576    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Reorder/i_Arbiter/i_Arbiter/l_Nodes[5].i_Node/FSM_onehot_State_reg[2]_3
    SLICE_X61Y164        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     6.728 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Reorder/i_Arbiter/i_Arbiter/l_Nodes[5].i_Node/FSM_onehot_State[2]_i_4/O
                         net (fo=6, routed)           0.343     7.071    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Reorder/i_RW/FSM_onehot_State_reg[2]_0
    SLICE_X62Y162        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     7.106 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Reorder/i_RW/RnW_i_rep_i_1__0/O
                         net (fo=1, routed)           0.263     7.369    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Reorder/i_RW/RnW_i_rep_i_1__0_n_0
    SLICE_X63Y162        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Reorder/i_RW/RnW_i_reg_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    H9                                                0.000     3.333 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.205     7.903    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Reorder/i_RW/c0_ddr4_ui_clk
    SLICE_X63Y162        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Reorder/i_RW/RnW_i_reg_rep__0/C
                         clock pessimism             -0.295     7.608    
                         clock uncertainty           -0.052     7.555    
    SLICE_X63Y162        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     7.580    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Reorder/i_RW/RnW_i_reg_rep__0
  -------------------------------------------------------------------
                         required time                          7.580    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/CalibDoneRdGen_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[5].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.115ns (4.220%)  route 2.610ns (95.780%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns = ( 7.976 - 3.333 ) 
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.289ns (routing 0.171ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.155ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.289     4.279    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/c0_ddr4_ui_clk
    SLICE_X73Y156        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/CalibDoneRdGen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y156        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.355 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/CalibDoneRdGen_reg/Q
                         net (fo=86, routed)          1.151     5.506    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Sequencer/RdDataStrobe_d_reg[0]_rep__0
    SLICE_X74Y54         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     5.545 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Sequencer/i_RAM_i_1__27/O
                         net (fo=9, routed)           1.459     7.004    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[5].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM_0
    RAMB36_X1Y3          RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[5].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    H9                                                0.000     3.333 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.278     7.976    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[5].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/c0_ddr4_ui_clk
    RAMB36_X1Y3          RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[5].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKARDCLK
                         clock pessimism             -0.360     7.616    
                         clock uncertainty           -0.052     7.564    
    RAMB36_X1Y3          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342     7.222    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[5].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM
  -------------------------------------------------------------------
                         required time                          7.222    
                         arrival time                          -7.004    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Reorder/g_PerRd.i_DummyRead/ReadSpyVec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr4_BurstGenWr/i_BurstGenCmd/l_DualPhyRAM[0].i_AddrBuffer/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[0].i_Ram/i_Ram/l_32.i_Ram/i_RAM/ENARDEN
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.290ns (10.898%)  route 2.371ns (89.102%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.656ns = ( 7.989 - 3.333 ) 
    Source Clock Delay      (SCD):    4.351ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.361ns (routing 0.171ns, distribution 1.190ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.155ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.361     4.351    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Reorder/g_PerRd.i_DummyRead/c0_ddr4_ui_clk
    SLICE_X62Y147        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Reorder/g_PerRd.i_DummyRead/ReadSpyVec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y147        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.432 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Reorder/g_PerRd.i_DummyRead/ReadSpyVec_reg[0]/Q
                         net (fo=3, routed)           0.237     4.669    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Reorder/g_PerRd.i_DummyRead/ReadSpyVec[0]
    SLICE_X62Y147        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     4.704 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Reorder/g_PerRd.i_DummyRead/PerRdCnt3x[8]_i_6/O
                         net (fo=1, routed)           0.187     4.891    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Reorder/g_PerRd.i_DummyRead/PerRdCnt3x[8]_i_6_n_0
    SLICE_X63Y146        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     4.989 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Reorder/g_PerRd.i_DummyRead/PerRdCnt3x[8]_i_4/O
                         net (fo=4, routed)           0.202     5.191    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Reorder/i_Arbiter/i_RAM
    SLICE_X64Y143        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     5.230 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Reorder/i_Arbiter/i_RAM_i_2__19/O
                         net (fo=11, routed)          0.955     6.185    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Reorder/i_Arbiter/OutValid_i_reg_10
    SLICE_X83Y119        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     6.222 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Reorder/i_Arbiter/i_RAM_i_1__16/O
                         net (fo=1, routed)           0.790     7.012    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr4_BurstGenWr/i_BurstGenCmd/l_DualPhyRAM[0].i_AddrBuffer/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[0].i_Ram/i_Ram/l_32.i_Ram/i_RAM_0
    RAMB18_X4Y42         RAMB18E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr4_BurstGenWr/i_BurstGenCmd/l_DualPhyRAM[0].i_AddrBuffer/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[0].i_Ram/i_Ram/l_32.i_Ram/i_RAM/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    H9                                                0.000     3.333 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.291     7.989    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr4_BurstGenWr/i_BurstGenCmd/l_DualPhyRAM[0].i_AddrBuffer/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[0].i_Ram/i_Ram/l_32.i_Ram/c0_ddr4_ui_clk
    RAMB18_X4Y42         RAMB18E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr4_BurstGenWr/i_BurstGenCmd/l_DualPhyRAM[0].i_AddrBuffer/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[0].i_Ram/i_Ram/l_32.i_Ram/i_RAM/CLKARDCLK
                         clock pessimism             -0.360     7.629    
                         clock uncertainty           -0.052     7.577    
    RAMB18_X4Y42         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ENARDEN)
                                                     -0.342     7.235    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr4_BurstGenWr/i_BurstGenCmd/l_DualPhyRAM[0].i_AddrBuffer/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[0].i_Ram/i_Ram/l_32.i_Ram/i_RAM
  -------------------------------------------------------------------
                         required time                          7.235    
                         arrival time                          -7.012    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/RdDataIndex_d_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[6].i_Ram/i_Ram/l_64.i_Ram/i_RAM/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.079ns (2.859%)  route 2.684ns (97.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.670ns = ( 8.003 - 3.333 ) 
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.303ns (routing 0.171ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.155ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.303     4.293    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/c0_ddr4_ui_clk
    SLICE_X80Y152        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/RdDataIndex_d_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y152        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.372 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/RdDataIndex_d_reg[0]_rep/Q
                         net (fo=18, routed)          2.684     7.056    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[6].i_Ram/i_Ram/l_64.i_Ram/W_Addr[0]
    RAMB36_X1Y36         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[6].i_Ram/i_Ram/l_64.i_Ram/i_RAM/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    H9                                                0.000     3.333 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.305     8.003    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[6].i_Ram/i_Ram/l_64.i_Ram/Clk
    RAMB36_X1Y36         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[6].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKBWRCLK
                         clock pessimism             -0.360     7.643    
                         clock uncertainty           -0.052     7.591    
    RAMB36_X1Y36         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.287     7.304    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[6].i_Ram/i_Ram/l_64.i_Ram/i_RAM
  -------------------------------------------------------------------
                         required time                          7.304    
                         arrival time                          -7.056    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/RdDataIndex_d_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[1].i_Ram/i_Ram/l_64.i_Ram/i_RAM/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.079ns (3.057%)  route 2.505ns (96.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns = ( 7.934 - 3.333 ) 
    Source Clock Delay      (SCD):    4.378ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.388ns (routing 0.171ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.155ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.388     4.378    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/c0_ddr4_ui_clk
    SLICE_X65Y208        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/RdDataIndex_d_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y208        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.457 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/RdDataIndex_d_reg[4]_rep/Q
                         net (fo=54, routed)          2.505     6.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[1].i_Ram/i_Ram/l_64.i_Ram/W_Addr[4]
    RAMB36_X3Y29         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[1].i_Ram/i_Ram/l_64.i_Ram/i_RAM/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    H9                                                0.000     3.333 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.236     7.934    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[1].i_Ram/i_Ram/l_64.i_Ram/Clk
    RAMB36_X3Y29         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[1].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKBWRCLK
                         clock pessimism             -0.360     7.574    
                         clock uncertainty           -0.052     7.522    
    RAMB36_X3Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.309     7.213    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[1].i_Ram/i_Ram/l_64.i_Ram/i_RAM
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -6.962    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Sequencer/ShWrIndex_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[5].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.076ns (2.851%)  route 2.590ns (97.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns = ( 7.976 - 3.333 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.367ns (routing 0.171ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.155ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.367     4.357    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Sequencer/c0_ddr4_ui_clk
    SLICE_X96Y89         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Sequencer/ShWrIndex_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y89         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.433 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_Sequencer/ShWrIndex_reg[3][5]/Q
                         net (fo=25, routed)          2.590     7.023    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[5].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/ADDRARDADDR[5]
    RAMB36_X1Y3          RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[5].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    H9                                                0.000     3.333 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.278     7.976    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[5].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/c0_ddr4_ui_clk
    RAMB36_X1Y3          RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[5].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKARDCLK
                         clock pessimism             -0.351     7.625    
                         clock uncertainty           -0.052     7.573    
    RAMB36_X1Y3          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.294     7.279    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[5].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM
  -------------------------------------------------------------------
                         required time                          7.279    
                         arrival time                          -7.023    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/SdramRdData_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[1].i_Ram/i_Ram/l_64.i_Ram/i_RAM/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.076ns (2.765%)  route 2.673ns (97.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 8.024 - 3.333 ) 
    Source Clock Delay      (SCD):    4.292ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.302ns (routing 0.171ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.326ns (routing 0.155ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.302     4.292    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/c0_ddr4_ui_clk
    SLICE_X67Y115        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/SdramRdData_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.368 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/SdramRdData_d_reg[1]/Q
                         net (fo=5, routed)           2.673     7.041    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[1].i_Ram/i_Ram/l_64.i_Ram/i_RAM_0[0]
    RAMB36_X4Y38         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[1].i_Ram/i_Ram/l_64.i_Ram/i_RAM/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    H9                                                0.000     3.333 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.326     8.024    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[1].i_Ram/i_Ram/l_64.i_Ram/Clk
    RAMB36_X4Y38         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[1].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKBWRCLK
                         clock pessimism             -0.360     7.664    
                         clock uncertainty           -0.052     7.612    
    RAMB36_X4Y38         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[0])
                                                     -0.305     7.307    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[1].i_Ram/i_Ram/l_64.i_Ram/i_RAM
  -------------------------------------------------------------------
                         required time                          7.307    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                  0.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_EN
                            (rising edge-triggered cell RXTX_BITSLICE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.040ns (20.619%)  route 0.154ns (79.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    -0.146ns
  Clock Net Delay (Source):      0.721ns (routing 0.096ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.108ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.981     1.516    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.746 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.891    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       0.721     2.629    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/wosp_reg[2]
    SLICE_X66Y99         FDSE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDSE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[11]/Q
                         net (fo=1, routed)           0.154     2.823    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_clb2phy_fifo_rden[0]
    BITSLICE_RX_TX_X1Y89 RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_EN
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.102     1.792    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.497 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.662    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.681 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       0.940     2.621    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/div_clk
    BITSLICE_RX_TX_X1Y89 RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
                         clock pessimism              0.146     2.766    
    BITSLICE_RX_TX_X1Y89 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_FIFO_RD_CLK_FIFO_RD_EN)
                                                      0.044     2.810    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -2.810    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/M_BankStrobe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/l_OutputPipe[1].i_OutputPipe/OutStrobe_i_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.081ns (45.506%)  route 0.097ns (54.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.415ns
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    -0.292ns
  Clock Net Delay (Source):      1.237ns (routing 0.155ns, distribution 1.082ns)
  Clock Net Delay (Destination): 1.425ns (routing 0.171ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.237     4.602    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/Clk
    SLICE_X58Y168        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/M_BankStrobe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y168        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.661 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/M_BankStrobe_reg[1]/Q
                         net (fo=6, routed)           0.073     4.734    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/InStrobe_6
    SLICE_X59Y168        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     4.756 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/OutStrobe_i_i_1__0/O
                         net (fo=1, routed)           0.024     4.780    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/l_OutputPipe[1].i_OutputPipe/OutStrobe_i_reg_3
    SLICE_X59Y168        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/l_OutputPipe[1].i_OutputPipe/OutStrobe_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.425     4.415    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/l_OutputPipe[1].i_OutputPipe/Clk
    SLICE_X59Y168        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/l_OutputPipe[1].i_OutputPipe/OutStrobe_i_reg/C
                         clock pessimism              0.292     4.707    
    SLICE_X59Y168        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     4.767    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/l_OutputPipe[1].i_OutputPipe/OutStrobe_i_reg
  -------------------------------------------------------------------
                         required time                         -4.767    
                         arrival time                           4.780    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd4_BurstGenRd/i_BurstGenCmd/l_OutputPipe[2].i_OutputPipe/OutParam_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_SdramReorderPortsArbiter/l_BankArbiters[2].l_RdHighArbiter.i_RdHighArbiter/i_HighArbiter/l_Nodes[1].i_Node/g_PipeValid.i_OutPipe/OutParam_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.083ns (46.111%)  route 0.097ns (53.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.396ns
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    -0.292ns
  Clock Net Delay (Source):      1.219ns (routing 0.155ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.171ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.219     4.584    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd4_BurstGenRd/i_BurstGenCmd/l_OutputPipe[2].i_OutputPipe/Clk
    SLICE_X58Y150        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd4_BurstGenRd/i_BurstGenCmd/l_OutputPipe[2].i_OutputPipe/OutParam_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y150        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.645 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd4_BurstGenRd/i_BurstGenCmd/l_OutputPipe[2].i_OutputPipe/OutParam_reg[2]/Q
                         net (fo=2, routed)           0.073     4.718    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_SdramReorderPortsArbiter/l_BankArbiters[2].l_RdHighArbiter.i_RdHighArbiter/i_HighArbiter/l_Nodes[1].i_Node/g_PipeWait.i_In1Pipe/Param_i_reg[9]_0[3]
    SLICE_X58Y149        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.022     4.740 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_SdramReorderPortsArbiter/l_BankArbiters[2].l_RdHighArbiter.i_RdHighArbiter/i_HighArbiter/l_Nodes[1].i_Node/g_PipeWait.i_In1Pipe/OutParam[4]_i_1__9/O
                         net (fo=1, routed)           0.024     4.764    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_SdramReorderPortsArbiter/l_BankArbiters[2].l_RdHighArbiter.i_RdHighArbiter/i_HighArbiter/l_Nodes[1].i_Node/g_PipeValid.i_OutPipe/D[3]
    SLICE_X58Y149        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_SdramReorderPortsArbiter/l_BankArbiters[2].l_RdHighArbiter.i_RdHighArbiter/i_HighArbiter/l_Nodes[1].i_Node/g_PipeValid.i_OutPipe/OutParam_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.406     4.396    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_SdramReorderPortsArbiter/l_BankArbiters[2].l_RdHighArbiter.i_RdHighArbiter/i_HighArbiter/l_Nodes[1].i_Node/g_PipeValid.i_OutPipe/c0_ddr4_ui_clk
    SLICE_X58Y149        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_SdramReorderPortsArbiter/l_BankArbiters[2].l_RdHighArbiter.i_RdHighArbiter/i_HighArbiter/l_Nodes[1].i_Node/g_PipeValid.i_OutPipe/OutParam_reg[4]/C
                         clock pessimism              0.292     4.688    
    SLICE_X58Y149        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     4.748    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_SdramReorderPortsArbiter/l_BankArbiters[2].l_RdHighArbiter.i_RdHighArbiter/i_HighArbiter/l_Nodes[1].i_Node/g_PipeValid.i_OutPipe/OutParam_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.748    
                         arrival time                           4.764    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[80]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_EN
                            (rising edge-triggered cell RXTX_BITSLICE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.039ns (19.898%)  route 0.157ns (80.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    -0.148ns
  Clock Net Delay (Source):      0.729ns (routing 0.096ns, distribution 0.633ns)
  Clock Net Delay (Destination): 0.966ns (routing 0.108ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.981     1.516    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.746 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.891    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       0.729     2.637    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/wosp_reg[2]
    SLICE_X66Y140        FDSE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.676 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[80]/Q
                         net (fo=1, routed)           0.157     2.833    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_clb2phy_fifo_rden[0]
    BITSLICE_RX_TX_X1Y119
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_EN
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.102     1.792    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.497 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.662    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.681 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       0.966     2.647    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/div_clk
    BITSLICE_RX_TX_X1Y119
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
                         clock pessimism              0.148     2.794    
    BITSLICE_RX_TX_X1Y119
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_FIFO_RD_CLK_FIFO_RD_EN)
                                                      0.022     2.816    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -2.816    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/i_BurstGenCmd/l_OutputPipe[1].i_OutputPipe/OutParam_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_SdramReorderPortsArbiter/l_BankArbiters[1].l_WrHighArbiter.i_WrHighArbiter/i_HighArbiter/l_Nodes[1].i_Node/g_PipeWait.i_In0Pipe/Param_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.058ns (34.940%)  route 0.108ns (65.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.399ns
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    -0.292ns
  Clock Net Delay (Source):      1.241ns (routing 0.155ns, distribution 1.086ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.171ns, distribution 1.238ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.241     4.606    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/i_BurstGenCmd/l_OutputPipe[1].i_OutputPipe/c0_ddr4_ui_clk
    SLICE_X57Y168        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/i_BurstGenCmd/l_OutputPipe[1].i_OutputPipe/OutParam_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y168        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.664 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/i_BurstGenCmd/l_OutputPipe[1].i_OutputPipe/OutParam_reg[4]/Q
                         net (fo=2, routed)           0.108     4.772    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_SdramReorderPortsArbiter/l_BankArbiters[1].l_WrHighArbiter.i_WrHighArbiter/i_HighArbiter/l_Nodes[1].i_Node/g_PipeWait.i_In0Pipe/Param_i_reg[9]_0[5]
    SLICE_X56Y168        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_SdramReorderPortsArbiter/l_BankArbiters[1].l_WrHighArbiter.i_WrHighArbiter/i_HighArbiter/l_Nodes[1].i_Node/g_PipeWait.i_In0Pipe/Param_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.409     4.399    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_SdramReorderPortsArbiter/l_BankArbiters[1].l_WrHighArbiter.i_WrHighArbiter/i_HighArbiter/l_Nodes[1].i_Node/g_PipeWait.i_In0Pipe/c0_ddr4_ui_clk
    SLICE_X56Y168        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_SdramReorderPortsArbiter/l_BankArbiters[1].l_WrHighArbiter.i_WrHighArbiter/i_HighArbiter/l_Nodes[1].i_Node/g_PipeWait.i_In0Pipe/Param_i_reg[6]/C
                         clock pessimism              0.292     4.691    
    SLICE_X56Y168        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     4.751    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/i_SdramReorderPortsArbiter/l_BankArbiters[1].l_WrHighArbiter.i_WrHighArbiter/i_HighArbiter/l_Nodes[1].i_Node/g_PipeWait.i_In0Pipe/Param_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.751    
                         arrival time                           4.772    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.059ns (46.094%)  route 0.069ns (53.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.323ns
    Source Clock Delay      (SCD):    4.521ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Net Delay (Source):      1.156ns (routing 0.155ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.333ns (routing 0.171ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.156     4.521    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][20]
    SLICE_X76Y107        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y107        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     4.580 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL0_reg[25]/Q
                         net (fo=2, routed)           0.069     4.649    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/ub_lowCL0[25]
    SLICE_X76Y106        FDSE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.333     4.323    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/SYNC[0].sync_reg_reg[0]
    SLICE_X76Y106        FDSE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[25]/C
                         clock pessimism              0.243     4.565    
    SLICE_X76Y106        FDSE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     4.627    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[25]
  -------------------------------------------------------------------
                         required time                         -4.627    
                         arrival time                           4.649    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/i_BurstGenCmd/l_BankFifos[1].M_MultFifoRdData_Sync_reg[1][Index][1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/i_BurstGenCmd/l_OutputPipe[1].i_OutputPipe/OutParam_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.060ns (30.457%)  route 0.137ns (69.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.412ns
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    -0.292ns
  Clock Net Delay (Source):      1.226ns (routing 0.155ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.171ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.226     4.591    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/i_BurstGenCmd/c0_ddr4_ui_clk
    SLICE_X61Y163        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/i_BurstGenCmd/l_BankFifos[1].M_MultFifoRdData_Sync_reg[1][Index][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y163        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     4.651 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/i_BurstGenCmd/l_BankFifos[1].M_MultFifoRdData_Sync_reg[1][Index][1]/Q
                         net (fo=1, routed)           0.137     4.788    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/i_BurstGenCmd/l_OutputPipe[1].i_OutputPipe/OutParam_reg[7]_1[1]
    SLICE_X60Y164        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/i_BurstGenCmd/l_OutputPipe[1].i_OutputPipe/OutParam_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.422     4.412    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/i_BurstGenCmd/l_OutputPipe[1].i_OutputPipe/c0_ddr4_ui_clk
    SLICE_X60Y164        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/i_BurstGenCmd/l_OutputPipe[1].i_OutputPipe/OutParam_reg[1]/C
                         clock pessimism              0.292     4.704    
    SLICE_X60Y164        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     4.766    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/i_BurstGenCmd/l_OutputPipe[1].i_OutputPipe/OutParam_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.766    
                         arrival time                           4.788    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL0_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.058ns (43.284%)  route 0.076ns (56.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.331ns
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Net Delay (Source):      1.159ns (routing 0.155ns, distribution 1.004ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.171ns, distribution 1.170ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.159     4.524    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][20]
    SLICE_X77Y112        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL0_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y112        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.582 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL0_reg[32]/Q
                         net (fo=2, routed)           0.076     4.658    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/ub_uppCL0[32]
    SLICE_X77Y110        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.341     4.331    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/SYNC[0].sync_reg_reg[0]
    SLICE_X77Y110        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[32]/C
                         clock pessimism              0.243     4.573    
    SLICE_X77Y110        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     4.635    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[32]
  -------------------------------------------------------------------
                         required time                         -4.635    
                         arrival time                           4.658    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.058ns (36.250%)  route 0.102ns (63.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.316ns
    Source Clock Delay      (SCD):    4.532ns
    Clock Pessimism Removal (CPR):    -0.294ns
  Clock Net Delay (Source):      1.167ns (routing 0.155ns, distribution 1.012ns)
  Clock Net Delay (Destination): 1.326ns (routing 0.171ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.167     4.532    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][20]
    SLICE_X81Y115        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.590 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[13]/Q
                         net (fo=2, routed)           0.102     4.692    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/ub_uppCL3[13]
    SLICE_X83Y115        FDSE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.326     4.316    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/SYNC[0].sync_reg_reg[0]
    SLICE_X83Y115        FDSE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[13]/C
                         clock pessimism              0.294     4.609    
    SLICE_X83Y115        FDSE (Hold_EFF_SLICEM_C_D)
                                                      0.060     4.669    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.669    
                         arrival time                           4.692    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/SdramRdData_d_reg[289]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[1].i_Ram/i_Ram/l_64.i_Ram/i_RAM/DINBDIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.060ns (22.388%)  route 0.208ns (77.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.398ns
    Source Clock Delay      (SCD):    4.484ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Net Delay (Source):      1.119ns (routing 0.155ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.171ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.119     4.484    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/c0_ddr4_ui_clk
    SLICE_X69Y143        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/SdramRdData_d_reg[289]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y143        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     4.544 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramCtrl/SdramRdData_d_reg[289]/Q
                         net (fo=5, routed)           0.208     4.752    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[1].i_Ram/i_Ram/l_64.i_Ram/i_RAM_1[36]
    RAMB36_X2Y23         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[1].i_Ram/i_Ram/l_64.i_Ram/i_RAM/DINBDIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.408     4.398    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[1].i_Ram/i_Ram/l_64.i_Ram/Clk
    RAMB36_X2Y23         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[1].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKBWRCLK
                         clock pessimism              0.360     4.757    
    RAMB36_X2Y23         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[4])
                                                     -0.028     4.729    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[1].i_Ram/i_Ram/l_64.i_Ram/i_RAM
  -------------------------------------------------------------------
                         required time                         -4.729    
                         arrival time                           4.752    
  -------------------------------------------------------------------
                         slack                                  0.023    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout0
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.333       1.639      BITSLICE_RX_TX_X1Y52  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.333       1.639      BITSLICE_RX_TX_X1Y54  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.333       1.639      BITSLICE_RX_TX_X1Y55  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.333       1.639      BITSLICE_RX_TX_X1Y56  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.333       1.639      BITSLICE_RX_TX_X1Y57  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.333       1.639      BITSLICE_RX_TX_X1Y58  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.333       1.639      BITSLICE_RX_TX_X1Y60  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.333       1.639      BITSLICE_RX_TX_X1Y61  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.333       1.639      BITSLICE_RX_TX_X1Y62  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.333       1.639      BITSLICE_RX_TX_X1Y63  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    PLLE4_ADV/CLKIN            n/a            1.166         1.666       0.500      PLL_X1Y6              design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN            n/a            1.166         1.666       0.500      PLL_X1Y2              design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    PLLE4_ADV/CLKIN            n/a            1.166         1.666       0.500      PLL_X1Y2              design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN            n/a            1.166         1.666       0.500      PLL_X1Y4              design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    PLLE4_ADV/CLKIN            n/a            1.166         1.666       0.500      PLL_X1Y6              design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    PLLE4_ADV/CLKIN            n/a            1.166         1.666       0.500      PLL_X1Y4              design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X1Y55  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X1Y56  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X1Y65  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X1Y88  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    PLLE4_ADV/CLKIN            n/a            1.166         1.666       0.500      PLL_X1Y4              design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN            n/a            1.166         1.666       0.500      PLL_X1Y2              design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    PLLE4_ADV/CLKIN            n/a            1.166         1.666       0.500      PLL_X1Y2              design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN            n/a            1.166         1.666       0.500      PLL_X1Y4              design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN            n/a            1.166         1.666       0.500      PLL_X1Y6              design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    PLLE4_ADV/CLKIN            n/a            1.166         1.666       0.500      PLL_X1Y6              design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X1Y54  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X1Y56  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X1Y57  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X1Y58  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]
  To Clock:  pll_clk[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y8   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y9   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y10  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y11  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y12  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y13  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y14  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y15  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a                       0.333         0.417       0.084      PLL_X1Y2                design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y10  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y12  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y10  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y8   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y9   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y11  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y13  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y12  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y15  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y8   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y8   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y9   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y11  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y12  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y13  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y14  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y15  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y8   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y9   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y10  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.461      1.161      BITSLICE_CONTROL_X1Y12  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.465      1.165      BITSLICE_CONTROL_X1Y14  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.467      1.167      BITSLICE_CONTROL_X1Y13  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.468      1.168      BITSLICE_CONTROL_X1Y10  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.468      1.168      BITSLICE_CONTROL_X1Y11  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.469      1.169      BITSLICE_CONTROL_X1Y8   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.469      1.169      BITSLICE_CONTROL_X1Y15  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.471      1.171      BITSLICE_CONTROL_X1Y9   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.626      1.326      BITSLICE_CONTROL_X1Y12  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.634      1.334      BITSLICE_CONTROL_X1Y14  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]_DIV
  To Clock:  pll_clk[0]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]_DIV
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y52   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y54   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y55   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y56   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y57   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y58   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y60   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y61   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y62   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y63   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y82   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y65   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y71   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y74   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y75   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y76   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y81   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y83   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y100  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y68   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y60   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y86   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y99   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y52   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y52   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y54   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y54   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y56   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y57   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y58   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]
  To Clock:  pll_clk[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y16  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y17  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y18  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y19  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y20  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y21  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y22  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y23  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a                       0.333         0.417       0.084      PLL_X1Y4                design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y18  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y20  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y18  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y16  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y17  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y19  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y21  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y20  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y23  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y16  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y16  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y17  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y19  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y20  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y21  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y22  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y23  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y16  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y17  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y18  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.463      1.163      BITSLICE_CONTROL_X1Y20  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.467      1.167      BITSLICE_CONTROL_X1Y22  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.469      1.169      BITSLICE_CONTROL_X1Y21  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.470      1.170      BITSLICE_CONTROL_X1Y18  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.471      1.171      BITSLICE_CONTROL_X1Y16  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.471      1.171      BITSLICE_CONTROL_X1Y23  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.474      1.174      BITSLICE_CONTROL_X1Y19  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.480      1.180      BITSLICE_CONTROL_X1Y17  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.630      1.330      BITSLICE_CONTROL_X1Y20  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.638      1.338      BITSLICE_CONTROL_X1Y22  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]_DIV
  To Clock:  pll_clk[1]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]_DIV
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y104  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y106  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y107  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y108  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y109  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y110  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y112  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y113  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y114  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y115  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y134  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y107  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y146  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y106  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y110  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y126  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y127  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y128  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y133  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y135  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y112  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y138  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y151  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y104  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y106  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y110  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y112  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y114  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y115  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y117  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]
  To Clock:  pll_clk[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.375         0.417       0.042      BITSLICE_CONTROL_X1Y28  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.375         0.417       0.042      BITSLICE_CONTROL_X1Y29  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.375         0.417       0.042      BITSLICE_CONTROL_X1Y30  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.375         0.417       0.042      BITSLICE_CONTROL_X1Y31  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.375         0.417       0.042      BITSLICE_CONTROL_X1Y26  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.375         0.417       0.042      BITSLICE_CONTROL_X1Y27  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.417       0.084      PLL_X1Y6                design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.208       0.039      BITSLICE_CONTROL_X1Y30  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.208       0.039      BITSLICE_CONTROL_X1Y31  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.208       0.039      BITSLICE_CONTROL_X1Y27  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.208       0.039      BITSLICE_CONTROL_X1Y26  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.208       0.039      BITSLICE_CONTROL_X1Y28  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.208       0.039      BITSLICE_CONTROL_X1Y31  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.208       0.039      BITSLICE_CONTROL_X1Y28  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.208       0.039      BITSLICE_CONTROL_X1Y29  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.208       0.039      BITSLICE_CONTROL_X1Y29  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.208       0.039      BITSLICE_CONTROL_X1Y30  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.208       0.039      BITSLICE_CONTROL_X1Y28  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.208       0.039      BITSLICE_CONTROL_X1Y29  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.208       0.039      BITSLICE_CONTROL_X1Y30  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.208       0.039      BITSLICE_CONTROL_X1Y31  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.208       0.039      BITSLICE_CONTROL_X1Y27  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.208       0.039      BITSLICE_CONTROL_X1Y28  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.208       0.039      BITSLICE_CONTROL_X1Y29  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.208       0.039      BITSLICE_CONTROL_X1Y30  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.208       0.039      BITSLICE_CONTROL_X1Y31  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.208       0.039      BITSLICE_CONTROL_X1Y26  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]_DIV
  To Clock:  pll_clk[2]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]_DIV
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y184  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y187  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y188  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y189  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y190  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y191  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y192  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y193  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y194  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y195  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y187  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y188  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y201  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y178  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y179  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y180  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y198  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y184  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y191  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y191  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y189  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y190  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y196  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y196  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y202  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y203  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y184  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y187  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y188  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X1Y189  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout2
  To Clock:  mmcm_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/l_DataFifo[0].i_DataFifo/W_Addr_d_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.999ns  (mmcm_clkout2 rise@3.999ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.079ns (2.367%)  route 3.259ns (97.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns = ( 8.670 - 3.999 ) 
    Source Clock Delay      (SCD):    4.338ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.345ns (routing 0.171ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.155ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.965    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.993 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.345     4.338    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/l_DataFifo[0].i_DataFifo/S_Axi_Clk
    SLICE_X72Y17         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/l_DataFifo[0].i_DataFifo/W_Addr_d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y17         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.417 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/l_DataFifo[0].i_DataFifo/W_Addr_d_reg[6]/Q
                         net (fo=8, routed)           3.259     7.676    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/Q[6]
    RAMB36_X4Y12         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      3.999     3.999 r  
    H9                                                0.000     3.999 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.999    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     4.557 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.597    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.597 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.883    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     6.496    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     7.126 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.342    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.366 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.304     8.670    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/S_Axi_Clk
    RAMB36_X4Y12         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKBWRCLK
                         clock pessimism             -0.350     8.321    
                         clock uncertainty           -0.053     8.267    
    RAMB36_X4Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.309     7.958    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM
  -------------------------------------------------------------------
                         required time                          7.958    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/U_UsrDataCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/m00_regslice/inst/ar.ar_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.999ns  (mmcm_clkout2 rise@3.999ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.870ns (25.476%)  route 2.545ns (74.524%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns = ( 8.474 - 3.999 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.375ns (routing 0.171ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.155ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.965    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.993 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.375     4.368    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/S_Axi_Clk
    SLICE_X62Y132        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/U_UsrDataCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.449 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/U_UsrDataCnt_reg[2]/Q
                         net (fo=16, routed)          0.220     4.669    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_BurstAddr/l_LsbFifo.i_LsbFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/barco_pl_slot_arready1_INST_0_i_5[2]
    SLICE_X62Y133        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     4.779 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_BurstAddr/l_LsbFifo.i_LsbFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/barco_pl_slot_arready1_INST_0_i_16/O
                         net (fo=1, routed)           0.161     4.940    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_BurstAddr/l_LsbFifo.i_LsbFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/barco_pl_slot_arready1_INST_0_i_16_n_0
    SLICE_X62Y133        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     4.975 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_BurstAddr/l_LsbFifo.i_LsbFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/barco_pl_slot_arready1_INST_0_i_13/O
                         net (fo=1, routed)           0.245     5.220    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_BurstAddr/l_LsbFifo.i_LsbFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/barco_pl_slot_arready1_INST_0_i_13_n_0
    SLICE_X61Y133        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     5.372 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_BurstAddr/l_LsbFifo.i_LsbFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/barco_pl_slot_arready1_INST_0_i_8/O
                         net (fo=1, routed)           0.152     5.524    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_BurstAddr/l_LsbFifo.i_LsbFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/U_MaxNbrCmd0
    SLICE_X59Y132        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     5.614 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_BurstAddr/l_LsbFifo.i_LsbFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/barco_pl_slot_arready1_INST_0_i_6/O
                         net (fo=1, routed)           0.302     5.916    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/U_MaxNbrCmd
    SLICE_X57Y125        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     5.969 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/barco_pl_slot_arready1_INST_0_i_5/O
                         net (fo=7, routed)           0.290     6.259    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/Enable_0
    SLICE_X57Y115        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     6.402 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/barco_pl_slot_arready1_INST_0_i_2/O
                         net (fo=20, routed)          0.294     6.696    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_AxiRdPort/i_AxiAddrGen/Enable
    SLICE_X60Y114        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073     6.769 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_AxiRdPort/i_AxiAddrGen/barco_pl_slot_arready1_INST_0/O
                         net (fo=3, routed)           0.866     7.635    design_1_i/axi_interconnect_1/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_axi_arready
    SLICE_X66Y95         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     7.768 r  design_1_i/axi_interconnect_1/m00_couplers/m00_regslice/inst/ar.ar_pipe/s_ready_i_i_1__1/O
                         net (fo=1, routed)           0.015     7.783    design_1_i/axi_interconnect_1/m00_couplers/m00_regslice/inst/ar.ar_pipe/s_ready_i_i_1__1_n_0
    SLICE_X66Y95         FDRE                                         r  design_1_i/axi_interconnect_1/m00_couplers/m00_regslice/inst/ar.ar_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      3.999     3.999 r  
    H9                                                0.000     3.999 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.999    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     4.557 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.597    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.597 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.883    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     6.496    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     7.126 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.342    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.366 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.108     8.474    design_1_i/axi_interconnect_1/m00_couplers/m00_regslice/inst/ar.ar_pipe/aclk
    SLICE_X66Y95         FDRE                                         r  design_1_i/axi_interconnect_1/m00_couplers/m00_regslice/inst/ar.ar_pipe/s_ready_i_reg/C
                         clock pessimism             -0.359     8.116    
                         clock uncertainty           -0.053     8.062    
    SLICE_X66Y95         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     8.087    design_1_i/axi_interconnect_1/m00_couplers/m00_regslice/inst/ar.ar_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                          8.087    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/sRst_Out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr4_AxiWrPort/g_CombineAxiBurst.i_IDWithAckFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/Reset_i_reg/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.999ns  (mmcm_clkout2 rise@3.999ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.076ns (2.193%)  route 3.389ns (97.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.649ns = ( 8.648 - 3.999 ) 
    Source Clock Delay      (SCD):    4.391ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.398ns (routing 0.171ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.155ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.965    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.993 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.398     4.391    design_1_i/vcu_ddr4_controller_0/inst/UsrClk
    SLICE_X63Y116        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/sRst_Out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y116        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.467 r  design_1_i/vcu_ddr4_controller_0/inst/sRst_Out_reg_replica/Q
                         net (fo=247, routed)         3.389     7.856    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr4_AxiWrPort/g_CombineAxiBurst.i_IDWithAckFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/sRst_Out_repN_alias
    SLICE_X103Y59        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr4_AxiWrPort/g_CombineAxiBurst.i_IDWithAckFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/Reset_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      3.999     3.999 r  
    H9                                                0.000     3.999 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.999    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     4.557 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.597    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.597 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.883    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     6.496    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     7.126 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.342    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.366 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.282     8.648    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr4_AxiWrPort/g_CombineAxiBurst.i_IDWithAckFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/S_Axi_Clk
    SLICE_X103Y59        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr4_AxiWrPort/g_CombineAxiBurst.i_IDWithAckFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/Reset_i_reg/C
                         clock pessimism             -0.350     8.299    
                         clock uncertainty           -0.053     8.245    
    SLICE_X103Y59        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     8.171    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr4_AxiWrPort/g_CombineAxiBurst.i_IDWithAckFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/Reset_i_reg
  -------------------------------------------------------------------
                         required time                          8.171    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/W_Addr_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[6].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/WEBWE[7]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.999ns  (mmcm_clkout2 rise@3.999ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.229ns (7.333%)  route 2.894ns (92.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.670ns = ( 8.669 - 3.999 ) 
    Source Clock Delay      (SCD):    4.414ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.421ns (routing 0.171ns, distribution 1.250ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.155ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.965    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.993 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.421     4.414    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/S_Axi_Clk
    SLICE_X52Y72         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/W_Addr_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.493 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/W_Addr_d_reg[0]/Q
                         net (fo=72, routed)          2.210     6.703    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[6].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/Q[0]
    SLICE_X98Y43         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     6.853 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[6].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM_i_2__23/O
                         net (fo=1, routed)           0.684     7.537    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[6].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM_i_2__23_n_0
    RAMB36_X4Y8          RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[6].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      3.999     3.999 r  
    H9                                                0.000     3.999 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.999    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     4.557 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.597    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.597 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.883    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     6.496    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     7.126 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.342    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.366 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.303     8.669    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[6].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/S_Axi_Clk
    RAMB36_X4Y8          RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[6].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKBWRCLK
                         clock pessimism             -0.350     8.320    
                         clock uncertainty           -0.053     8.266    
    RAMB36_X4Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[7])
                                                     -0.394     7.872    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[6].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM
  -------------------------------------------------------------------
                         required time                          7.872    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/U_MemDataCnt_Gray_c2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[3].i_Ram/i_Ram/l_64.i_Ram/i_RAM/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.999ns  (mmcm_clkout2 rise@3.999ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 0.537ns (17.452%)  route 2.540ns (82.548%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns = ( 8.639 - 3.999 ) 
    Source Clock Delay      (SCD):    4.456ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.463ns (routing 0.171ns, distribution 1.292ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.155ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.965    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.993 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.463     4.456    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/S_Axi_Clk
    SLICE_X55Y228        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/U_MemDataCnt_Gray_c2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y228        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.537 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/U_MemDataCnt_Gray_c2_reg[8]/Q
                         net (fo=4, routed)           0.212     4.749    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstAddr/l_LsbFifo.i_LsbFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/i_RAM_i_16__1_0[8]
    SLICE_X55Y228        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.899 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstAddr/l_LsbFifo.i_LsbFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/i_RAM_i_17__1/O
                         net (fo=1, routed)           0.047     4.946    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstAddr/l_LsbFifo.i_LsbFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/i_RAM_i_17__1_n_0
    SLICE_X55Y228        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     5.069 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstAddr/l_LsbFifo.i_LsbFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/i_RAM_i_16__1/O
                         net (fo=2, routed)           0.090     5.159    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM_3
    SLICE_X54Y228        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     5.196 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM_i_12__3/O
                         net (fo=1, routed)           0.096     5.292    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstAddr/i_RAM_3
    SLICE_X55Y228        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     5.438 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstAddr/i_RAM_i_1__14/O
                         net (fo=16, routed)          2.095     7.533    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[3].i_Ram/i_Ram/l_64.i_Ram/LSBOUT_Enable
    RAMB36_X4Y31         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[3].i_Ram/i_Ram/l_64.i_Ram/i_RAM/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      3.999     3.999 r  
    H9                                                0.000     3.999 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.999    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     4.557 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.597    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.597 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.883    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     6.496    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     7.126 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.342    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.366 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.273     8.639    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[3].i_Ram/i_Ram/l_64.i_Ram/S_Axi_Clk
    RAMB36_X4Y31         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[3].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKARDCLK
                         clock pessimism             -0.359     8.281    
                         clock uncertainty           -0.053     8.227    
    RAMB36_X4Y31         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342     7.885    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[3].i_Ram/i_Ram/l_64.i_Ram/i_RAM
  -------------------------------------------------------------------
                         required time                          7.885    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/U_UsrDataCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.999ns  (mmcm_clkout2 rise@3.999ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.802ns (24.019%)  route 2.537ns (75.981%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 8.476 - 3.999 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.375ns (routing 0.171ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.155ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.965    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.993 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.375     4.368    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/S_Axi_Clk
    SLICE_X62Y132        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/U_UsrDataCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.449 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/U_UsrDataCnt_reg[2]/Q
                         net (fo=16, routed)          0.220     4.669    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_BurstAddr/l_LsbFifo.i_LsbFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/barco_pl_slot_arready1_INST_0_i_5[2]
    SLICE_X62Y133        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     4.779 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_BurstAddr/l_LsbFifo.i_LsbFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/barco_pl_slot_arready1_INST_0_i_16/O
                         net (fo=1, routed)           0.161     4.940    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_BurstAddr/l_LsbFifo.i_LsbFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/barco_pl_slot_arready1_INST_0_i_16_n_0
    SLICE_X62Y133        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     4.975 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_BurstAddr/l_LsbFifo.i_LsbFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/barco_pl_slot_arready1_INST_0_i_13/O
                         net (fo=1, routed)           0.245     5.220    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_BurstAddr/l_LsbFifo.i_LsbFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/barco_pl_slot_arready1_INST_0_i_13_n_0
    SLICE_X61Y133        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     5.372 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_BurstAddr/l_LsbFifo.i_LsbFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/barco_pl_slot_arready1_INST_0_i_8/O
                         net (fo=1, routed)           0.152     5.524    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_BurstAddr/l_LsbFifo.i_LsbFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/U_MaxNbrCmd0
    SLICE_X59Y132        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     5.614 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_BurstAddr/l_LsbFifo.i_LsbFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/barco_pl_slot_arready1_INST_0_i_6/O
                         net (fo=1, routed)           0.302     5.916    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/U_MaxNbrCmd
    SLICE_X57Y125        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     5.969 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/barco_pl_slot_arready1_INST_0_i_5/O
                         net (fo=7, routed)           0.290     6.259    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/Enable_0
    SLICE_X57Y115        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     6.402 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/barco_pl_slot_arready1_INST_0_i_2/O
                         net (fo=20, routed)          0.294     6.696    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_AxiRdPort/i_AxiAddrGen/Enable
    SLICE_X60Y114        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073     6.769 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd1_AxiRdPort/i_AxiAddrGen/barco_pl_slot_arready1_INST_0/O
                         net (fo=3, routed)           0.858     7.627    design_1_i/axi_interconnect_1/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_axi_arready
    SLICE_X66Y95         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.065     7.692 r  design_1_i/axi_interconnect_1/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_valid_i_i_1__0/O
                         net (fo=1, routed)           0.015     7.707    design_1_i/axi_interconnect_1/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_valid_i_i_1__0_n_0
    SLICE_X66Y95         FDRE                                         r  design_1_i/axi_interconnect_1/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      3.999     3.999 r  
    H9                                                0.000     3.999 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.999    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     4.557 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.597    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.597 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.883    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     6.496    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     7.126 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.342    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.366 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.110     8.476    design_1_i/axi_interconnect_1/m00_couplers/m00_regslice/inst/ar.ar_pipe/aclk
    SLICE_X66Y95         FDRE                                         r  design_1_i/axi_interconnect_1/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_valid_i_reg/C
                         clock pessimism             -0.359     8.118    
                         clock uncertainty           -0.053     8.064    
    SLICE_X66Y95         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.089    design_1_i/axi_interconnect_1/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                          8.089    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/U_MemDataCnt_Gray_c2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[4].i_Ram/i_Ram/l_64.i_Ram/i_RAM/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.999ns  (mmcm_clkout2 rise@3.999ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.537ns (17.583%)  route 2.517ns (82.416%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 8.652 - 3.999 ) 
    Source Clock Delay      (SCD):    4.456ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.463ns (routing 0.171ns, distribution 1.292ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.155ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.965    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.993 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.463     4.456    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/S_Axi_Clk
    SLICE_X55Y228        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/U_MemDataCnt_Gray_c2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y228        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.537 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/U_MemDataCnt_Gray_c2_reg[8]/Q
                         net (fo=4, routed)           0.212     4.749    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstAddr/l_LsbFifo.i_LsbFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/i_RAM_i_16__1_0[8]
    SLICE_X55Y228        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.899 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstAddr/l_LsbFifo.i_LsbFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/i_RAM_i_17__1/O
                         net (fo=1, routed)           0.047     4.946    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstAddr/l_LsbFifo.i_LsbFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/i_RAM_i_17__1_n_0
    SLICE_X55Y228        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     5.069 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstAddr/l_LsbFifo.i_LsbFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/i_RAM_i_16__1/O
                         net (fo=2, routed)           0.090     5.159    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM_3
    SLICE_X54Y228        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     5.196 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM_i_12__3/O
                         net (fo=1, routed)           0.096     5.292    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstAddr/i_RAM_3
    SLICE_X55Y228        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     5.438 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstAddr/i_RAM_i_1__14/O
                         net (fo=16, routed)          2.072     7.510    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[4].i_Ram/i_Ram/l_64.i_Ram/LSBOUT_Enable
    RAMB36_X4Y34         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[4].i_Ram/i_Ram/l_64.i_Ram/i_RAM/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      3.999     3.999 r  
    H9                                                0.000     3.999 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.999    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     4.557 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.597    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.597 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.883    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     6.496    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     7.126 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.342    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.366 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.286     8.652    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[4].i_Ram/i_Ram/l_64.i_Ram/S_Axi_Clk
    RAMB36_X4Y34         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[4].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKARDCLK
                         clock pessimism             -0.359     8.294    
                         clock uncertainty           -0.053     8.240    
    RAMB36_X4Y34         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342     7.898    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[4].i_Ram/i_Ram/l_64.i_Ram/i_RAM
  -------------------------------------------------------------------
                         required time                          7.898    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[7].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/axi_interconnect_6/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.999ns  (mmcm_clkout2 rise@3.999ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 0.991ns (29.760%)  route 2.339ns (70.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 8.577 - 3.999 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    -0.292ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.171ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.155ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.965    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.993 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.530     4.523    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[7].i_Ram/i_Ram/l_64.i_Ram/S_Axi_Clk
    RAMB36_X4Y28         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[7].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y28         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      0.922     5.445 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[7].i_Ram/i_Ram/l_64.i_Ram/i_RAM/DOUTADOUT[3]
                         net (fo=2, routed)           2.322     7.767    design_1_i/axi_interconnect_6/m00_couplers/m00_regslice/inst/r.r_pipe/m_axi_rdata[31]
    SLICE_X65Y125        LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     7.836 r  design_1_i/axi_interconnect_6/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1/O
                         net (fo=1, routed)           0.017     7.853    design_1_i/axi_interconnect_6/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1_n_0
    SLICE_X65Y125        FDRE                                         r  design_1_i/axi_interconnect_6/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      3.999     3.999 r  
    H9                                                0.000     3.999 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.999    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     4.557 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.597    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.597 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.883    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     6.496    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     7.126 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.342    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.366 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.211     8.577    design_1_i/axi_interconnect_6/m00_couplers/m00_regslice/inst/r.r_pipe/aclk
    SLICE_X65Y125        FDRE                                         r  design_1_i/axi_interconnect_6/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.292     8.286    
                         clock uncertainty           -0.053     8.232    
    SLICE_X65Y125        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     8.257    design_1_i/axi_interconnect_6/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/W_Addr_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[6].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.999ns  (mmcm_clkout2 rise@3.999ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.202ns (6.520%)  route 2.896ns (93.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.670ns = ( 8.669 - 3.999 ) 
    Source Clock Delay      (SCD):    4.414ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.421ns (routing 0.171ns, distribution 1.250ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.155ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.965    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.993 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.421     4.414    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/S_Axi_Clk
    SLICE_X52Y72         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/W_Addr_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.493 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/W_Addr_d_reg[0]/Q
                         net (fo=72, routed)          2.247     6.740    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[6].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/Q[0]
    SLICE_X98Y41         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     6.863 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[6].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM_i_1__32/O
                         net (fo=1, routed)           0.649     7.512    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[6].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/ENBWREN
    RAMB36_X4Y8          RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[6].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      3.999     3.999 r  
    H9                                                0.000     3.999 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.999    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     4.557 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.597    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.597 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.883    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     6.496    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     7.126 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.342    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.366 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.303     8.669    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[6].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/S_Axi_Clk
    RAMB36_X4Y8          RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[6].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKBWRCLK
                         clock pessimism             -0.350     8.320    
                         clock uncertainty           -0.053     8.266    
    RAMB36_X4Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342     7.924    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[6].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM
  -------------------------------------------------------------------
                         required time                          7.924    
                         arrival time                          -7.512    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/W_Addr_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[6].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/WEBWE[4]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.999ns  (mmcm_clkout2 rise@3.999ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.228ns (7.512%)  route 2.807ns (92.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.670ns = ( 8.669 - 3.999 ) 
    Source Clock Delay      (SCD):    4.414ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.421ns (routing 0.171ns, distribution 1.250ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.155ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.965    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.993 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.421     4.414    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/S_Axi_Clk
    SLICE_X52Y72         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/W_Addr_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.493 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/W_Addr_d_reg[0]/Q
                         net (fo=72, routed)          2.166     6.659    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[6].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/Q[0]
    SLICE_X98Y43         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     6.808 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[6].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM_i_5__20/O
                         net (fo=1, routed)           0.641     7.449    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[6].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM_i_5__20_n_0
    RAMB36_X4Y8          RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[6].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      3.999     3.999 r  
    H9                                                0.000     3.999 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.999    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     4.557 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.597    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.597 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.883    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     6.496    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     7.126 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.342    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.366 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.303     8.669    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[6].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/S_Axi_Clk
    RAMB36_X4Y8          RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[6].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKBWRCLK
                         clock pessimism             -0.350     8.320    
                         clock uncertainty           -0.053     8.266    
    RAMB36_X4Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[4])
                                                     -0.394     7.872    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[6].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM
  -------------------------------------------------------------------
                         required time                          7.872    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                  0.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/OutParam_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout2 rise@0.000ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.058ns (36.025%)  route 0.103ns (63.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.435ns
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Net Delay (Source):      1.244ns (routing 0.155ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.171ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.343    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.367 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.244     4.611    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/S_Axi_Clk
    SLICE_X58Y105        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/OutParam_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y105        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/OutParam_reg[23]/Q
                         net (fo=57, routed)          0.103     4.772    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/ADDRD1
    SLICE_X57Y103        RAMD32                                       r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.965    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.993 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.442     4.435    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/WCLK
    SLICE_X57Y103        RAMD32                                       r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMA/CLK
                         clock pessimism              0.235     4.670    
    SLICE_X57Y103        RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.758    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMA
  -------------------------------------------------------------------
                         required time                         -4.758    
                         arrival time                           4.772    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/OutParam_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout2 rise@0.000ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.058ns (36.025%)  route 0.103ns (63.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.435ns
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Net Delay (Source):      1.244ns (routing 0.155ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.171ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.343    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.367 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.244     4.611    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/S_Axi_Clk
    SLICE_X58Y105        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/OutParam_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y105        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/OutParam_reg[23]/Q
                         net (fo=57, routed)          0.103     4.772    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/ADDRD1
    SLICE_X57Y103        RAMD32                                       r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.965    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.993 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.442     4.435    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/WCLK
    SLICE_X57Y103        RAMD32                                       r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMA_D1/CLK
                         clock pessimism              0.235     4.670    
    SLICE_X57Y103        RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.758    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.758    
                         arrival time                           4.772    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/OutParam_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout2 rise@0.000ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.058ns (36.025%)  route 0.103ns (63.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.435ns
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Net Delay (Source):      1.244ns (routing 0.155ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.171ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.343    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.367 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.244     4.611    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/S_Axi_Clk
    SLICE_X58Y105        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/OutParam_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y105        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/OutParam_reg[23]/Q
                         net (fo=57, routed)          0.103     4.772    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/ADDRD1
    SLICE_X57Y103        RAMD32                                       r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.965    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.993 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.442     4.435    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/WCLK
    SLICE_X57Y103        RAMD32                                       r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMB/CLK
                         clock pessimism              0.235     4.670    
    SLICE_X57Y103        RAMD32 (Hold_F5LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.758    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMB
  -------------------------------------------------------------------
                         required time                         -4.758    
                         arrival time                           4.772    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/OutParam_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout2 rise@0.000ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.058ns (36.025%)  route 0.103ns (63.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.435ns
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Net Delay (Source):      1.244ns (routing 0.155ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.171ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.343    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.367 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.244     4.611    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/S_Axi_Clk
    SLICE_X58Y105        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/OutParam_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y105        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/OutParam_reg[23]/Q
                         net (fo=57, routed)          0.103     4.772    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/ADDRD1
    SLICE_X57Y103        RAMD32                                       r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.965    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.993 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.442     4.435    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/WCLK
    SLICE_X57Y103        RAMD32                                       r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMB_D1/CLK
                         clock pessimism              0.235     4.670    
    SLICE_X57Y103        RAMD32 (Hold_F6LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.758    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.758    
                         arrival time                           4.772    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/OutParam_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout2 rise@0.000ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.058ns (36.025%)  route 0.103ns (63.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.435ns
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Net Delay (Source):      1.244ns (routing 0.155ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.171ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.343    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.367 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.244     4.611    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/S_Axi_Clk
    SLICE_X58Y105        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/OutParam_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y105        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/OutParam_reg[23]/Q
                         net (fo=57, routed)          0.103     4.772    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/ADDRD1
    SLICE_X57Y103        RAMD32                                       r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.965    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.993 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.442     4.435    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/WCLK
    SLICE_X57Y103        RAMD32                                       r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMC/CLK
                         clock pessimism              0.235     4.670    
    SLICE_X57Y103        RAMD32 (Hold_G5LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.758    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMC
  -------------------------------------------------------------------
                         required time                         -4.758    
                         arrival time                           4.772    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/OutParam_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout2 rise@0.000ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.058ns (36.025%)  route 0.103ns (63.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.435ns
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Net Delay (Source):      1.244ns (routing 0.155ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.171ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.343    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.367 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.244     4.611    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/S_Axi_Clk
    SLICE_X58Y105        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/OutParam_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y105        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/OutParam_reg[23]/Q
                         net (fo=57, routed)          0.103     4.772    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/ADDRD1
    SLICE_X57Y103        RAMD32                                       r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.965    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.993 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.442     4.435    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/WCLK
    SLICE_X57Y103        RAMD32                                       r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMC_D1/CLK
                         clock pessimism              0.235     4.670    
    SLICE_X57Y103        RAMD32 (Hold_G6LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.758    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -4.758    
                         arrival time                           4.772    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/OutParam_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout2 rise@0.000ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.058ns (36.025%)  route 0.103ns (63.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.435ns
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Net Delay (Source):      1.244ns (routing 0.155ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.171ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.343    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.367 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.244     4.611    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/S_Axi_Clk
    SLICE_X58Y105        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/OutParam_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y105        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/OutParam_reg[23]/Q
                         net (fo=57, routed)          0.103     4.772    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/ADDRD1
    SLICE_X57Y103        RAMS32                                       r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.965    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.993 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.442     4.435    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/WCLK
    SLICE_X57Y103        RAMS32                                       r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMD/CLK
                         clock pessimism              0.235     4.670    
    SLICE_X57Y103        RAMS32 (Hold_H5LUT_SLICEM_CLK_ADR1)
                                                      0.088     4.758    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMD
  -------------------------------------------------------------------
                         required time                         -4.758    
                         arrival time                           4.772    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/OutParam_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout2 rise@0.000ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.058ns (36.025%)  route 0.103ns (63.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.435ns
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Net Delay (Source):      1.244ns (routing 0.155ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.171ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.343    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.367 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.244     4.611    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/S_Axi_Clk
    SLICE_X58Y105        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/OutParam_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y105        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.g_InPipe.i_InPipe/OutParam_reg[23]/Q
                         net (fo=57, routed)          0.103     4.772    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/ADDRD1
    SLICE_X57Y103        RAMS32                                       r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.965    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.993 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.442     4.435    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/WCLK
    SLICE_X57Y103        RAMS32                                       r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMD_D1/CLK
                         clock pessimism              0.235     4.670    
    SLICE_X57Y103        RAMS32 (Hold_H6LUT_SLICEM_CLK_ADR1)
                                                      0.088     4.758    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd2_BurstGenRd/i_BurstGenCmd/g_NormalBurst.i_RowComp/l_Distributed.i_Ram/gen_RAM32M.g_ram_32x6[2].RAM32M_inst/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -4.758    
                         arrival time                           4.772    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr4_AxiWrPort/i_AxiAddrGen/Address_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr4_BurstGenWr/U_MAddr_d_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout2 rise@0.000ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.059ns (26.106%)  route 0.167ns (73.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.413ns
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Net Delay (Source):      1.244ns (routing 0.155ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.171ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.343    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.367 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.244     4.611    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr4_AxiWrPort/i_AxiAddrGen/S_Axi_Clk
    SLICE_X96Y57         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr4_AxiWrPort/i_AxiAddrGen/Address_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y57         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     4.670 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr4_AxiWrPort/i_AxiAddrGen/Address_reg[30]/Q
                         net (fo=5, routed)           0.167     4.837    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr4_BurstGenWr/D[24]
    SLICE_X97Y61         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr4_BurstGenWr/U_MAddr_d_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.965    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.993 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.420     4.413    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr4_BurstGenWr/S_Axi_Clk
    SLICE_X97Y61         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr4_BurstGenWr/U_MAddr_d_reg[24]/C
                         clock pessimism              0.350     4.762    
    SLICE_X97Y61         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     4.822    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr4_BurstGenWr/U_MAddr_d_reg[24]
  -------------------------------------------------------------------
                         required time                         -4.822    
                         arrival time                           4.837    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout2 rise@0.000ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.058ns (46.032%)  route 0.068ns (53.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.333ns
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Net Delay (Source):      1.161ns (routing 0.155ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.340ns (routing 0.171ns, distribution 1.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.343    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.367 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.161     4.528    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X72Y42         FDRE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y42         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.586 r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/Q
                         net (fo=1, routed)           0.068     4.654    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_114
    SLICE_X72Y41         FDRE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.965    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.993 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.340     4.333    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X72Y41         FDRE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/C
                         clock pessimism              0.244     4.576    
    SLICE_X72Y41         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.638    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -4.638    
                         arrival time                           4.654    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         3.999
Sources:            { design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.999       2.644      RAMB36_X4Y34  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[4].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         3.999       2.644      RAMB18_X1Y52  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_BurstGenCmd/l_DualPhyRAM[0].i_AddrBuffer/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[0].i_Ram/i_Ram/l_32.i_Ram/i_RAM/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.999       2.644      RAMB36_X1Y33  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[5].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.999       2.644      RAMB36_X1Y36  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[6].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.999       2.644      RAMB36_X2Y24  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.999       2.644      RAMB36_X4Y36  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[7].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.999       2.644      RAMB36_X2Y23  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[1].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.999       2.644      RAMB36_X3Y25  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[2].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.999       2.644      RAMB36_X4Y26  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[3].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.999       2.644      RAMB36_X4Y25  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[4].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.999       1.457      RAMB36_X1Y33  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[5].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.999       1.457      RAMB36_X2Y24  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.999       1.457      RAMB36_X4Y12  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.999       1.457      RAMB36_X2Y0   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[1].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.999       1.457      RAMB36_X4Y33  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd4_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[4].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.999       1.457      RAMB36_X1Y13  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[5].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.999       1.457      RAMB36_X4Y8   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[6].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.999       1.457      RAMB36_X3Y7   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr1_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[4].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.999       1.457      RAMB36_X1Y8   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr1_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[7].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.999       1.457      RAMB36_X4Y17  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr4_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.999       1.457      RAMB36_X1Y22  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[5].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.999       1.457      RAMB36_X1Y3   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[5].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.999       1.457      RAMB36_X4Y9   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[6].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.999       1.457      RAMB36_X4Y32  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd4_BurstGenRd/i_RdFifo/i_Ram/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[3].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.999       1.457      RAMB36_X1Y18  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/l_MaskFifo[0].i_MaskFifo/l_Block.i_Ram/l_RAM[0].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKBWRCLK
High Pulse Width  Fast    FIFO18E2/WRCLK      n/a            0.542         1.999       1.457      RAMB18_X4Y22  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr4_AxiWrPort/g_CombineAxiBurst.i_IDWithAckFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/gen_18.FIFO18E2_inst/WRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.999       1.457      RAMB36_X1Y10  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr1_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[1].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.999       1.457      RAMB36_X1Y11  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr1_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[5].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKBWRCLK
High Pulse Width  Fast    FIFO18E2/RDCLK      n/a            0.542         1.999       1.457      RAMB18_X4Y12  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr2_AxiWrPort/g_CombineAxiBurst.i_IDWithAckFifo/g_GenericFifo.i_GenericFifo/gen_FifoBLOCK.gen_sync.i_Fifo/gen_18.FIFO18E2_inst/RDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.999       1.457      RAMB36_X3Y9   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr2_BurstGenWr/l_DataFifo[0].i_DataFifo/i_Ram/l_Block.i_Ram/l_RAM[6].i_Ram/l_RAM[0].i_Ram/i_Ram/l_64.i_Ram/i_RAM/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       10.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.933ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.330ns  (mmcm_clkout5 rise@13.330ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.557ns (24.899%)  route 1.680ns (75.101%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 18.111 - 13.330 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.628ns (routing 0.696ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.632ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.954    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.982 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.628     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X92Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y112        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/Q
                         net (fo=22, routed)          0.251     4.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/Q[0]
    SLICE_X90Y112        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     5.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3/O
                         net (fo=2, routed)           0.295     5.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3_n_0
    SLICE_X90Y113        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     5.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2/O
                         net (fo=1, routed)           0.470     5.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2_n_0
    SLICE_X91Y113        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          0.372     6.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X91Y112        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     6.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.292     6.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X91Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.330    13.330 r  
    H9                                                0.000    13.330 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000    13.330    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558    13.888 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.928    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.928 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    14.214    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.238 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589    15.827    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    16.457 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207    16.664    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.688 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.423    18.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X91Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.211    17.901    
                         clock uncertainty           -0.061    17.840    
    SLICE_X91Y112        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    17.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         17.780    
                         arrival time                          -6.847    
  -------------------------------------------------------------------
                         slack                                 10.933    

Slack (MET) :             10.933ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.330ns  (mmcm_clkout5 rise@13.330ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.557ns (24.899%)  route 1.680ns (75.101%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 18.111 - 13.330 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.628ns (routing 0.696ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.632ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.954    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.982 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.628     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X92Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y112        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/Q
                         net (fo=22, routed)          0.251     4.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/Q[0]
    SLICE_X90Y112        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     5.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3/O
                         net (fo=2, routed)           0.295     5.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3_n_0
    SLICE_X90Y113        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     5.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2/O
                         net (fo=1, routed)           0.470     5.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2_n_0
    SLICE_X91Y113        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          0.372     6.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X91Y112        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     6.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.292     6.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X91Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.330    13.330 r  
    H9                                                0.000    13.330 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000    13.330    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558    13.888 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.928    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.928 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    14.214    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.238 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589    15.827    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    16.457 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207    16.664    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.688 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.423    18.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X91Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.211    17.901    
                         clock uncertainty           -0.061    17.840    
    SLICE_X91Y112        FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    17.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         17.780    
                         arrival time                          -6.847    
  -------------------------------------------------------------------
                         slack                                 10.933    

Slack (MET) :             10.945ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.330ns  (mmcm_clkout5 rise@13.330ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.598ns (26.637%)  route 1.647ns (73.363%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 18.105 - 13.330 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.628ns (routing 0.696ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.632ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.954    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.982 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.628     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X92Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y112        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/Q
                         net (fo=22, routed)          0.251     4.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/Q[0]
    SLICE_X90Y112        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     5.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3/O
                         net (fo=2, routed)           0.295     5.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3_n_0
    SLICE_X90Y113        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     5.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2/O
                         net (fo=1, routed)           0.470     5.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2_n_0
    SLICE_X91Y113        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          0.372     6.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X91Y112        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     6.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__4/O
                         net (fo=1, routed)           0.200     6.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__4_n_0
    SLICE_X93Y113        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     6.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/dec_wdc_r_i_1/O
                         net (fo=1, routed)           0.059     6.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_12
    SLICE_X93Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.330    13.330 r  
    H9                                                0.000    13.330 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000    13.330    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558    13.888 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.928    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.928 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    14.214    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.238 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589    15.827    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    16.457 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207    16.664    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.688 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.417    18.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X93Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.269    17.836    
                         clock uncertainty           -0.061    17.775    
    SLICE_X93Y113        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025    17.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         17.800    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                 10.945    

Slack (MET) :             11.061ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.330ns  (mmcm_clkout5 rise@13.330ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.629ns (28.695%)  route 1.563ns (71.305%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 18.109 - 13.330 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.628ns (routing 0.696ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.421ns (routing 0.632ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.954    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.982 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.628     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X92Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y112        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/Q
                         net (fo=22, routed)          0.251     4.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/Q[0]
    SLICE_X90Y112        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     5.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3/O
                         net (fo=2, routed)           0.295     5.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3_n_0
    SLICE_X90Y113        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     5.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2/O
                         net (fo=1, routed)           0.470     5.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2_n_0
    SLICE_X91Y113        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          0.323     6.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X91Y112        LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.109     6.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6/O
                         net (fo=1, routed)           0.174     6.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6_n_0
    SLICE_X91Y112        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     6.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r[0]_i_1/O
                         net (fo=1, routed)           0.050     6.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_14
    SLICE_X91Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.330    13.330 r  
    H9                                                0.000    13.330 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000    13.330    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558    13.888 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.928    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.928 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    14.214    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.238 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589    15.827    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    16.457 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207    16.664    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.688 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.421    18.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X91Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism             -0.211    17.899    
                         clock uncertainty           -0.061    17.838    
    SLICE_X91Y112        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025    17.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         17.863    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                 11.061    

Slack (MET) :             11.102ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.330ns  (mmcm_clkout5 rise@13.330ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.650ns (30.190%)  route 1.503ns (69.810%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 18.111 - 13.330 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.628ns (routing 0.696ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.632ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.954    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.982 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.628     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X91Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y112        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/Q
                         net (fo=12, routed)          0.213     4.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state[3]
    SLICE_X90Y112        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     5.040 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state[1]_i_3/O
                         net (fo=7, routed)           0.345     5.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]
    SLICE_X90Y113        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     5.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2/O
                         net (fo=1, routed)           0.470     5.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2_n_0
    SLICE_X91Y113        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     6.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          0.219     6.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X92Y113        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     6.359 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__3/O
                         net (fo=1, routed)           0.205     6.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__3_n_0
    SLICE_X92Y112        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/inc_addr_r_i_1/O
                         net (fo=1, routed)           0.051     6.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_11
    SLICE_X92Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.330    13.330 r  
    H9                                                0.000    13.330 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000    13.330    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558    13.888 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.928    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.928 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    14.214    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.238 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589    15.827    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    16.457 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207    16.664    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.688 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.423    18.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X92Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism             -0.211    17.901    
                         clock uncertainty           -0.061    17.840    
    SLICE_X92Y112        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.025    17.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         17.865    
                         arrival time                          -6.763    
  -------------------------------------------------------------------
                         slack                                 11.102    

Slack (MET) :             11.151ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.330ns  (mmcm_clkout5 rise@13.330ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.676ns (32.298%)  route 1.417ns (67.702%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 18.111 - 13.330 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.628ns (routing 0.696ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.632ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.954    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.982 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.628     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X92Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y112        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/Q
                         net (fo=22, routed)          0.251     4.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/Q[0]
    SLICE_X90Y112        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     5.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3/O
                         net (fo=2, routed)           0.295     5.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3_n_0
    SLICE_X90Y113        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     5.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2/O
                         net (fo=1, routed)           0.470     5.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2_n_0
    SLICE_X91Y113        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          0.175     6.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X91Y111        LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.109     6.334 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0/O
                         net (fo=1, routed)           0.207     6.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0_n_0
    SLICE_X91Y111        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.143     6.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/auto_sl_drdy_i_1/O
                         net (fo=1, routed)           0.019     6.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_10
    SLICE_X91Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.330    13.330 r  
    H9                                                0.000    13.330 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000    13.330    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558    13.888 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.928    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.928 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    14.214    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.238 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589    15.827    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    16.457 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207    16.664    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.688 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.423    18.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X91Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism             -0.222    17.890    
                         clock uncertainty           -0.061    17.828    
    SLICE_X91Y111        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    17.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         17.853    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                 11.151    

Slack (MET) :             11.275ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.330ns  (mmcm_clkout5 rise@13.330ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.671ns (34.113%)  route 1.296ns (65.887%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 18.109 - 13.330 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.628ns (routing 0.696ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.421ns (routing 0.632ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.954    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.982 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.628     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X92Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y112        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/Q
                         net (fo=22, routed)          0.251     4.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/Q[0]
    SLICE_X90Y112        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     5.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3/O
                         net (fo=2, routed)           0.295     5.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3_n_0
    SLICE_X90Y113        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     5.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2/O
                         net (fo=1, routed)           0.470     5.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2_n_0
    SLICE_X91Y113        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          0.175     6.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X91Y111        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     6.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0/O
                         net (fo=1, routed)           0.056     6.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0_n_0
    SLICE_X91Y111        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     6.528 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_berr_r[0]_i_1/O
                         net (fo=1, routed)           0.049     6.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_7
    SLICE_X91Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.330    13.330 r  
    H9                                                0.000    13.330 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000    13.330    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558    13.888 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.928    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.928 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    14.214    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.238 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589    15.827    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    16.457 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207    16.664    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.688 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.421    18.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X91Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.222    17.888    
                         clock uncertainty           -0.061    17.826    
    SLICE_X91Y111        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025    17.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         17.851    
                         arrival time                          -6.577    
  -------------------------------------------------------------------
                         slack                                 11.275    

Slack (MET) :             11.282ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.330ns  (mmcm_clkout5 rise@13.330ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.556ns (28.367%)  route 1.404ns (71.633%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 18.109 - 13.330 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.628ns (routing 0.696ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.421ns (routing 0.632ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.954    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.982 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.628     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X92Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y112        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.691 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/Q
                         net (fo=19, routed)          0.375     5.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/Q[1]
    SLICE_X91Y113        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     5.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[0]_i_5/O
                         net (fo=1, routed)           0.136     5.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[0]_i_5_n_0
    SLICE_X90Y113        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090     5.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[0]_i_4/O
                         net (fo=3, routed)           0.215     5.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[0]_0
    SLICE_X90Y113        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     5.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=23, routed)          0.629     6.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
    SLICE_X92Y111        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     6.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ma_wr_pop_r_i_1/O
                         net (fo=1, routed)           0.049     6.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_16
    SLICE_X92Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.330    13.330 r  
    H9                                                0.000    13.330 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000    13.330    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558    13.888 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.928    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.928 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    14.214    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.238 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589    15.827    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    16.457 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207    16.664    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.688 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.421    18.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X92Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism             -0.222    17.888    
                         clock uncertainty           -0.061    17.826    
    SLICE_X92Y111        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025    17.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         17.851    
                         arrival time                          -6.570    
  -------------------------------------------------------------------
                         slack                                 11.282    

Slack (MET) :             11.314ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.330ns  (mmcm_clkout5 rise@13.330ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.592ns (30.705%)  route 1.336ns (69.295%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 18.109 - 13.330 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.628ns (routing 0.696ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.421ns (routing 0.632ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.954    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.982 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.628     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X92Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y112        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/Q
                         net (fo=22, routed)          0.251     4.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/Q[0]
    SLICE_X90Y112        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     5.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3/O
                         net (fo=2, routed)           0.295     5.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3_n_0
    SLICE_X90Y113        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     5.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2/O
                         net (fo=1, routed)           0.470     5.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2_n_0
    SLICE_X91Y113        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          0.119     6.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X91Y111        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     6.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7/O
                         net (fo=1, routed)           0.153     6.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7_n_0
    SLICE_X91Y111        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.035     6.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r[0]_i_1/O
                         net (fo=1, routed)           0.048     6.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_15
    SLICE_X91Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.330    13.330 r  
    H9                                                0.000    13.330 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000    13.330    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558    13.888 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.928    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.928 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    14.214    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.238 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589    15.827    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    16.457 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207    16.664    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.688 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.421    18.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X91Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism             -0.222    17.888    
                         clock uncertainty           -0.061    17.826    
    SLICE_X91Y111        FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.025    17.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         17.851    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                 11.314    

Slack (MET) :             11.415ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.330ns  (mmcm_clkout5 rise@13.330ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.573ns (31.141%)  route 1.267ns (68.859%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 18.111 - 13.330 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.628ns (routing 0.696ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.632ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.954    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.982 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.628     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X92Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y112        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.689 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/Q
                         net (fo=22, routed)          0.251     4.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/Q[0]
    SLICE_X90Y112        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     5.073 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3/O
                         net (fo=2, routed)           0.295     5.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3_n_0
    SLICE_X90Y113        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     5.491 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2/O
                         net (fo=1, routed)           0.470     5.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2_n_0
    SLICE_X91Y113        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     6.050 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          0.203     6.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/next_state[0]
    SLICE_X91Y112        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     6.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_rst_r[0]_i_2/O
                         net (fo=1, routed)           0.048     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]_0
    SLICE_X91Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.330    13.330 r  
    H9                                                0.000    13.330 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000    13.330    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558    13.888 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.928    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.928 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    14.214    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.238 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589    15.827    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    16.457 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207    16.664    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.688 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.423    18.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X91Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.211    17.901    
                         clock uncertainty           -0.061    17.840    
    SLICE_X91Y112        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025    17.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         17.865    
                         arrival time                          -6.450    
  -------------------------------------------------------------------
                         slack                                 11.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.060ns (26.786%)  route 0.164ns (73.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.608ns
    Source Clock Delay      (SCD):    4.768ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      1.410ns (routing 0.632ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.696ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207     3.334    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.358 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.410     4.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X90Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y101        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     4.828 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.164     4.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH1
    SLICE_X93Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.954    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.982 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.626     4.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X93Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism              0.269     4.877    
    SLICE_X93Y101        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -4.965    
                         arrival time                           4.992    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.060ns (26.786%)  route 0.164ns (73.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.608ns
    Source Clock Delay      (SCD):    4.768ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      1.410ns (routing 0.632ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.696ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207     3.334    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.358 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.410     4.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X90Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y101        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     4.828 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.164     4.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH1
    SLICE_X93Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.954    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.982 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.626     4.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X93Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism              0.269     4.877    
    SLICE_X93Y101        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.965    
                         arrival time                           4.992    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.060ns (26.786%)  route 0.164ns (73.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.608ns
    Source Clock Delay      (SCD):    4.768ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      1.410ns (routing 0.632ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.696ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207     3.334    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.358 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.410     4.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X90Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y101        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     4.828 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.164     4.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH1
    SLICE_X93Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.954    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.982 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.626     4.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X93Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism              0.269     4.877    
    SLICE_X93Y101        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -4.965    
                         arrival time                           4.992    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.060ns (26.786%)  route 0.164ns (73.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.608ns
    Source Clock Delay      (SCD):    4.768ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      1.410ns (routing 0.632ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.696ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207     3.334    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.358 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.410     4.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X90Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y101        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     4.828 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.164     4.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH1
    SLICE_X93Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.954    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.982 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.626     4.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X93Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism              0.269     4.877    
    SLICE_X93Y101        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.965    
                         arrival time                           4.992    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.060ns (26.786%)  route 0.164ns (73.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.608ns
    Source Clock Delay      (SCD):    4.768ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      1.410ns (routing 0.632ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.696ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207     3.334    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.358 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.410     4.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X90Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y101        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     4.828 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.164     4.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH1
    SLICE_X93Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.954    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.982 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.626     4.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X93Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism              0.269     4.877    
    SLICE_X93Y101        RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -4.965    
                         arrival time                           4.992    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.060ns (26.786%)  route 0.164ns (73.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.608ns
    Source Clock Delay      (SCD):    4.768ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      1.410ns (routing 0.632ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.696ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207     3.334    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.358 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.410     4.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X90Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y101        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     4.828 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.164     4.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH1
    SLICE_X93Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.954    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.982 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.626     4.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X93Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism              0.269     4.877    
    SLICE_X93Y101        RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -4.965    
                         arrival time                           4.992    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.060ns (26.786%)  route 0.164ns (73.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.608ns
    Source Clock Delay      (SCD):    4.768ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      1.410ns (routing 0.632ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.696ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207     3.334    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.358 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.410     4.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X90Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y101        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     4.828 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.164     4.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH1
    SLICE_X93Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.954    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.982 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.626     4.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X93Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism              0.269     4.877    
    SLICE_X93Y101        RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -4.965    
                         arrival time                           4.992    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.060ns (26.786%)  route 0.164ns (73.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.608ns
    Source Clock Delay      (SCD):    4.768ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      1.410ns (routing 0.632ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.696ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207     3.334    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.358 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.410     4.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X90Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y101        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     4.828 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.164     4.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH1
    SLICE_X93Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.954    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.982 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.626     4.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X93Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism              0.269     4.877    
    SLICE_X93Y101        RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -4.965    
                         arrival time                           4.992    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.060ns (26.786%)  route 0.164ns (73.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.608ns
    Source Clock Delay      (SCD):    4.768ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      1.410ns (routing 0.632ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.696ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207     3.334    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.358 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.410     4.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X90Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y101        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     4.828 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.164     4.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH1
    SLICE_X93Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.954    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.982 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.626     4.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X93Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                         clock pessimism              0.269     4.877    
    SLICE_X93Y101        RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME
  -------------------------------------------------------------------
                         required time                         -4.965    
                         arrival time                           4.992    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.060ns (26.786%)  route 0.164ns (73.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.608ns
    Source Clock Delay      (SCD):    4.768ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      1.410ns (routing 0.632ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.696ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207     3.334    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.358 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.410     4.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X90Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y101        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     4.828 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.164     4.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH1
    SLICE_X93Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.954    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.982 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.626     4.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X93Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                         clock pessimism              0.269     4.877    
    SLICE_X93Y101        RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                         -4.965    
                         arrival time                           4.992    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout5
Waveform(ns):       { 0.000 6.665 }
Period(ns):         13.330
Sources:            { design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         13.330      12.040     BUFGCE_X1Y48   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
Min Period        n/a     MMCME4_ADV/CLKOUT5  n/a            1.071         13.330      12.259     MMCM_X1Y2      design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.330      12.266     SLICE_X93Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.330      12.266     SLICE_X93Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.330      12.266     SLICE_X93Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.330      12.266     SLICE_X93Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.330      12.266     SLICE_X93Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.330      12.266     SLICE_X93Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.330      12.266     SLICE_X93Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.330      12.266     SLICE_X93Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         6.665       6.133      SLICE_X93Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         6.665       6.133      SLICE_X93Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         6.665       6.133      SLICE_X93Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         6.665       6.133      SLICE_X93Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         6.665       6.133      SLICE_X93Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         6.665       6.133      SLICE_X93Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         6.665       6.133      SLICE_X93Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         6.665       6.133      SLICE_X93Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         6.665       6.133      SLICE_X93Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         6.665       6.133      SLICE_X93Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         6.665       6.133      SLICE_X93Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         6.665       6.133      SLICE_X93Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         6.665       6.133      SLICE_X93Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         6.665       6.133      SLICE_X93Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         6.665       6.133      SLICE_X93Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         6.665       6.133      SLICE_X93Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         6.665       6.133      SLICE_X93Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         6.665       6.133      SLICE_X93Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         6.665       6.133      SLICE_X93Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         6.665       6.133      SLICE_X93Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        1.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.682ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.665ns  (mmcm_clkout6 rise@6.665ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 0.560ns (12.497%)  route 3.921ns (87.503%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 11.221 - 6.665 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.335ns (routing 0.171ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.155ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.979    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.007 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.335     4.342    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X74Y170        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y170        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.421 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/Q
                         net (fo=44, routed)          0.912     5.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X76Y161        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     5.483 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.010     5.493    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/lopt_25
    SLICE_X76Y161        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.608 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.634    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X76Y162        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.074     5.708 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[2]
                         net (fo=27, routed)          0.925     6.633    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][7]
    SLICE_X70Y175        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.142     6.775 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=25, routed)          2.048     8.823    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y12         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.665     6.665 r  
    H9                                                0.000     6.665 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     6.665    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     7.223 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.263    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.263 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     7.549    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.573 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     9.162    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.792 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226    10.018    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.042 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.179    11.221    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.355    10.867    
                         clock uncertainty           -0.056    10.810    
    RAMB36_X2Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.306    10.504    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.504    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                  1.682    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.665ns  (mmcm_clkout6 rise@6.665ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.560ns (12.762%)  route 3.828ns (87.238%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 11.213 - 6.665 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.335ns (routing 0.171ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.155ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.979    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.007 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.335     4.342    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X74Y170        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y170        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.421 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/Q
                         net (fo=44, routed)          0.912     5.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X76Y161        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     5.483 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.010     5.493    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/lopt_25
    SLICE_X76Y161        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.608 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.634    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X76Y162        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.074     5.708 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[2]
                         net (fo=27, routed)          0.925     6.633    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][7]
    SLICE_X70Y175        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.142     6.775 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=25, routed)          1.955     8.730    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y15         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.665     6.665 r  
    H9                                                0.000     6.665 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     6.665    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     7.223 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.263    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.263 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     7.549    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.573 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     9.162    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.792 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226    10.018    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.042 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.171    11.213    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y15         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.355    10.859    
                         clock uncertainty           -0.056    10.802    
    RAMB36_X2Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.306    10.496    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.496    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.665ns  (mmcm_clkout6 rise@6.665ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.560ns (12.794%)  route 3.817ns (87.206%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns = ( 11.219 - 6.665 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.335ns (routing 0.171ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.155ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.979    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.007 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.335     4.342    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X74Y170        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y170        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.421 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/Q
                         net (fo=44, routed)          0.912     5.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X76Y161        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     5.483 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.010     5.493    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/lopt_25
    SLICE_X76Y161        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.608 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.634    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X76Y162        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.074     5.708 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[2]
                         net (fo=27, routed)          0.925     6.633    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][7]
    SLICE_X70Y175        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.142     6.775 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=25, routed)          1.944     8.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y13         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.665     6.665 r  
    H9                                                0.000     6.665 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     6.665    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     7.223 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.263    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.263 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     7.549    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.573 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     9.162    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.792 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226    10.018    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.042 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.177    11.219    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.355    10.865    
                         clock uncertainty           -0.056    10.808    
    RAMB36_X2Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.306    10.502    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.502    
                         arrival time                          -8.719    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.665ns  (mmcm_clkout6 rise@6.665ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.617ns (14.253%)  route 3.712ns (85.747%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 11.221 - 6.665 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.335ns (routing 0.171ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.155ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.979    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.007 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.335     4.342    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X74Y170        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y170        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.421 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/Q
                         net (fo=44, routed)          0.912     5.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X76Y161        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     5.483 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.010     5.493    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/lopt_25
    SLICE_X76Y161        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.608 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.634    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X76Y162        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.123     5.757 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[5]
                         net (fo=27, routed)          0.899     6.656    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][10]
    SLICE_X70Y175        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     6.806 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[19]_INST_0/O
                         net (fo=25, routed)          1.865     8.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y12         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.665     6.665 r  
    H9                                                0.000     6.665 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     6.665    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     7.223 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.263    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.263 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     7.549    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.573 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     9.162    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.792 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226    10.018    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.042 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.179    11.221    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.355    10.867    
                         clock uncertainty           -0.056    10.810    
    RAMB36_X2Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.303    10.507    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.507    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.665ns  (mmcm_clkout6 rise@6.665ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.617ns (14.497%)  route 3.639ns (85.503%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns = ( 11.219 - 6.665 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.335ns (routing 0.171ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.155ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.979    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.007 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.335     4.342    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X74Y170        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y170        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.421 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/Q
                         net (fo=44, routed)          0.912     5.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X76Y161        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     5.483 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.010     5.493    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/lopt_25
    SLICE_X76Y161        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.608 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.634    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X76Y162        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.123     5.757 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[5]
                         net (fo=27, routed)          0.899     6.656    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][10]
    SLICE_X70Y175        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     6.806 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[19]_INST_0/O
                         net (fo=25, routed)          1.792     8.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y13         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.665     6.665 r  
    H9                                                0.000     6.665 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     6.665    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     7.223 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.263    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.263 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     7.549    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.573 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     9.162    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.792 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226    10.018    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.042 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.177    11.219    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.355    10.865    
                         clock uncertainty           -0.056    10.808    
    RAMB36_X2Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.303    10.505    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.505    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.665ns  (mmcm_clkout6 rise@6.665ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 0.544ns (12.848%)  route 3.690ns (87.152%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.552ns = ( 11.217 - 6.665 ) 
    Source Clock Delay      (SCD):    4.319ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.312ns (routing 0.171ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.155ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.979    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.007 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.312     4.319    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y173        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y173        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     4.397 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/Q
                         net (fo=54, routed)          0.812     5.209    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X76Y161        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     5.357 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     5.366    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X76Y161        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.207     5.573 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/O[4]
                         net (fo=27, routed)          0.813     6.386    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][1]
    SLICE_X71Y175        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.111     6.497 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[28]_INST_0/O
                         net (fo=25, routed)          2.056     8.553    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y14         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.665     6.665 r  
    H9                                                0.000     6.665 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     6.665    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     7.223 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.263    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.263 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     7.549    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.573 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     9.162    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.792 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226    10.018    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.042 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.175    11.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.355    10.863    
                         clock uncertainty           -0.056    10.806    
    RAMB36_X2Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.341    10.465    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.465    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.665ns  (mmcm_clkout6 rise@6.665ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.560ns (13.236%)  route 3.671ns (86.764%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.552ns = ( 11.217 - 6.665 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.335ns (routing 0.171ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.155ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.979    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.007 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.335     4.342    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X74Y170        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y170        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.421 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/Q
                         net (fo=44, routed)          0.912     5.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X76Y161        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     5.483 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.010     5.493    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/lopt_25
    SLICE_X76Y161        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.608 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.634    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X76Y162        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.074     5.708 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[2]
                         net (fo=27, routed)          0.925     6.633    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][7]
    SLICE_X70Y175        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.142     6.775 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=25, routed)          1.798     8.573    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y14         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.665     6.665 r  
    H9                                                0.000     6.665 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     6.665    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     7.223 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.263    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.263 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     7.549    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.573 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     9.162    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.792 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226    10.018    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.042 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.175    11.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.355    10.863    
                         clock uncertainty           -0.056    10.806    
    RAMB36_X2Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.306    10.500    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.500    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.665ns  (mmcm_clkout6 rise@6.665ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.590ns (14.166%)  route 3.575ns (85.834%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 11.221 - 6.665 ) 
    Source Clock Delay      (SCD):    4.319ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.312ns (routing 0.171ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.155ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.979    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.007 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.312     4.319    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y173        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y173        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     4.397 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/Q
                         net (fo=54, routed)          0.812     5.209    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X76Y161        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     5.357 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     5.366    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X76Y161        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[7])
                                                      0.241     5.607 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/O[7]
                         net (fo=27, routed)          0.523     6.130    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][4]
    SLICE_X71Y174        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     6.253 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[25]_INST_0/O
                         net (fo=25, routed)          2.231     8.484    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X2Y12         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.665     6.665 r  
    H9                                                0.000     6.665 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     6.665    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     7.223 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.263    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.263 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     7.549    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.573 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     9.162    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.792 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226    10.018    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.042 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.179    11.221    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.355    10.867    
                         clock uncertainty           -0.056    10.810    
    RAMB36_X2Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.362    10.448    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.448    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.665ns  (mmcm_clkout6 rise@6.665ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.523ns (12.482%)  route 3.667ns (87.518%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 11.213 - 6.665 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.335ns (routing 0.171ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.155ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.979    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.007 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.335     4.342    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X74Y170        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y170        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.421 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[25]/Q
                         net (fo=44, routed)          0.912     5.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X76Y161        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     5.483 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.010     5.493    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/lopt_25
    SLICE_X76Y161        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.608 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.634    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X76Y162        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.063     5.697 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.942     6.639    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][5]
    SLICE_X70Y174        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116     6.755 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[24]_INST_0/O
                         net (fo=25, routed)          1.777     8.532    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y15         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.665     6.665 r  
    H9                                                0.000     6.665 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     6.665    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     7.223 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.263    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.263 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     7.549    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.573 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     9.162    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.792 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226    10.018    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.042 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.171    11.213    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y15         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.355    10.859    
                         clock uncertainty           -0.056    10.802    
    RAMB36_X2Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.287    10.515    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.515    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.996ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.665ns  (mmcm_clkout6 rise@6.665ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.570ns (13.738%)  route 3.579ns (86.262%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.552ns = ( 11.217 - 6.665 ) 
    Source Clock Delay      (SCD):    4.319ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.312ns (routing 0.171ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.155ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.979    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.007 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.312     4.319    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y173        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y173        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     4.397 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/Q
                         net (fo=54, routed)          0.812     5.209    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X76Y161        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     5.357 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     5.366    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X76Y161        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.227     5.593 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/O[6]
                         net (fo=27, routed)          0.750     6.343    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][3]
    SLICE_X71Y174        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.117     6.460 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[26]_INST_0/O
                         net (fo=25, routed)          2.008     8.468    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X2Y14         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.665     6.665 r  
    H9                                                0.000     6.665 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     6.665    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     7.223 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.263    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.263 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     7.549    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.573 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     9.162    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.792 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226    10.018    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.042 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.175    11.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E2                                     r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.355    10.863    
                         clock uncertainty           -0.056    10.806    
    RAMB36_X2Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.343    10.463    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.463    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  1.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mfsmsr_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_msr_instr_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.058ns (42.963%)  route 0.077ns (57.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.343ns
    Source Clock Delay      (SCD):    4.537ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Net Delay (Source):      1.160ns (routing 0.155ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.171ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     3.353    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.377 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.160     4.537    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X74Y174        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mfsmsr_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y174        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     4.595 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mfsmsr_i_reg/Q
                         net (fo=1, routed)           0.077     4.672    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mfsmsr_i
    SLICE_X74Y173        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_msr_instr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.979    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.007 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.336     4.343    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X74Y173        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_msr_instr_reg/C
                         clock pessimism              0.242     4.584    
    SLICE_X74Y173        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     4.646    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_msr_instr_reg
  -------------------------------------------------------------------
                         required time                         -4.646    
                         arrival time                           4.672    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_riu_logic_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_clk_rst_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    -0.129ns
  Clock Net Delay (Source):      0.775ns (routing 0.096ns, distribution 0.679ns)
  Clock Net Delay (Destination): 0.879ns (routing 0.108ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.981     1.516    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     1.746 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.155     1.901    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.918 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        0.775     2.693    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/CLK
    SLICE_X79Y180        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_riu_logic_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y180        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.731 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_riu_logic_r1_reg/Q
                         net (fo=2, routed)           0.041     2.772    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_clk_rst
    SLICE_X79Y180        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_clk_rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.102     1.792    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     1.497 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.176     1.673    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.692 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        0.879     2.571    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X79Y180        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_clk_rst_r1_reg/C
                         clock pessimism              0.129     2.699    
    SLICE_X79Y180        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.746    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_clk_rst_r1_reg
  -------------------------------------------------------------------
                         required time                         -2.746    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_write_data_riuclk_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.060ns (35.714%)  route 0.108ns (64.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.285ns
    Source Clock Delay      (SCD):    4.498ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      1.121ns (routing 0.155ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.171ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     3.353    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.377 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.121     4.498    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Clk
    SLICE_X70Y149        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y149        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     4.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[26]/Q
                         net (fo=1, routed)           0.108     4.666    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_write_data_ub[26]
    SLICE_X71Y149        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_write_data_riuclk_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.979    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.007 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.278     4.285    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/CLK
    SLICE_X71Y149        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_write_data_riuclk_reg[26]/C
                         clock pessimism              0.291     4.576    
    SLICE_X71Y149        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     4.636    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_write_data_riuclk_reg[26]
  -------------------------------------------------------------------
                         required time                         -4.636    
                         arrival time                           4.666    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.107ns (54.872%)  route 0.088ns (45.128%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.338ns
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    -0.292ns
  Clock Net Delay (Source):      1.149ns (routing 0.155ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.171ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     3.353    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.377 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.149     4.526    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X77Y166        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y166        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     4.585 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[9]/Q
                         net (fo=5, routed)           0.069     4.654    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl2.New_Q_Handle[9].New_Q_LUT4/Q_reg[9][0]
    SLICE_X75Y165        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     4.676 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl2.New_Q_Handle[9].New_Q_LUT4/Using_FPGA.Native/O
                         net (fo=1, routed)           0.009     4.685    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl2.New_Q_Handle[15].MUXCY_XOR_I/lopt_26
    SLICE_X75Y165        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.026     4.711 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl2.New_Q_Handle[15].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[6]
                         net (fo=1, routed)           0.010     4.721    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl2.New_Q_Handle[9].MUXCY_XOR_I_n_1
    SLICE_X75Y165        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.979    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.007 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.331     4.338    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X75Y165        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[9]/C
                         clock pessimism              0.292     4.629    
    SLICE_X75Y165        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     4.689    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.689    
                         arrival time                           4.721    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.Gen_Bits[8].mem_Rd_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.059ns (42.143%)  route 0.081ns (57.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.325ns
    Source Clock Delay      (SCD):    4.522ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Net Delay (Source):      1.145ns (routing 0.155ns, distribution 0.990ns)
  Clock Net Delay (Destination): 1.318ns (routing 0.171ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     3.353    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.377 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.145     4.522    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X75Y161        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y161        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     4.581 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[8]/Q
                         net (fo=2, routed)           0.081     4.662    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Q[23]
    SLICE_X75Y162        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.Gen_Bits[8].mem_Rd_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.979    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.007 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.318     4.325    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Clk
    SLICE_X75Y162        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.Gen_Bits[8].mem_Rd_reg[8]/C
                         clock pessimism              0.241     4.566    
    SLICE_X75Y162        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     4.626    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.Gen_Bits[8].mem_Rd_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.626    
                         arrival time                           4.662    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[30].sync_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_read_data_ub_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.059ns (65.556%)  route 0.031ns (34.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Net Delay (Source):      0.747ns (routing 0.096ns, distribution 0.651ns)
  Clock Net Delay (Destination): 0.848ns (routing 0.108ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.981     1.516    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     1.746 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.155     1.901    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.918 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        0.747     2.665    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/CLK
    SLICE_X75Y147        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[30].sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y147        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.704 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[30].sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.024     2.728    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_read_data_riuclk[30]
    SLICE_X75Y147        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.020     2.748 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_read_data_ub[30]_i_1/O
                         net (fo=1, routed)           0.007     2.755    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_read_data_mux[30]
    SLICE_X75Y147        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_read_data_ub_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.102     1.792    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     1.497 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.176     1.673    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.692 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        0.848     2.540    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/CLK
    SLICE_X75Y147        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_read_data_ub_reg[30]/C
                         clock pessimism              0.132     2.671    
    SLICE_X75Y147        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     2.718    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_read_data_ub_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_read_data_ub_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.864%)  route 0.064ns (62.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    2.659ns
    Clock Pessimism Removal (CPR):    -0.145ns
  Clock Net Delay (Source):      0.741ns (routing 0.096ns, distribution 0.645ns)
  Clock Net Delay (Destination): 0.841ns (routing 0.108ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.981     1.516    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     1.746 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.155     1.901    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.918 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        0.741     2.659    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/CLK
    SLICE_X73Y146        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_read_data_ub_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y146        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.698 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_read_data_ub_reg[4]/Q
                         net (fo=1, routed)           0.064     2.762    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Read_Data[4]
    SLICE_X73Y145        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.102     1.792    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     1.497 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.176     1.673    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.692 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        0.841     2.533    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Clk
    SLICE_X73Y145        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[4]/C
                         clock pessimism              0.145     2.677    
    SLICE_X73Y145        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.724    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.Gen_Bits[22].mem_Rd_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.059ns (28.365%)  route 0.149ns (71.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.342ns
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    -0.292ns
  Clock Net Delay (Source):      1.150ns (routing 0.155ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.171ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     3.353    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.377 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.150     4.527    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X77Y161        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y161        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     4.586 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[22]/Q
                         net (fo=3, routed)           0.149     4.735    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Q[9]
    SLICE_X80Y161        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.Gen_Bits[22].mem_Rd_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.979    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.007 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.335     4.342    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Clk
    SLICE_X80Y161        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.Gen_Bits[22].mem_Rd_reg[22]/C
                         clock pessimism              0.292     4.633    
    SLICE_X80Y161        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.695    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.Gen_Bits[22].mem_Rd_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.695    
                         arrival time                           4.735    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.059ns (32.418%)  route 0.123ns (67.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.344ns
    Source Clock Delay      (SCD):    4.522ns
    Clock Pessimism Removal (CPR):    -0.292ns
  Clock Net Delay (Source):      1.145ns (routing 0.155ns, distribution 0.990ns)
  Clock Net Delay (Destination): 1.337ns (routing 0.171ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     3.353    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.377 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.145     4.522    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X71Y176        FDSE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y176        FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     4.581 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[2]/Q
                         net (fo=4, routed)           0.123     4.704    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S142_in
    SLICE_X73Y176        SRL16E                                       r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.979    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.007 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.337     4.344    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X73Y176        SRL16E                                       r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][2]_srl4/CLK
                         clock pessimism              0.292     4.635    
    SLICE_X73Y176        SRL16E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.028     4.663    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                         -4.663    
                         arrival time                           4.704    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    -0.133ns
  Clock Net Delay (Source):      0.746ns (routing 0.096ns, distribution 0.650ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.108ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.981     1.516    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     1.746 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.155     1.901    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.918 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        0.746     2.664    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X80Y155        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y155        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.703 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=4, routed)           0.025     2.728    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/SEQ_COUNTER/Q[5]
    SLICE_X80Y155        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     2.743 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.015     2.758    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X80Y155        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.102     1.792    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     1.497 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.176     1.673    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.692 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        0.846     2.538    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X80Y155        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.133     2.670    
    SLICE_X80Y155        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.716    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout6
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.665
Sources:            { design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.665       2.819      BITSLICE_CONTROL_X1Y8   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.665       2.819      BITSLICE_CONTROL_X1Y9   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.665       2.819      BITSLICE_CONTROL_X1Y28  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.665       2.819      BITSLICE_CONTROL_X1Y29  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.665       2.819      BITSLICE_CONTROL_X1Y30  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.665       2.819      BITSLICE_CONTROL_X1Y31  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.665       2.819      BITSLICE_CONTROL_X1Y10  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.665       2.819      BITSLICE_CONTROL_X1Y11  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.665       2.819      BITSLICE_CONTROL_X1Y12  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.665       2.819      BITSLICE_CONTROL_X1Y13  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X1Y28  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X1Y31  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X1Y11  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X1Y11  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X1Y17  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X1Y18  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X1Y22  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X1Y16  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X1Y20  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X1Y23  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.333       1.602      BITSLICE_CONTROL_X1Y9   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.333       1.602      BITSLICE_CONTROL_X1Y28  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.333       1.602      BITSLICE_CONTROL_X1Y29  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.333       1.602      BITSLICE_CONTROL_X1Y14  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.333       1.602      BITSLICE_CONTROL_X1Y15  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.333       1.602      BITSLICE_CONTROL_X1Y17  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.333       1.602      BITSLICE_CONTROL_X1Y20  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.333       1.602      BITSLICE_CONTROL_X1Y21  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.333       1.602      BITSLICE_CONTROL_X1Y23  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.333       1.602      BITSLICE_CONTROL_X1Y27  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.894       1.090      BITSLICE_CONTROL_X1Y17  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.888       1.096      BITSLICE_CONTROL_X1Y8   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.888       1.096      BITSLICE_CONTROL_X1Y9   design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.886       1.098      BITSLICE_CONTROL_X1Y16  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.885       1.099      BITSLICE_CONTROL_X1Y10  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.885       1.099      BITSLICE_CONTROL_X1Y15  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.885       1.099      BITSLICE_CONTROL_X1Y19  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.883       1.101      BITSLICE_CONTROL_X1Y11  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.883       1.101      BITSLICE_CONTROL_X1Y13  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.883       1.101      BITSLICE_CONTROL_X1Y18  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK



---------------------------------------------------------------------------------------------------
From Clock:  si570_user_clk_p
  To Clock:  si570_user_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         si570_user_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { si570_user_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X1Y3  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X1Y3  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X1Y3  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X1Y3  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X1Y3  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 14.999 }
Period(ns):         29.997
Sources:            { design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     VCU/PLVCUPLLREFCLKPL  n/a            15.000        29.997      14.997     VCU_X0Y0      design_1_i/vcu_0/inst/VCU_i/PLVCUPLLREFCLKPL
Min Period        n/a     BUFGCE/I              n/a            1.290         29.997      28.707     BUFGCE_X1Y84  design_1_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0    n/a            1.071         29.997      28.926     MMCM_X1Y3     design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
Low Pulse Width   Slow    VCU/PLVCUPLLREFCLKPL  n/a            7.500         14.999      7.499      VCU_X0Y0      design_1_i/vcu_0/inst/VCU_i/PLVCUPLLREFCLKPL
Low Pulse Width   Fast    VCU/PLVCUPLLREFCLKPL  n/a            7.500         14.999      7.499      VCU_X0Y0      design_1_i/vcu_0/inst/VCU_i/PLVCUPLLREFCLKPL
High Pulse Width  Fast    VCU/PLVCUPLLREFCLKPL  n/a            7.500         14.998      7.498      VCU_X0Y0      design_1_i/vcu_0/inst/VCU_i/PLVCUPLLREFCLKPL
High Pulse Width  Slow    VCU/PLVCUPLLREFCLKPL  n/a            7.500         14.999      7.499      VCU_X0Y0      design_1_i/vcu_0/inst/VCU_i/PLVCUPLLREFCLKPL



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_1_0
  To Clock:  clk_out2_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 design_1_i/vcu_0/inst/VCU_i/PLVCUAXIENCCLK
                            (rising edge-triggered cell VCU clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.019ns  (clk_out2_design_1_clk_wiz_1_0 rise@3.019ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.745ns (27.279%)  route 1.986ns (72.721%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.223ns = ( 2.795 - 3.019 ) 
    Source Clock Delay      (SCD):    -0.204ns
    Clock Pessimism Removal (CPR):    -0.090ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.115ns (routing 0.939ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.920ns (routing 0.854ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.697     0.697 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.747    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.747 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.131    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.728    -2.597 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -2.347    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.319 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.115    -0.204    design_1_i/vcu_0/inst/m_axi_enc_aclk
    VCU_X0Y0             VCU                                          r  design_1_i/vcu_0/inst/VCU_i/PLVCUAXIENCCLK
  -------------------------------------------------------------------    -------------------
    VCU_X0Y0             VCU (Prop_VCU_PLVCUAXIENCCLK_VCUPLENCRREADY0)
                                                      0.695     0.491 r  design_1_i/vcu_0/inst/VCU_i/VCUPLENCRREADY0
                         net (fo=3, routed)           0.446     0.937    design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/s_axi_rready
    SLICE_X48Y77         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     0.987 r  design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i[134]_i_1/O
                         net (fo=135, routed)         1.540     2.527    design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0
    SLICE_X49Y185        FDRE                                         r  design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      3.019     3.019 r  
    AH12                                              0.000     3.019 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     3.019    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     3.605 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.645    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.645 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.978    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.346     0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     0.851    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.920     2.795    design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/aclk
    SLICE_X49Y185        FDRE                                         r  design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[10]/C
                         clock pessimism             -0.090     2.705    
                         clock uncertainty           -0.057     2.648    
    SLICE_X49Y185        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     2.587    design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                          2.587    
                         arrival time                          -2.527    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 design_1_i/vcu_0/inst/VCU_i/PLVCUAXIENCCLK
                            (rising edge-triggered cell VCU clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.019ns  (clk_out2_design_1_clk_wiz_1_0 rise@3.019ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.745ns (27.279%)  route 1.986ns (72.721%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.223ns = ( 2.795 - 3.019 ) 
    Source Clock Delay      (SCD):    -0.204ns
    Clock Pessimism Removal (CPR):    -0.090ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.115ns (routing 0.939ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.920ns (routing 0.854ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.697     0.697 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.747    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.747 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.131    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.728    -2.597 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -2.347    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.319 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.115    -0.204    design_1_i/vcu_0/inst/m_axi_enc_aclk
    VCU_X0Y0             VCU                                          r  design_1_i/vcu_0/inst/VCU_i/PLVCUAXIENCCLK
  -------------------------------------------------------------------    -------------------
    VCU_X0Y0             VCU (Prop_VCU_PLVCUAXIENCCLK_VCUPLENCRREADY0)
                                                      0.695     0.491 r  design_1_i/vcu_0/inst/VCU_i/VCUPLENCRREADY0
                         net (fo=3, routed)           0.446     0.937    design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/s_axi_rready
    SLICE_X48Y77         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     0.987 r  design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i[134]_i_1/O
                         net (fo=135, routed)         1.540     2.527    design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0
    SLICE_X49Y185        FDRE                                         r  design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      3.019     3.019 r  
    AH12                                              0.000     3.019 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     3.019    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     3.605 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.645    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.645 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.978    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.346     0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     0.851    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.920     2.795    design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/aclk
    SLICE_X49Y185        FDRE                                         r  design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[2]/C
                         clock pessimism             -0.090     2.705    
                         clock uncertainty           -0.057     2.648    
    SLICE_X49Y185        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     2.587    design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                          2.587    
                         arrival time                          -2.527    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 design_1_i/vcu_0/inst/VCU_i/PLVCUAXIENCCLK
                            (rising edge-triggered cell VCU clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[96]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.019ns  (clk_out2_design_1_clk_wiz_1_0 rise@3.019ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.745ns (27.279%)  route 1.986ns (72.721%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.223ns = ( 2.795 - 3.019 ) 
    Source Clock Delay      (SCD):    -0.204ns
    Clock Pessimism Removal (CPR):    -0.090ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.115ns (routing 0.939ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.920ns (routing 0.854ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.697     0.697 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.747    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.747 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.131    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.728    -2.597 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -2.347    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.319 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.115    -0.204    design_1_i/vcu_0/inst/m_axi_enc_aclk
    VCU_X0Y0             VCU                                          r  design_1_i/vcu_0/inst/VCU_i/PLVCUAXIENCCLK
  -------------------------------------------------------------------    -------------------
    VCU_X0Y0             VCU (Prop_VCU_PLVCUAXIENCCLK_VCUPLENCRREADY0)
                                                      0.695     0.491 r  design_1_i/vcu_0/inst/VCU_i/VCUPLENCRREADY0
                         net (fo=3, routed)           0.446     0.937    design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/s_axi_rready
    SLICE_X48Y77         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     0.987 r  design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i[134]_i_1/O
                         net (fo=135, routed)         1.540     2.527    design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0
    SLICE_X49Y185        FDRE                                         r  design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[96]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      3.019     3.019 r  
    AH12                                              0.000     3.019 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     3.019    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     3.605 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.645    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.645 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.978    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.346     0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     0.851    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.920     2.795    design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/aclk
    SLICE_X49Y185        FDRE                                         r  design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[96]/C
                         clock pessimism             -0.090     2.705    
                         clock uncertainty           -0.057     2.648    
    SLICE_X49Y185        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     2.587    design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[96]
  -------------------------------------------------------------------
                         required time                          2.587    
                         arrival time                          -2.527    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 design_1_i/vcu_0/inst/VCU_i/PLVCUAXIENCCLK
                            (rising edge-triggered cell VCU clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.019ns  (clk_out2_design_1_clk_wiz_1_0 rise@3.019ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.745ns (27.279%)  route 1.986ns (72.721%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.223ns = ( 2.795 - 3.019 ) 
    Source Clock Delay      (SCD):    -0.204ns
    Clock Pessimism Removal (CPR):    -0.090ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.115ns (routing 0.939ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.920ns (routing 0.854ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.697     0.697 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.747    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.747 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.131    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.728    -2.597 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -2.347    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.319 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.115    -0.204    design_1_i/vcu_0/inst/m_axi_enc_aclk
    VCU_X0Y0             VCU                                          r  design_1_i/vcu_0/inst/VCU_i/PLVCUAXIENCCLK
  -------------------------------------------------------------------    -------------------
    VCU_X0Y0             VCU (Prop_VCU_PLVCUAXIENCCLK_VCUPLENCRREADY0)
                                                      0.695     0.491 r  design_1_i/vcu_0/inst/VCU_i/VCUPLENCRREADY0
                         net (fo=3, routed)           0.446     0.937    design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/s_axi_rready
    SLICE_X48Y77         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     0.987 r  design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i[134]_i_1/O
                         net (fo=135, routed)         1.540     2.527    design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0
    SLICE_X49Y185        FDRE                                         r  design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      3.019     3.019 r  
    AH12                                              0.000     3.019 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     3.019    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     3.605 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.645    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.645 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.978    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.346     0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     0.851    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.920     2.795    design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/aclk
    SLICE_X49Y185        FDRE                                         r  design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[11]/C
                         clock pessimism             -0.090     2.705    
                         clock uncertainty           -0.057     2.648    
    SLICE_X49Y185        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     2.588    design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                          2.588    
                         arrival time                          -2.527    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 design_1_i/vcu_0/inst/VCU_i/PLVCUAXIENCCLK
                            (rising edge-triggered cell VCU clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.019ns  (clk_out2_design_1_clk_wiz_1_0 rise@3.019ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.745ns (27.279%)  route 1.986ns (72.721%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.223ns = ( 2.795 - 3.019 ) 
    Source Clock Delay      (SCD):    -0.204ns
    Clock Pessimism Removal (CPR):    -0.090ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.115ns (routing 0.939ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.920ns (routing 0.854ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.697     0.697 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.747    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.747 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.131    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.728    -2.597 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -2.347    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.319 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.115    -0.204    design_1_i/vcu_0/inst/m_axi_enc_aclk
    VCU_X0Y0             VCU                                          r  design_1_i/vcu_0/inst/VCU_i/PLVCUAXIENCCLK
  -------------------------------------------------------------------    -------------------
    VCU_X0Y0             VCU (Prop_VCU_PLVCUAXIENCCLK_VCUPLENCRREADY0)
                                                      0.695     0.491 r  design_1_i/vcu_0/inst/VCU_i/VCUPLENCRREADY0
                         net (fo=3, routed)           0.446     0.937    design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/s_axi_rready
    SLICE_X48Y77         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     0.987 r  design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i[134]_i_1/O
                         net (fo=135, routed)         1.540     2.527    design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0
    SLICE_X49Y185        FDRE                                         r  design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      3.019     3.019 r  
    AH12                                              0.000     3.019 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     3.019    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     3.605 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.645    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.645 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.978    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.346     0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     0.851    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.920     2.795    design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/aclk
    SLICE_X49Y185        FDRE                                         r  design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.090     2.705    
                         clock uncertainty           -0.057     2.648    
    SLICE_X49Y185        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060     2.588    design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                          2.588    
                         arrival time                          -2.527    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 design_1_i/vcu_0/inst/VCU_i/PLVCUAXIENCCLK
                            (rising edge-triggered cell VCU clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[97]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.019ns  (clk_out2_design_1_clk_wiz_1_0 rise@3.019ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.745ns (27.279%)  route 1.986ns (72.721%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.223ns = ( 2.795 - 3.019 ) 
    Source Clock Delay      (SCD):    -0.204ns
    Clock Pessimism Removal (CPR):    -0.090ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.115ns (routing 0.939ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.920ns (routing 0.854ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.697     0.697 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.747    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.747 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.131    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.728    -2.597 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -2.347    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.319 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.115    -0.204    design_1_i/vcu_0/inst/m_axi_enc_aclk
    VCU_X0Y0             VCU                                          r  design_1_i/vcu_0/inst/VCU_i/PLVCUAXIENCCLK
  -------------------------------------------------------------------    -------------------
    VCU_X0Y0             VCU (Prop_VCU_PLVCUAXIENCCLK_VCUPLENCRREADY0)
                                                      0.695     0.491 r  design_1_i/vcu_0/inst/VCU_i/VCUPLENCRREADY0
                         net (fo=3, routed)           0.446     0.937    design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/s_axi_rready
    SLICE_X48Y77         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     0.987 r  design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i[134]_i_1/O
                         net (fo=135, routed)         1.540     2.527    design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0
    SLICE_X49Y185        FDRE                                         r  design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[97]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      3.019     3.019 r  
    AH12                                              0.000     3.019 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     3.019    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     3.605 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.645    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.645 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.978    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.346     0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     0.851    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.920     2.795    design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/aclk
    SLICE_X49Y185        FDRE                                         r  design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[97]/C
                         clock pessimism             -0.090     2.705    
                         clock uncertainty           -0.057     2.648    
    SLICE_X49Y185        FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060     2.588    design_1_i/axi_interconnect_7/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[97]
  -------------------------------------------------------------------
                         required time                          2.588    
                         arrival time                          -2.527    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_6/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_6/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.019ns  (clk_out2_design_1_clk_wiz_1_0 rise@3.019ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.167ns (6.064%)  route 2.587ns (93.936%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.198ns = ( 2.820 - 3.019 ) 
    Source Clock Delay      (SCD):    -0.121ns
    Clock Pessimism Removal (CPR):    -0.090ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 0.939ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.854ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.697     0.697 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.747    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.747 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.131    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.728    -2.597 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -2.347    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.319 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.198    -0.121    design_1_i/axi_interconnect_6/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X59Y54         FDRE                                         r  design_1_i/axi_interconnect_6/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    -0.042 r  design_1_i/axi_interconnect_6/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=275, routed)         2.515     2.473    design_1_i/axi_interconnect_6/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0
    SLICE_X57Y205        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     2.561 r  design_1_i/axi_interconnect_6/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[20]_i_1__0/O
                         net (fo=1, routed)           0.072     2.633    design_1_i/axi_interconnect_6/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer[20]
    SLICE_X57Y205        FDRE                                         r  design_1_i/axi_interconnect_6/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      3.019     3.019 r  
    AH12                                              0.000     3.019 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     3.019    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     3.605 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.645    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.645 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.978    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.346     0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     0.851    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.945     2.820    design_1_i/axi_interconnect_6/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X57Y205        FDRE                                         r  design_1_i/axi_interconnect_6/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[20]/C
                         clock pessimism             -0.090     2.730    
                         clock uncertainty           -0.057     2.673    
    SLICE_X57Y205        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     2.698    design_1_i/axi_interconnect_6/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                          2.698    
                         arrival time                          -2.633    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.019ns  (clk_out2_design_1_clk_wiz_1_0 rise@3.019ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.380ns (13.971%)  route 2.340ns (86.029%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.251ns = ( 2.767 - 3.019 ) 
    Source Clock Delay      (SCD):    -0.127ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.192ns (routing 0.939ns, distribution 1.253ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.854ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.697     0.697 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.747    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.747 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.131    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.728    -2.597 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -2.347    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.319 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.192    -0.127    design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X54Y59         FDRE                                         r  design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    -0.049 f  design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=14, routed)          0.164     0.115    design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_32_out
    SLICE_X55Y60         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     0.204 f  design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=139, routed)         1.441     1.645    design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rdata[127]_INST_0_i_1_n_0
    SLICE_X53Y149        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     1.735 r  design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rdata[110]_INST_0/O
                         net (fo=2, routed)           0.669     2.404    design_1_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/m_axi_rdata[110]
    SLICE_X53Y96         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     2.527 r  design_1_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i[110]_i_1/O
                         net (fo=1, routed)           0.066     2.593    design_1_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i[110]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      3.019     3.019 r  
    AH12                                              0.000     3.019 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     3.019    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     3.605 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.645    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.645 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.978    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.346     0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     0.851    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.892     2.767    design_1_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/aclk
    SLICE_X53Y96         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[110]/C
                         clock pessimism             -0.067     2.700    
                         clock uncertainty           -0.057     2.643    
    SLICE_X53Y96         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     2.668    design_1_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[110]
  -------------------------------------------------------------------
                         required time                          2.668    
                         arrival time                          -2.593    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/img_V_val_2_V_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/bytePlanes_plane1_V_s_U/mem_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.019ns  (clk_out2_design_1_clk_wiz_1_0 rise@3.019ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.325ns (14.470%)  route 1.921ns (85.530%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.218ns = ( 2.800 - 3.019 ) 
    Source Clock Delay      (SCD):    -0.009ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.310ns (routing 0.939ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.854ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.697     0.697 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.747    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.747 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.131    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.728    -2.597 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -2.347    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.319 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.310    -0.009    design_1_i/v_frmbuf_wr_0/inst/img_V_val_2_V_U/ap_clk
    SLICE_X83Y78         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/img_V_val_2_V_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.069 r  design_1_i/v_frmbuf_wr_0/inst/img_V_val_2_V_U/internal_empty_n_reg/Q
                         net (fo=5, routed)           0.152     0.221    design_1_i/v_frmbuf_wr_0/inst/img_V_val_4_V_U/img_V_val_2_V_empty_n
    SLICE_X83Y78         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     0.344 f  design_1_i/v_frmbuf_wr_0/inst/img_V_val_4_V_U/ap_CS_fsm[70]_i_2/O
                         net (fo=148, routed)         0.243     0.587    design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/x9_0_i_i_reg_857_reg[0]_0
    SLICE_X87Y77         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     0.622 f  design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_CS_fsm[56]_i_2/O
                         net (fo=7, routed)           0.115     0.737    design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_CS_fsm[56]_i_2_n_1
    SLICE_X88Y77         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     0.774 r  design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/mem_reg_0_i_85/O
                         net (fo=133, routed)         0.531     1.305    design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/mem_reg_0_i_85_n_1
    SLICE_X67Y82         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.052     1.357 r  design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/mem_reg_0_i_82__0/O
                         net (fo=16, routed)          0.880     2.237    design_1_i/v_frmbuf_wr_0/inst/bytePlanes_plane1_V_s_U/WEBWE[0]
    RAMB36_X1Y16         RAMB36E2                                     r  design_1_i/v_frmbuf_wr_0/inst/bytePlanes_plane1_V_s_U/mem_reg_1/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      3.019     3.019 r  
    AH12                                              0.000     3.019 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     3.019    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     3.605 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.645    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.645 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.978    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.346     0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     0.851    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.925     2.800    design_1_i/v_frmbuf_wr_0/inst/bytePlanes_plane1_V_s_U/ap_clk
    RAMB36_X1Y16         RAMB36E2                                     r  design_1_i/v_frmbuf_wr_0/inst/bytePlanes_plane1_V_s_U/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.017     2.783    
                         clock uncertainty           -0.057     2.726    
    RAMB36_X1Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[3])
                                                     -0.394     2.332    design_1_i/v_frmbuf_wr_0/inst/bytePlanes_plane1_V_s_U/mem_reg_1
  -------------------------------------------------------------------
                         required time                          2.332    
                         arrival time                          -2.237    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_6/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_6/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.019ns  (clk_out2_design_1_clk_wiz_1_0 rise@3.019ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.131ns (4.827%)  route 2.583ns (95.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.207ns = ( 2.811 - 3.019 ) 
    Source Clock Delay      (SCD):    -0.121ns
    Clock Pessimism Removal (CPR):    -0.090ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 0.939ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.854ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.697     0.697 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.747    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.747 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.131    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.728    -2.597 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -2.347    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.319 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.198    -0.121    design_1_i/axi_interconnect_6/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X59Y54         FDRE                                         r  design_1_i/axi_interconnect_6/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    -0.042 r  design_1_i/axi_interconnect_6/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=275, routed)         2.524     2.482    design_1_i/axi_interconnect_6/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0
    SLICE_X56Y204        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     2.534 r  design_1_i/axi_interconnect_6/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[50]_i_1__0/O
                         net (fo=1, routed)           0.059     2.593    design_1_i/axi_interconnect_6/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer[50]
    SLICE_X56Y204        FDRE                                         r  design_1_i/axi_interconnect_6/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      3.019     3.019 r  
    AH12                                              0.000     3.019 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     3.019    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     3.605 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.645    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.645 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.978    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.346     0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     0.851    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.936     2.811    design_1_i/axi_interconnect_6/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X56Y204        FDRE                                         r  design_1_i/axi_interconnect_6/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[50]/C
                         clock pessimism             -0.090     2.721    
                         clock uncertainty           -0.057     2.664    
    SLICE_X56Y204        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     2.689    design_1_i/axi_interconnect_6/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[50]
  -------------------------------------------------------------------
                         required time                          2.689    
                         arrival time                          -2.593    
  -------------------------------------------------------------------
                         slack                                  0.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.059ns (25.991%)  route 0.168ns (74.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.117ns
    Source Clock Delay      (SCD):    -0.262ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Net Delay (Source):      1.881ns (routing 0.854ns, distribution 1.027ns)
  Clock Net Delay (Destination): 2.202ns (routing 0.939ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.627    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.627 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.960    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.346    -2.386 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    -2.167    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.143 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.881    -0.262    design_1_i/axi_interconnect_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X48Y29         FDRE                                         r  design_1_i/axi_interconnect_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059    -0.203 r  design_1_i/axi_interconnect_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[65]/Q
                         net (fo=1, routed)           0.168    -0.035    design_1_i/axi_interconnect_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[2]_0[0]
    SLICE_X50Y25         SRLC32E                                      r  design_1_i/axi_interconnect_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.697     0.697 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.747    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.747 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.131    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.728    -2.597 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -2.347    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.319 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.202    -0.117    design_1_i/axi_interconnect_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X50Y25         SRLC32E                                      r  design_1_i/axi_interconnect_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32/CLK
                         clock pessimism              0.017    -0.100    
    SLICE_X50Y25         SRLC32E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.055    -0.045    design_1_i/axi_interconnect_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp3_iter0_pix_val_V_4_5_i_i_reg_1272_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/trunc_ln215_14_reg_4401_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.058ns (34.118%)  route 0.112ns (65.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.002ns
    Source Clock Delay      (SCD):    -0.086ns
    Clock Pessimism Removal (CPR):    -0.011ns
  Clock Net Delay (Source):      2.057ns (routing 0.854ns, distribution 1.203ns)
  Clock Net Delay (Destination): 2.317ns (routing 0.939ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.627    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.627 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.960    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.346    -2.386 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    -2.167    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.143 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.057    -0.086    design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_clk
    SLICE_X81Y85         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp3_iter0_pix_val_V_4_5_i_i_reg_1272_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058    -0.028 r  design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp3_iter0_pix_val_V_4_5_i_i_reg_1272_reg[9]/Q
                         net (fo=2, routed)           0.112     0.084    design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp3_iter0_pix_val_V_4_5_i_i_reg_1272_reg[9]_0[7]
    SLICE_X80Y85         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/trunc_ln215_14_reg_4401_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.697     0.697 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.747    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.747 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.131    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.728    -2.597 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -2.347    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.319 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.317    -0.002    design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_clk
    SLICE_X80Y85         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/trunc_ln215_14_reg_4401_reg[7]/C
                         clock pessimism              0.011     0.010    
    SLICE_X80Y85         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     0.072    design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/trunc_ln215_14_reg_4401_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/mem_reg[15][70]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.058ns (30.688%)  route 0.131ns (69.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.089ns
    Source Clock Delay      (SCD):    -0.223ns
    Clock Pessimism Removal (CPR):    -0.022ns
  Clock Net Delay (Source):      1.920ns (routing 0.854ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.230ns (routing 0.939ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.627    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.627 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.960    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.346    -2.386 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    -2.167    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.143 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.920    -0.223    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/ap_clk
    SLICE_X56Y70         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058    -0.165 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[70]/Q
                         net (fo=1, routed)           0.131    -0.034    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/in[70]
    SLICE_X57Y70         SRL16E                                       r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/mem_reg[15][70]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.697     0.697 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.747    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.747 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.131    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.728    -2.597 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -2.347    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.319 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.230    -0.089    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/ap_clk
    SLICE_X57Y70         SRL16E                                       r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/mem_reg[15][70]_srl16/CLK
                         clock pessimism              0.022    -0.066    
    SLICE_X57Y70         SRL16E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.020    -0.046    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/mem_reg[15][70]_srl16
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/vcu_0/inst/mem_uram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][91]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/vcu_0/inst/pl_vcu_enc_al_l2c_rdata_r1_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.059ns (34.104%)  route 0.114ns (65.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.131ns
    Source Clock Delay      (SCD):    -0.212ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Net Delay (Source):      1.931ns (routing 0.854ns, distribution 1.077ns)
  Clock Net Delay (Destination): 2.188ns (routing 0.939ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.627    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.627 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.960    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.346    -2.386 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    -2.167    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.143 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.931    -0.212    design_1_i/vcu_0/inst/mem_uram_10bps/xpm_memory_base_inst/clka
    SLICE_X59Y26         FDRE                                         r  design_1_i/vcu_0/inst/mem_uram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059    -0.153 r  design_1_i/vcu_0/inst/mem_uram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][91]/Q
                         net (fo=1, routed)           0.114    -0.039    design_1_i/vcu_0/inst/pl_vcu_enc_al_l2c_rdata[91]
    SLICE_X58Y25         FDRE                                         r  design_1_i/vcu_0/inst/pl_vcu_enc_al_l2c_rdata_r1_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.697     0.697 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.747    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.747 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.131    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.728    -2.597 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -2.347    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.319 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.188    -0.131    design_1_i/vcu_0/inst/m_axi_enc_aclk
    SLICE_X58Y25         FDRE                                         r  design_1_i/vcu_0/inst/pl_vcu_enc_al_l2c_rdata_r1_reg[91]/C
                         clock pessimism              0.017    -0.113    
    SLICE_X58Y25         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060    -0.053    design_1_i/vcu_0/inst/pl_vcu_enc_al_l2c_rdata_r1_reg[91]
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/y_0_i_i_i_reg_288_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/y_reg_687_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.088ns (44.670%)  route 0.109ns (55.330%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.006ns
    Source Clock Delay      (SCD):    -0.104ns
    Clock Pessimism Removal (CPR):    -0.011ns
  Clock Net Delay (Source):      2.039ns (routing 0.854ns, distribution 1.185ns)
  Clock Net Delay (Destination): 2.325ns (routing 0.939ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.627    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.627 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.960    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.346    -2.386 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    -2.167    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.143 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.039    -0.104    design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/ap_clk
    SLICE_X85Y97         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/y_0_i_i_i_reg_288_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y97         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058    -0.046 r  design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/y_0_i_i_i_reg_288_reg[6]/Q
                         net (fo=2, routed)           0.099     0.053    design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/y_0_i_i_i_reg_288[6]
    SLICE_X86Y97         CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.030     0.083 r  design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/y_reg_687_reg[8]_i_1/O[5]
                         net (fo=1, routed)           0.010     0.093    design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/y_fu_422_p2[6]
    SLICE_X86Y97         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/y_reg_687_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.697     0.697 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.747    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.747 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.131    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.728    -2.597 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -2.347    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.319 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.325     0.006    design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/ap_clk
    SLICE_X86Y97         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/y_reg_687_reg[6]/C
                         clock pessimism              0.011     0.018    
    SLICE_X86Y97         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     0.078    design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/y_reg_687_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp3_iter0_pix_val_V_1_6_i_i_reg_1338_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/trunc_ln215_16_reg_4419_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.058ns (30.208%)  route 0.134ns (69.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.008ns
    Source Clock Delay      (SCD):    -0.094ns
    Clock Pessimism Removal (CPR):    -0.012ns
  Clock Net Delay (Source):      2.049ns (routing 0.854ns, distribution 1.195ns)
  Clock Net Delay (Destination): 2.327ns (routing 0.939ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.627    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.627 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.960    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.346    -2.386 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    -2.167    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.143 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.049    -0.094    design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_clk
    SLICE_X82Y81         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp3_iter0_pix_val_V_1_6_i_i_reg_1338_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y81         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058    -0.036 r  design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp3_iter0_pix_val_V_1_6_i_i_reg_1338_reg[8]/Q
                         net (fo=2, routed)           0.134     0.098    design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp3_iter0_pix_val_V_1_6_i_i_reg_1338[8]
    SLICE_X85Y79         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/trunc_ln215_16_reg_4419_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.697     0.697 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.747    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.747 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.131    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.728    -2.597 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -2.347    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.319 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.327     0.008    design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_clk
    SLICE_X85Y79         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/trunc_ln215_16_reg_4419_reg[6]/C
                         clock pessimism              0.012     0.020    
    SLICE_X85Y79         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     0.082    design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/trunc_ln215_16_reg_4419_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.060ns (19.417%)  route 0.249ns (80.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.119ns
    Source Clock Delay      (SCD):    -0.259ns
    Clock Pessimism Removal (CPR):    -0.090ns
  Clock Net Delay (Source):      1.884ns (routing 0.854ns, distribution 1.030ns)
  Clock Net Delay (Destination): 2.200ns (routing 0.939ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.627    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.627 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.960    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.346    -2.386 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    -2.167    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.143 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.884    -0.259    design_1_i/axi_interconnect_2/m00_couplers/m00_regslice/inst/r.r_pipe/aclk
    SLICE_X52Y172        FDRE                                         r  design_1_i/axi_interconnect_2/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y172        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060    -0.199 r  design_1_i/axi_interconnect_2/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i_reg[9]/Q
                         net (fo=2, routed)           0.249     0.050    design_1_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[9]
    SLICE_X55Y181        FDRE                                         r  design_1_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.697     0.697 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.747    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.747 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.131    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.728    -2.597 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -2.347    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.319 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.200    -0.119    design_1_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X55Y181        FDRE                                         r  design_1_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[9]/C
                         clock pessimism              0.090    -0.028    
    SLICE_X55Y181        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     0.034    design_1_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.094ns (51.366%)  route 0.089ns (48.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.110ns
    Source Clock Delay      (SCD):    -0.197ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Net Delay (Source):      1.946ns (routing 0.854ns, distribution 1.092ns)
  Clock Net Delay (Destination): 2.209ns (routing 0.939ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.627    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.627 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.960    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.346    -2.386 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    -2.167    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.143 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.946    -0.197    design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X59Y8          FDRE                                         r  design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    -0.138 r  design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[105]/Q
                         net (fo=7, routed)           0.078    -0.060    design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[105]
    SLICE_X57Y8          LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.035    -0.025 r  design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[107]_i_1/O
                         net (fo=1, routed)           0.011    -0.014    design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[107]_i_1_n_0
    SLICE_X57Y8          FDRE                                         r  design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.697     0.697 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.747    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.747 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.131    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.728    -2.597 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -2.347    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.319 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.209    -0.110    design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X57Y8          FDRE                                         r  design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[107]/C
                         clock pessimism              0.017    -0.092    
    SLICE_X57Y8          FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062    -0.030    design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[107]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s01_couplers/s01_regslice/inst/r.r_pipe/m_payload_i_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_6/m01_couplers/m01_regslice/inst/r.r_pipe/skid_buffer_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.059ns (45.038%)  route 0.072ns (54.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.128ns
    Source Clock Delay      (SCD):    -0.204ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      1.939ns (routing 0.854ns, distribution 1.085ns)
  Clock Net Delay (Destination): 2.191ns (routing 0.939ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.627    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.627 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.960    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.346    -2.386 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    -2.167    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.143 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.939    -0.204    design_1_i/axi_interconnect_2/s01_couplers/s01_regslice/inst/r.r_pipe/aclk
    SLICE_X58Y215        FDRE                                         r  design_1_i/axi_interconnect_2/s01_couplers/s01_regslice/inst/r.r_pipe/m_payload_i_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y215        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059    -0.145 r  design_1_i/axi_interconnect_2/s01_couplers/s01_regslice/inst/r.r_pipe/m_payload_i_reg[71]/Q
                         net (fo=2, routed)           0.072    -0.073    design_1_i/axi_interconnect_6/m01_couplers/m01_regslice/inst/r.r_pipe/m_axi_rdata[71]
    SLICE_X58Y216        FDRE                                         r  design_1_i/axi_interconnect_6/m01_couplers/m01_regslice/inst/r.r_pipe/skid_buffer_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.697     0.697 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.747    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.747 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.131    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.728    -2.597 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -2.347    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.319 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.191    -0.128    design_1_i/axi_interconnect_6/m01_couplers/m01_regslice/inst/r.r_pipe/aclk
    SLICE_X58Y216        FDRE                                         r  design_1_i/axi_interconnect_6/m01_couplers/m01_regslice/inst/r.r_pipe/skid_buffer_reg[71]/C
                         clock pessimism             -0.024    -0.152    
    SLICE_X58Y216        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062    -0.090    design_1_i/axi_interconnect_6/m01_couplers/m01_regslice/inst/r.r_pipe/skid_buffer_reg[71]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp3_iter0_pix_val_V_1_2_i_i_reg_1164_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/trunc_ln215_1_reg_4319_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.058ns (31.694%)  route 0.125ns (68.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.011ns
    Source Clock Delay      (SCD):    -0.081ns
    Clock Pessimism Removal (CPR):    -0.012ns
  Clock Net Delay (Source):      2.062ns (routing 0.854ns, distribution 1.208ns)
  Clock Net Delay (Destination): 2.330ns (routing 0.939ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.627    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.627 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.960    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.346    -2.386 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    -2.167    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.143 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.062    -0.081    design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_clk
    SLICE_X86Y83         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp3_iter0_pix_val_V_1_2_i_i_reg_1164_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058    -0.023 r  design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp3_iter0_pix_val_V_1_2_i_i_reg_1164_reg[8]/Q
                         net (fo=2, routed)           0.125     0.102    design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp3_iter0_pix_val_V_1_2_i_i_reg_1164_reg[9]_0[6]
    SLICE_X84Y81         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/trunc_ln215_1_reg_4319_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.697     0.697 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.747    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.747 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.131    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.728    -2.597 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -2.347    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.319 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.330     0.011    design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_clk
    SLICE_X84Y81         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/trunc_ln215_1_reg_4319_reg[6]/C
                         clock pessimism              0.012     0.023    
    SLICE_X84Y81         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     0.085    design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/trunc_ln215_1_reg_4319_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 1.509 }
Period(ns):         3.019
Sources:            { design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         3.019       0.019      PS8_X0Y0  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         3.019       0.019      PS8_X0Y0  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         3.019       0.019      PS8_X0Y0  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     PS8/SAXIGP3RCLK     n/a            3.000         3.019       0.019      PS8_X0Y0  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK     n/a            3.000         3.019       0.019      PS8_X0Y0  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     PS8/SAXIGP4RCLK     n/a            3.000         3.019       0.019      PS8_X0Y0  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4RCLK
Min Period        n/a     PS8/SAXIGP4WCLK     n/a            3.000         3.019       0.019      PS8_X0Y0  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4WCLK
Min Period        n/a     PS8/SAXIGP5RCLK     n/a            3.000         3.019       0.019      PS8_X0Y0  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5RCLK
Min Period        n/a     PS8/SAXIGP5WCLK     n/a            3.000         3.019       0.019      PS8_X0Y0  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
Min Period        n/a     VCU/PLVCUAXIDECCLK  n/a            3.000         3.019       0.019      VCU_X0Y0  design_1_i/vcu_0/inst/VCU_i/PLVCUAXIDECCLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         1.509       0.009      PS8_X0Y0  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         1.509       0.009      PS8_X0Y0  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         1.509       0.009      PS8_X0Y0  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP5WCLK     n/a            1.500         1.509       0.009      PS8_X0Y0  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
Low Pulse Width   Fast    VCU/PLVCUAXIENCCLK  n/a            1.500         1.509       0.009      VCU_X0Y0  design_1_i/vcu_0/inst/VCU_i/PLVCUAXIENCCLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         1.509       0.009      PS8_X0Y0  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         1.509       0.009      PS8_X0Y0  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         1.509       0.009      PS8_X0Y0  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK     n/a            1.500         1.509       0.009      PS8_X0Y0  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Fast    PS8/SAXIGP3RCLK     n/a            1.500         1.509       0.009      PS8_X0Y0  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         1.509       0.009      PS8_X0Y0  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         1.509       0.009      PS8_X0Y0  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         1.509       0.009      PS8_X0Y0  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         1.509       0.009      PS8_X0Y0  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         1.509       0.009      PS8_X0Y0  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         1.509       0.009      PS8_X0Y0  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK     n/a            1.500         1.509       0.009      PS8_X0Y0  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Fast    PS8/SAXIGP3RCLK     n/a            1.500         1.509       0.009      PS8_X0Y0  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP3WCLK     n/a            1.500         1.509       0.009      PS8_X0Y0  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    PS8/SAXIGP3WCLK     n/a            1.500         1.509       0.009      PS8_X0Y0  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.709ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         9.999
Sources:            { design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I             n/a            1.290         9.999       8.709      BUFGCE_X1Y85  design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.071         9.999       8.928      MMCM_X1Y3     design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.071         9.999       8.928      MMCM_X1Y3     design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_1_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       28.129ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.129ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.896ns  (logic 0.081ns (4.272%)  route 1.815ns (95.728%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y183                                     0.000     0.000 r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]/C
    SLICE_X55Y183        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]/Q
                         net (fo=1, routed)           1.815     1.896    design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[13]
    SLICE_X55Y139        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X55Y139        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025    30.025    design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         30.025    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                 28.129    

Slack (MET) :             28.591ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.434ns  (logic 0.079ns (5.509%)  route 1.355ns (94.491%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y183                                     0.000     0.000 r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]/C
    SLICE_X55Y183        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]/Q
                         net (fo=1, routed)           1.355     1.434    design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[18]
    SLICE_X55Y139        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X55Y139        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    30.025    design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]
  -------------------------------------------------------------------
                         required time                         30.025    
                         arrival time                          -1.434    
  -------------------------------------------------------------------
                         slack                                 28.591    

Slack (MET) :             28.599ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.426ns  (logic 0.079ns (5.540%)  route 1.347ns (94.460%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y181                                     0.000     0.000 r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]/C
    SLICE_X52Y181        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           1.347     1.426    design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[4]
    SLICE_X56Y143        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X56Y143        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    30.025    design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         30.025    
                         arrival time                          -1.426    
  -------------------------------------------------------------------
                         slack                                 28.599    

Slack (MET) :             28.670ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.355ns  (logic 0.081ns (5.978%)  route 1.274ns (94.022%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y183                                     0.000     0.000 r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X55Y183        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           1.274     1.355    design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[8]
    SLICE_X55Y139        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X55Y139        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    30.025    design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         30.025    
                         arrival time                          -1.355    
  -------------------------------------------------------------------
                         slack                                 28.670    

Slack (MET) :             28.785ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.240ns  (logic 0.081ns (6.532%)  route 1.159ns (93.468%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y183                                     0.000     0.000 r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]/C
    SLICE_X55Y183        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]/Q
                         net (fo=1, routed)           1.159     1.240    design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[25]
    SLICE_X55Y139        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X55Y139        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    30.025    design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]
  -------------------------------------------------------------------
                         required time                         30.025    
                         arrival time                          -1.240    
  -------------------------------------------------------------------
                         slack                                 28.785    

Slack (MET) :             28.791ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.234ns  (logic 0.077ns (6.240%)  route 1.157ns (93.760%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y191                                     0.000     0.000 r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X56Y191        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           1.157     1.234    design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[5]
    SLICE_X55Y138        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X55Y138        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    30.025    design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         30.025    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                 28.791    

Slack (MET) :             28.805ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.220ns  (logic 0.078ns (6.393%)  route 1.142ns (93.607%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y163                                     0.000     0.000 r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]/C
    SLICE_X56Y163        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           1.142     1.220    design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[7]
    SLICE_X56Y143        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X56Y143        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    30.025    design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         30.025    
                         arrival time                          -1.220    
  -------------------------------------------------------------------
                         slack                                 28.805    

Slack (MET) :             28.809ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.216ns  (logic 0.079ns (6.497%)  route 1.137ns (93.503%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y183                                     0.000     0.000 r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]/C
    SLICE_X55Y183        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]/Q
                         net (fo=1, routed)           1.137     1.216    design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[16]
    SLICE_X55Y139        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X55Y139        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    30.025    design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]
  -------------------------------------------------------------------
                         required time                         30.025    
                         arrival time                          -1.216    
  -------------------------------------------------------------------
                         slack                                 28.809    

Slack (MET) :             28.859ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.166ns  (logic 0.079ns (6.775%)  route 1.087ns (93.225%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y191                                     0.000     0.000 r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]/C
    SLICE_X55Y191        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           1.087     1.166    design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[3]
    SLICE_X55Y139        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X55Y139        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    30.025    design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         30.025    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                 28.859    

Slack (MET) :             28.868ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.157ns  (logic 0.081ns (7.001%)  route 1.076ns (92.999%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y183                                     0.000     0.000 r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]/C
    SLICE_X55Y183        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           1.076     1.157    design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[10]
    SLICE_X55Y138        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X55Y138        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    30.025    design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         30.025    
                         arrival time                          -1.157    
  -------------------------------------------------------------------
                         slack                                 28.868    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       12.845ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.845ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.330ns  (MaxDelay Path 13.330ns)
  Data Path Delay:        0.510ns  (logic 0.080ns (15.686%)  route 0.430ns (84.314%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X93Y104        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.430     0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X95Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.330    13.330    
    SLICE_X95Y105        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    13.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.355    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                 12.845    

Slack (MET) :             12.969ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.330ns  (MaxDelay Path 13.330ns)
  Data Path Delay:        0.386ns  (logic 0.079ns (20.466%)  route 0.307ns (79.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X91Y101        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.307     0.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X92Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.330    13.330    
    SLICE_X92Y100        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    13.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.355    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                 12.969    

Slack (MET) :             13.001ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.330ns  (MaxDelay Path 13.330ns)
  Data Path Delay:        0.354ns  (logic 0.079ns (22.316%)  route 0.275ns (77.684%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y102                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X92Y102        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.275     0.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X92Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.330    13.330    
    SLICE_X92Y100        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025    13.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.355    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                 13.001    

Slack (MET) :             13.022ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.330ns  (MaxDelay Path 13.330ns)
  Data Path Delay:        0.333ns  (logic 0.079ns (23.724%)  route 0.254ns (76.276%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X91Y101        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.254     0.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X91Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.330    13.330    
    SLICE_X91Y100        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    13.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.355    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                 13.022    

Slack (MET) :             13.044ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.330ns  (MaxDelay Path 13.330ns)
  Data Path Delay:        0.311ns  (logic 0.076ns (24.437%)  route 0.235ns (75.563%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y106                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X94Y106        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.235     0.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X94Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.330    13.330    
    SLICE_X94Y106        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    13.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.355    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                 13.044    

Slack (MET) :             13.052ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.330ns  (MaxDelay Path 13.330ns)
  Data Path Delay:        0.303ns  (logic 0.076ns (25.083%)  route 0.227ns (74.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X94Y105        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.227     0.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X94Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.330    13.330    
    SLICE_X94Y105        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    13.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.355    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                 13.052    

Slack (MET) :             13.117ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.330ns  (MaxDelay Path 13.330ns)
  Data Path Delay:        0.238ns  (logic 0.081ns (34.034%)  route 0.157ns (65.966%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X91Y101        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.157     0.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X91Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.330    13.330    
    SLICE_X91Y100        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    13.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.355    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                 13.117    

Slack (MET) :             13.120ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.330ns  (MaxDelay Path 13.330ns)
  Data Path Delay:        0.235ns  (logic 0.079ns (33.617%)  route 0.156ns (66.383%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X94Y105        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.156     0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X95Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.330    13.330    
    SLICE_X95Y105        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    13.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.355    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                 13.120    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout2
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.460ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.W_WrGray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.WR_WrGray_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.900ns  (MaxDelay Path 3.900ns)
  Data Path Delay:        1.465ns  (logic 0.077ns (5.256%)  route 1.388ns (94.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y137                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.W_WrGray_reg[1]/C
    SLICE_X67Y137        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.W_WrGray_reg[1]/Q
                         net (fo=2, routed)           1.388     1.465    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/W_WrGray[1]
    SLICE_X66Y127        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.WR_WrGray_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.900     3.900    
    SLICE_X66Y127        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     3.925    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.WR_WrGray_reg[1]
  -------------------------------------------------------------------
                         required time                          3.925    
                         arrival time                          -1.465    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.W_WrGray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.WR_WrGray_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.900ns  (MaxDelay Path 3.900ns)
  Data Path Delay:        1.210ns  (logic 0.079ns (6.529%)  route 1.131ns (93.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y179                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.W_WrGray_reg[5]/C
    SLICE_X65Y179        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.W_WrGray_reg[5]/Q
                         net (fo=2, routed)           1.131     1.210    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/W_WrGray[5]
    SLICE_X64Y182        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.WR_WrGray_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.900     3.900    
    SLICE_X64Y182        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.925    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.WR_WrGray_reg[5]
  -------------------------------------------------------------------
                         required time                          3.925    
                         arrival time                          -1.210    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.W_WrGray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.WR_WrGray_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.900ns  (MaxDelay Path 3.900ns)
  Data Path Delay:        1.123ns  (logic 0.081ns (7.213%)  route 1.042ns (92.787%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y179                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.W_WrGray_reg[3]/C
    SLICE_X65Y179        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.W_WrGray_reg[3]/Q
                         net (fo=2, routed)           1.042     1.123    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/W_WrGray[3]
    SLICE_X64Y182        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.WR_WrGray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.900     3.900    
    SLICE_X64Y182        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     3.925    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.WR_WrGray_reg[3]
  -------------------------------------------------------------------
                         required time                          3.925    
                         arrival time                          -1.123    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd4_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.W_WrGray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd4_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.WR_WrGray_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.900ns  (MaxDelay Path 3.900ns)
  Data Path Delay:        1.083ns  (logic 0.079ns (7.295%)  route 1.004ns (92.705%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y181                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd4_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.W_WrGray_reg[2]/C
    SLICE_X65Y181        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd4_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.W_WrGray_reg[2]/Q
                         net (fo=2, routed)           1.004     1.083    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd4_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/W_WrGray[2]
    SLICE_X65Y182        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd4_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.WR_WrGray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.900     3.900    
    SLICE_X65Y182        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     3.925    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd4_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.WR_WrGray_reg[2]
  -------------------------------------------------------------------
                         required time                          3.925    
                         arrival time                          -1.083    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.W_WrGray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.WR_WrGray_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.900ns  (MaxDelay Path 3.900ns)
  Data Path Delay:        1.036ns  (logic 0.076ns (7.336%)  route 0.960ns (92.664%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y134                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.W_WrGray_reg[6]/C
    SLICE_X64Y134        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.W_WrGray_reg[6]/Q
                         net (fo=2, routed)           0.960     1.036    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/W_WrGray[6]
    SLICE_X64Y134        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.WR_WrGray_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.900     3.900    
    SLICE_X64Y134        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     3.925    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.WR_WrGray_reg[6]
  -------------------------------------------------------------------
                         required time                          3.925    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/U_CmdMask_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/M_CmdMask_c_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.900ns  (MaxDelay Path 3.900ns)
  Data Path Delay:        1.029ns  (logic 0.079ns (7.677%)  route 0.950ns (92.323%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/U_CmdMask_reg/C
    SLICE_X68Y117        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/U_CmdMask_reg/Q
                         net (fo=2, routed)           0.950     1.029    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/U_CmdMask_reg_n_0
    SLICE_X64Y143        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/M_CmdMask_c_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.900     3.900    
    SLICE_X64Y143        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     3.925    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/M_CmdMask_c_reg
  -------------------------------------------------------------------
                         required time                          3.925    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd4_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.W_WrGray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd4_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.WR_WrGray_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.900ns  (MaxDelay Path 3.900ns)
  Data Path Delay:        1.017ns  (logic 0.079ns (7.768%)  route 0.938ns (92.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y181                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd4_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.W_WrGray_reg[3]/C
    SLICE_X63Y181        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd4_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.W_WrGray_reg[3]/Q
                         net (fo=2, routed)           0.938     1.017    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd4_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/W_WrGray[3]
    SLICE_X65Y182        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd4_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.WR_WrGray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.900     3.900    
    SLICE_X65Y182        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     3.925    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd4_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.WR_WrGray_reg[3]
  -------------------------------------------------------------------
                         required time                          3.925    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                  2.908    

Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr2_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg_0_63_0_3/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr2_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/R_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.900ns  (MaxDelay Path 3.900ns)
  Data Path Delay:        0.967ns  (logic 0.307ns (31.748%)  route 0.660ns (68.252%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y122                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr2_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg_0_63_0_3/RAMC/CLK
    SLICE_X74Y122        RAMD64E (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.307     0.307 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr2_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg_0_63_0_3/RAMC/O
                         net (fo=1, routed)           0.660     0.967    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr2_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/R_Data0[2]
    SLICE_X71Y143        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr2_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/R_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.900     3.900    
    SLICE_X71Y143        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     3.925    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr2_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/R_Data_reg[2]
  -------------------------------------------------------------------
                         required time                          3.925    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr2_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg_0_63_0_3/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr2_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/R_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.900ns  (MaxDelay Path 3.900ns)
  Data Path Delay:        0.933ns  (logic 0.305ns (32.690%)  route 0.628ns (67.310%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y122                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr2_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg_0_63_0_3/RAMA/CLK
    SLICE_X74Y122        RAMD64E (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.305     0.305 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr2_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg_0_63_0_3/RAMA/O
                         net (fo=1, routed)           0.628     0.933    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr2_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/R_Data0[0]
    SLICE_X66Y152        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr2_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/R_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.900     3.900    
    SLICE_X66Y152        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     3.925    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr2_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/R_Data_reg[0]
  -------------------------------------------------------------------
                         required time                          3.925    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             3.075ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr2_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg_0_63_0_3/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr2_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/R_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.900ns  (MaxDelay Path 3.900ns)
  Data Path Delay:        0.850ns  (logic 0.307ns (36.118%)  route 0.543ns (63.882%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y122                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr2_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg_0_63_0_3/RAMB/CLK
    SLICE_X74Y122        RAMD64E (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.307     0.307 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr2_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/MemA_reg_0_63_0_3/RAMB/O
                         net (fo=1, routed)           0.543     0.850    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr2_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/R_Data0[1]
    SLICE_X66Y152        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr2_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/R_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.900     3.900    
    SLICE_X66Y152        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     3.925    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr2_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/R_Data_reg[1]
  -------------------------------------------------------------------
                         required time                          3.925    
                         arrival time                          -0.850    
  -------------------------------------------------------------------
                         slack                                  3.075    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.601ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[12].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.424ns  (logic 0.079ns (18.632%)  route 0.345ns (81.368%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[12]/C
    SLICE_X88Y110        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[12]/Q
                         net (fo=1, routed)           0.345     0.424    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[12]
    SLICE_X87Y109        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[12].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X87Y109        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[12].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.612ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[15].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.413ns  (logic 0.078ns (18.886%)  route 0.335ns (81.114%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[15]/C
    SLICE_X88Y110        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[15]/Q
                         net (fo=1, routed)           0.335     0.413    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[15]
    SLICE_X88Y114        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[15].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X88Y114        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[15].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  2.612    

Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.392ns  (logic 0.079ns (20.153%)  route 0.313ns (79.847%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y105                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[5]/C
    SLICE_X88Y105        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[5]/Q
                         net (fo=1, routed)           0.313     0.392    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[5]
    SLICE_X87Y109        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[5].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X87Y109        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     3.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[5].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  2.633    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.362ns  (logic 0.078ns (21.547%)  route 0.284ns (78.453%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[8]/C
    SLICE_X88Y110        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[8]/Q
                         net (fo=1, routed)           0.284     0.362    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[8]
    SLICE_X86Y109        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X86Y109        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.664ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_lvl_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_en_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.361ns  (logic 0.079ns (21.884%)  route 0.282ns (78.116%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y113                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_lvl_reg/C
    SLICE_X88Y113        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_lvl_reg/Q
                         net (fo=2, routed)           0.282     0.361    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_en_sync/D[0]
    SLICE_X88Y115        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_en_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X88Y115        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_en_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  2.664    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.360ns  (logic 0.079ns (21.944%)  route 0.281ns (78.056%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[4]/C
    SLICE_X88Y106        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[4]/Q
                         net (fo=1, routed)           0.281     0.360    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[4]
    SLICE_X85Y106        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X85Y106        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[4].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[10].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.356ns  (logic 0.079ns (22.191%)  route 0.277ns (77.809%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y109                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[10]/C
    SLICE_X88Y109        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[10]/Q
                         net (fo=1, routed)           0.277     0.356    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[10]
    SLICE_X88Y112        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[10].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X88Y112        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[10].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.354ns  (logic 0.078ns (22.034%)  route 0.276ns (77.966%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg/C
    SLICE_X88Y111        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg/Q
                         net (fo=1, routed)           0.276     0.354    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/D[0]
    SLICE_X88Y114        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X88Y114        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.680ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.345ns  (logic 0.078ns (22.609%)  route 0.267ns (77.391%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y109                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[2]/C
    SLICE_X88Y109        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[2]/Q
                         net (fo=1, routed)           0.267     0.345    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[2]
    SLICE_X88Y109        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X88Y109        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[2].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  2.680    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.343ns  (logic 0.081ns (23.615%)  route 0.262ns (76.385%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[1]/C
    SLICE_X87Y106        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[1]/Q
                         net (fo=1, routed)           0.262     0.343    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[1]
    SLICE_X87Y106        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X87Y106        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     3.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  2.682    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.404ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_write_strobe_riuclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.621ns  (logic 0.080ns (4.935%)  route 1.541ns (95.065%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y158                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_write_strobe_riuclk_reg/C
    SLICE_X74Y158        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_write_strobe_riuclk_reg/Q
                         net (fo=16, routed)          1.541     1.621    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_write_strobe_sync/D[0]
    SLICE_X76Y131        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X76Y131        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.208ns  (logic 0.079ns (6.540%)  route 1.129ns (93.460%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y156                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
    SLICE_X76Y156        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[7]/Q
                         net (fo=51, routed)          1.129     1.208    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[7]
    SLICE_X80Y140        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X80Y140        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -1.208    
  -------------------------------------------------------------------
                         slack                                  1.817    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[15].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.083ns  (logic 0.079ns (7.295%)  route 1.004ns (92.705%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y157                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[15]/C
    SLICE_X77Y157        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[15]/Q
                         net (fo=52, routed)          1.004     1.083    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[15]
    SLICE_X80Y142        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[15].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X80Y142        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[15].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -1.083    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.059ns  (logic 0.081ns (7.649%)  route 0.978ns (92.351%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y155                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
    SLICE_X76Y155        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[4]/Q
                         net (fo=90, routed)          0.978     1.059    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[4]
    SLICE_X79Y143        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X79Y143        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[4].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[23].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.030ns  (logic 0.081ns (7.864%)  route 0.949ns (92.136%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y155                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[23]/C
    SLICE_X76Y155        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[23]/Q
                         net (fo=43, routed)          0.949     1.030    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[23]
    SLICE_X73Y142        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[23].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X73Y142        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[23].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             2.154ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[16].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.871ns  (logic 0.079ns (9.070%)  route 0.792ns (90.930%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y157                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
    SLICE_X77Y157        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[16]/Q
                         net (fo=62, routed)          0.792     0.871    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[16]
    SLICE_X76Y147        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[16].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X76Y147        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[16].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.871    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             2.157ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.868ns  (logic 0.079ns (9.101%)  route 0.789ns (90.899%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y155                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[5]/C
    SLICE_X76Y155        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[5]/Q
                         net (fo=76, routed)          0.789     0.868    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[5]
    SLICE_X79Y143        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[5].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X79Y143        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[5].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.868    
  -------------------------------------------------------------------
                         slack                                  2.157    

Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[11].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.850ns  (logic 0.081ns (9.529%)  route 0.769ns (90.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y153                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[11]/C
    SLICE_X76Y153        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[11]/Q
                         net (fo=40, routed)          0.769     0.850    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[11]
    SLICE_X78Y142        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[11].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X78Y142        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[11].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.850    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[21].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.847ns  (logic 0.079ns (9.327%)  route 0.768ns (90.673%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y153                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
    SLICE_X76Y153        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[21]/Q
                         net (fo=43, routed)          0.768     0.847    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[21]
    SLICE_X75Y140        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[21].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X75Y140        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[21].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[9].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.808ns  (logic 0.079ns (9.777%)  route 0.729ns (90.223%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y153                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
    SLICE_X76Y153        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/io_address_riuclk_reg[9]/Q
                         net (fo=69, routed)          0.729     0.808    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[9]
    SLICE_X76Y143        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[9].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X76Y143        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     3.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_addr_sync/SYNC[9].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.808    
  -------------------------------------------------------------------
                         slack                                  2.217    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[0]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.584ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[0]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.079ns (4.286%)  route 1.764ns (95.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 7.363 - 3.333 ) 
    Source Clock Delay      (SCD):    4.322ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.332ns (routing 0.171ns, distribution 1.161ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.332     4.322    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[13]_2
    SLICE_X76Y79         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y79         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.401 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           1.764     6.165    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X1Y100
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.333     3.333 r  
    H9                                                0.000     3.333 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       0.958     7.656    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     6.943 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.105     7.048    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.154 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.229 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.122     7.351 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X2Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     7.363    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X1Y100
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.297     7.066    
                         clock uncertainty           -0.155     6.911    
    BITSLICE_RX_TX_X1Y100
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.018     6.893    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.893    
                         arrival time                          -6.165    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[0]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.081ns (5.050%)  route 1.523ns (94.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 7.226 - 3.333 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.281ns (routing 0.171ns, distribution 1.110ns)
  Clock Net Delay (Destination): 0.102ns (routing 0.089ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.281     4.271    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_0
    SLICE_X66Y112        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y112        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.352 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/Q
                         net (fo=8, routed)           1.523     5.875    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[0]
    BITSLICE_CONTROL_X1Y9
                         BITSLICE_CONTROL                             r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.333     3.333 r  
    H9                                                0.000     3.333 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       0.958     7.656    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     6.943 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.102     7.045    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.151 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.226 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.296     6.929    
                         clock uncertainty           -0.155     6.774    
    BITSLICE_CONTROL_X1Y9
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                     -0.158     6.616    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.616    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[0]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.079ns (5.228%)  route 1.432ns (94.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 7.226 - 3.333 ) 
    Source Clock Delay      (SCD):    4.276ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.286ns (routing 0.171ns, distribution 1.115ns)
  Clock Net Delay (Destination): 0.102ns (routing 0.089ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.286     4.276    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_0
    SLICE_X66Y112        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y112        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.355 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/Q
                         net (fo=8, routed)           1.432     5.787    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[2]
    BITSLICE_CONTROL_X1Y9
                         BITSLICE_CONTROL                             r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.333     3.333 r  
    H9                                                0.000     3.333 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       0.958     7.656    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     6.943 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.102     7.045    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.151 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.226 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.296     6.929    
                         clock uncertainty           -0.155     6.774    
    BITSLICE_CONTROL_X1Y9
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                     -0.168     6.606    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -5.787    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[0]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.078ns (4.491%)  route 1.659ns (95.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 7.363 - 3.333 ) 
    Source Clock Delay      (SCD):    4.321ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.331ns (routing 0.171ns, distribution 1.160ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.331     4.321    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X74Y84         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y84         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     4.399 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[7]/Q
                         net (fo=1, routed)           1.659     6.058    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[7]
    BITSLICE_RX_TX_X1Y86 RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.333     3.333 f  
    H9                                                0.000     3.333 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       0.958     7.656    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     6.943 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.102     7.045    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.151 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.226 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     7.350 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.013     7.363    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X1Y86 RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.297     7.066    
                         clock uncertainty           -0.155     6.911    
    BITSLICE_RX_TX_X1Y86 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                     -0.023     6.888    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.888    
                         arrival time                          -6.058    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[0]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.079ns (5.313%)  route 1.408ns (94.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.888ns = ( 7.221 - 3.333 ) 
    Source Clock Delay      (SCD):    4.276ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.286ns (routing 0.171ns, distribution 1.115ns)
  Clock Net Delay (Destination): 0.097ns (routing 0.089ns, distribution 0.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.286     4.276    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_0
    SLICE_X66Y112        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y112        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.355 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/Q
                         net (fo=8, routed)           1.408     5.763    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[2]
    BITSLICE_CONTROL_X1Y11
                         BITSLICE_CONTROL                             r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.333     3.333 f  
    H9                                                0.000     3.333 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       0.958     7.656    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     6.943 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.097     7.040    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.146 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.221 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.296     6.924    
                         clock uncertainty           -0.155     6.769    
    BITSLICE_CONTROL_X1Y11
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                     -0.168     6.601    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.601    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[0]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.739ns  (logic 0.078ns (4.485%)  route 1.661ns (95.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.046ns = ( 7.379 - 3.333 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.315ns (routing 0.171ns, distribution 1.144ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.315     4.305    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[13]_2
    SLICE_X78Y83         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y83         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.383 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           1.661     6.044    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X1Y95 RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.333     3.333 r  
    H9                                                0.000     3.333 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       0.958     7.656    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     6.943 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.104     7.047    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     7.164 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.239 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.127     7.366 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X2Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.013     7.379    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X1Y95 RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.297     7.082    
                         clock uncertainty           -0.155     6.927    
    BITSLICE_RX_TX_X1Y95 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.040     6.887    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.887    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[0]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.078ns (4.517%)  route 1.649ns (95.484%))
  Logic Levels:           0  
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 7.360 - 3.333 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.318ns (routing 0.171ns, distribution 1.147ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.318     4.308    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X71Y89         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     4.386 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           1.649     6.035    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X1Y87 RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.333     3.333 f  
    H9                                                0.000     3.333 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       0.958     7.656    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     6.943 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.102     7.045    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.151 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.226 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.122     7.348 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X2Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     7.360    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X1Y87 RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.297     7.063    
                         clock uncertainty           -0.155     6.908    
    BITSLICE_RX_TX_X1Y87 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.028     6.880    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.880    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[0]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.079ns (4.604%)  route 1.637ns (95.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.044ns = ( 7.377 - 3.333 ) 
    Source Clock Delay      (SCD):    4.333ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.343ns (routing 0.171ns, distribution 1.172ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.343     4.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X80Y70         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y70         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.412 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[7]/Q
                         net (fo=1, routed)           1.637     6.049    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[7]
    BITSLICE_RX_TX_X1Y67 RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.333     3.333 r  
    H9                                                0.000     3.333 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       0.958     7.656    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     6.943 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.100     7.043    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     7.160 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.235 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.129     7.364 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.013     7.377    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X1Y67 RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.297     7.080    
                         clock uncertainty           -0.155     6.925    
    BITSLICE_RX_TX_X1Y67 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                     -0.020     6.905    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.905    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[0]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.079ns (4.753%)  route 1.583ns (95.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.046ns = ( 7.379 - 3.333 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.335ns (routing 0.171ns, distribution 1.164ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.335     4.325    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[13]_2
    SLICE_X76Y76         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y76         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.404 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[7]/Q
                         net (fo=1, routed)           1.583     5.987    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[7]
    BITSLICE_RX_TX_X1Y95 RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.333     3.333 r  
    H9                                                0.000     3.333 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       0.958     7.656    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     6.943 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.104     7.047    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     7.164 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.239 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.127     7.366 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X2Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.013     7.379    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X1Y95 RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.297     7.082    
                         clock uncertainty           -0.155     6.927    
    BITSLICE_RX_TX_X1Y95 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                     -0.084     6.843    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.843    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[0]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.080ns (4.725%)  route 1.613ns (95.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns = ( 7.370 - 3.333 ) 
    Source Clock Delay      (SCD):    4.326ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.336ns (routing 0.171ns, distribution 1.165ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.336     4.326    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X74Y80         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y80         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     4.406 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           1.613     6.019    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X1Y102
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.333     3.333 r  
    H9                                                0.000     3.333 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       0.958     7.656    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     6.943 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.105     7.048    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.154 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.229 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.126     7.355 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X2Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.015     7.370    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X1Y102
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.297     7.073    
                         clock uncertainty           -0.155     6.918    
    BITSLICE_RX_TX_X1Y102
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.043     6.875    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.875    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                  0.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.058ns (28.019%)  route 0.149ns (71.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.394ns
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.128ns (routing 0.155ns, distribution 0.973ns)
  Clock Net Delay (Destination): 0.148ns (routing 0.115ns, distribution 0.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.128     4.493    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[6][9]_0
    SLICE_X67Y109        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.551 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, routed)           0.149     4.700    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
    BITSLICE_CONTROL_X1Y14
                         BITSLICE_CONTROL                             r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    H9                                                0.000     0.000 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       1.086     4.076    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     2.934 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.148     3.082    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     3.275 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     3.394 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.297     3.691    
                         clock uncertainty            0.155     3.846    
    BITSLICE_CONTROL_X1Y14
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.270     4.116    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -4.116    
                         arrival time                           4.700    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.058ns (19.595%)  route 0.238ns (80.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    4.483ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.118ns (routing 0.155ns, distribution 0.963ns)
  Clock Net Delay (Destination): 0.141ns (routing 0.115ns, distribution 0.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.118     4.483    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[7][12]_0
    SLICE_X69Y94         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y94         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.541 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, routed)           0.238     4.779    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL                             r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    H9                                                0.000     0.000 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       1.086     4.076    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     2.934 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.141     3.075    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     3.268 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     3.387 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.297     3.684    
                         clock uncertainty            0.155     3.839    
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.267     4.106    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -4.106    
                         arrival time                           4.779    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.059ns (18.154%)  route 0.266ns (81.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    4.485ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.120ns (routing 0.155ns, distribution 0.965ns)
  Clock Net Delay (Destination): 0.141ns (routing 0.115ns, distribution 0.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.120     4.485    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[7][12]_0
    SLICE_X69Y96         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     4.544 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, routed)           0.266     4.810    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL                             r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    H9                                                0.000     0.000 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       1.086     4.076    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     2.934 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.141     3.075    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     3.268 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     3.387 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.297     3.684    
                         clock uncertainty            0.155     3.839    
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.270     4.109    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -4.109    
                         arrival time                           4.810    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.058ns (17.109%)  route 0.281ns (82.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.394ns
    Source Clock Delay      (SCD):    4.508ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.143ns (routing 0.155ns, distribution 0.988ns)
  Clock Net Delay (Destination): 0.148ns (routing 0.115ns, distribution 0.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.143     4.508    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[6][9]_0
    SLICE_X71Y109        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y109        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     4.566 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[1]/Q
                         net (fo=1, routed)           0.281     4.847    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[1]
    BITSLICE_CONTROL_X1Y14
                         BITSLICE_CONTROL                             r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    H9                                                0.000     0.000 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       1.086     4.076    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     2.934 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.148     3.082    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     3.275 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     3.394 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.297     3.691    
                         clock uncertainty            0.155     3.846    
    BITSLICE_CONTROL_X1Y14
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[1])
                                                      0.236     4.082    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -4.082    
                         arrival time                           4.847    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.057ns (15.241%)  route 0.317ns (84.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.394ns
    Source Clock Delay      (SCD):    4.507ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.142ns (routing 0.155ns, distribution 0.987ns)
  Clock Net Delay (Destination): 0.148ns (routing 0.115ns, distribution 0.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.142     4.507    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[6][9]_0
    SLICE_X71Y109        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y109        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     4.564 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[3]/Q
                         net (fo=1, routed)           0.317     4.881    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[3]
    BITSLICE_CONTROL_X1Y14
                         BITSLICE_CONTROL                             r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    H9                                                0.000     0.000 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       1.086     4.076    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     2.934 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.148     3.082    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     3.275 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     3.394 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.297     3.691    
                         clock uncertainty            0.155     3.846    
    BITSLICE_CONTROL_X1Y14
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[3])
                                                      0.268     4.114    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -4.114    
                         arrival time                           4.881    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.058ns (16.910%)  route 0.285ns (83.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.542ns
    Source Clock Delay      (SCD):    4.497ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.132ns (routing 0.155ns, distribution 0.977ns)
  Clock Net Delay (Destination): 0.022ns (routing 0.022ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.132     4.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[13]_2
    SLICE_X68Y72         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y72         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.555 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           0.285     4.840    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X1Y62 RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       1.086     4.076    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     2.934 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.146     3.080    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.151     3.231 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.340 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.180     3.520 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X2Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.022     3.542    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X1Y62 RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.297     3.839    
                         clock uncertainty            0.155     3.994    
    BITSLICE_RX_TX_X1Y62 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.073     4.067    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.067    
                         arrival time                           4.840    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.058ns (15.676%)  route 0.312ns (84.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    4.498ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.133ns (routing 0.155ns, distribution 0.978ns)
  Clock Net Delay (Destination): 0.043ns (routing 0.043ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.133     4.498    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[13]_0
    SLICE_X69Y75         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.556 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[6]/Q
                         net (fo=1, routed)           0.312     4.868    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[6]
    BITSLICE_RX_TX_X1Y65 RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       1.086     4.076    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     2.934 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.143     3.077    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     3.254 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.363 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.162     3.525 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X2Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.043     3.568    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y65 RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.297     3.865    
                         clock uncertainty            0.155     4.020    
    BITSLICE_RX_TX_X1Y65 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.072     4.092    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.092    
                         arrival time                           4.868    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.781ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.058ns (17.683%)  route 0.270ns (82.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.138ns (routing 0.155ns, distribution 0.983ns)
  Clock Net Delay (Destination): 0.024ns (routing 0.024ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.138     4.503    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X67Y66         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y66         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     4.561 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.270     4.831    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X1Y57 RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    H9                                                0.000     0.000 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       1.086     4.076    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     2.934 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.147     3.081    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     3.258 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.367 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.192     3.559 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X2Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.024     3.583    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X1Y57 RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.297     3.880    
                         clock uncertainty            0.155     4.035    
    BITSLICE_RX_TX_X1Y57 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.015     4.050    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.050    
                         arrival time                           4.831    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.059ns (16.120%)  route 0.307ns (83.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    4.499ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.134ns (routing 0.155ns, distribution 0.979ns)
  Clock Net Delay (Destination): 0.024ns (routing 0.024ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.134     4.499    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X68Y66         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     4.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           0.307     4.865    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X1Y57 RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    H9                                                0.000     0.000 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       1.086     4.076    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     2.934 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.147     3.081    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     3.258 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.367 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.192     3.559 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X2Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.024     3.583    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X1Y57 RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.297     3.880    
                         clock uncertainty            0.155     4.035    
    BITSLICE_RX_TX_X1Y57 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.043     4.078    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.078    
                         arrival time                           4.865    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.058ns (16.247%)  route 0.299ns (83.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    4.490ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.125ns (routing 0.155ns, distribution 0.970ns)
  Clock Net Delay (Destination): 0.024ns (routing 0.024ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.125     4.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X66Y66         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.548 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[2]/Q
                         net (fo=1, routed)           0.299     4.847    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[2]
    BITSLICE_RX_TX_X1Y57 RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    H9                                                0.000     0.000 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       1.086     4.076    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     2.934 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.147     3.081    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     3.258 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.367 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.192     3.559 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X2Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.024     3.583    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X1Y57 RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.297     3.880    
                         clock uncertainty            0.155     4.035    
    BITSLICE_RX_TX_X1Y57 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.023     4.058    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.058    
                         arrival time                           4.847    
  -------------------------------------------------------------------
                         slack                                  0.789    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[1]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.734ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[1]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.079ns (4.580%)  route 1.646ns (95.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.898ns = ( 7.231 - 3.333 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.281ns (routing 0.171ns, distribution 1.110ns)
  Clock Net Delay (Destination): 0.104ns (routing 0.089ns, distribution 0.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.281     4.271    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_0
    SLICE_X66Y112        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y112        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.350 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/Q
                         net (fo=8, routed)           1.646     5.996    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X1Y22
                         BITSLICE_CONTROL                             r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.333     3.333 r  
    H9                                                0.000     3.333 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       0.950     7.648    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     6.935 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.104     7.039    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     7.156 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.231 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.360     6.871    
                         clock uncertainty           -0.155     6.716    
    BITSLICE_CONTROL_X1Y22
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                     -0.140     6.576    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.576    
                         arrival time                          -5.996    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[1]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.079ns (4.372%)  route 1.728ns (95.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.018ns = ( 7.351 - 3.333 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.304ns (routing 0.171ns, distribution 1.133ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.304     4.294    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[13]_2
    SLICE_X66Y74         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.373 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           1.728     6.101    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X1Y127
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.333     3.333 f  
    H9                                                0.000     3.333 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       0.950     7.648    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     6.935 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.097     7.032    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y19
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.138 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y19
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.213 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y19
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.125     7.338 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X2Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.013     7.351    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X1Y127
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.360     6.991    
                         clock uncertainty           -0.155     6.836    
    BITSLICE_RX_TX_X1Y127
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.141     6.695    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.695    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[1]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.079ns (4.270%)  route 1.771ns (95.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.038ns = ( 7.371 - 3.333 ) 
    Source Clock Delay      (SCD):    4.276ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.286ns (routing 0.171ns, distribution 1.115ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.286     4.276    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[13]_2
    SLICE_X66Y67         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y67         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.355 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           1.771     6.126    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X1Y146
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.333     3.333 r  
    H9                                                0.000     3.333 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       0.950     7.648    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     6.935 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.104     7.039    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     7.156 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.231 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.128     7.359 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X2Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     7.371    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X1Y146
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.360     7.011    
                         clock uncertainty           -0.155     6.856    
    BITSLICE_RX_TX_X1Y146
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                     -0.037     6.819    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.819    
                         arrival time                          -6.126    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.710ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[1]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.079ns (5.006%)  route 1.499ns (94.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.897ns = ( 7.230 - 3.333 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.281ns (routing 0.171ns, distribution 1.110ns)
  Clock Net Delay (Destination): 0.103ns (routing 0.089ns, distribution 0.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.281     4.271    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_0
    SLICE_X66Y112        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y112        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     4.350 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/Q
                         net (fo=8, routed)           1.499     5.849    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X1Y16
                         BITSLICE_CONTROL                             r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.333     3.333 f  
    H9                                                0.000     3.333 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       0.950     7.648    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     6.935 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.103     7.038    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     7.155 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.230 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.360     6.870    
                         clock uncertainty           -0.155     6.715    
    BITSLICE_CONTROL_X1Y16
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.156     6.559    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.559    
                         arrival time                          -5.849    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[1]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.076ns (4.167%)  route 1.748ns (95.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.019ns = ( 7.352 - 3.333 ) 
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.282ns (routing 0.171ns, distribution 1.111ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.282     4.272    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X67Y83         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     4.348 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           1.748     6.096    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X1Y113
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.333     3.333 f  
    H9                                                0.000     3.333 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       0.950     7.648    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     6.935 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.102     7.037    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.143 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.218 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.122     7.340 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X2Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     7.352    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X1Y113
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.360     6.992    
                         clock uncertainty           -0.155     6.837    
    BITSLICE_RX_TX_X1Y113
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.028     6.809    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.809    
                         arrival time                          -6.096    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[1]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.077ns (4.400%)  route 1.673ns (95.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns = ( 7.350 - 3.333 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.325ns (routing 0.171ns, distribution 1.154ns)
  Clock Net Delay (Destination): 0.014ns (routing 0.014ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.325     4.315    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[13]_0
    SLICE_X71Y84         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y84         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.392 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[7]/Q
                         net (fo=1, routed)           1.673     6.065    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[7]
    BITSLICE_RX_TX_X1Y117
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.333     3.333 f  
    H9                                                0.000     3.333 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       0.950     7.648    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     6.935 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.100     7.035    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y18
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     7.152 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y18
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.227 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y18
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.109     7.336 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X2Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.014     7.350    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y117
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.360     6.990    
                         clock uncertainty           -0.155     6.835    
    BITSLICE_RX_TX_X1Y117
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                     -0.049     6.786    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.786    
                         arrival time                          -6.065    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[1]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.078ns (4.312%)  route 1.731ns (95.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns = ( 7.368 - 3.333 ) 
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.301ns (routing 0.171ns, distribution 1.130ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.301     4.291    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X67Y77         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     4.369 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[2]/Q
                         net (fo=1, routed)           1.731     6.100    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[2]
    BITSLICE_RX_TX_X1Y132
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.333     3.333 f  
    H9                                                0.000     3.333 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       0.950     7.648    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     6.935 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.099     7.034    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     7.151 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.226 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.129     7.355 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.013     7.368    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X1Y132
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.360     7.008    
                         clock uncertainty           -0.155     6.853    
    BITSLICE_RX_TX_X1Y132
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                     -0.024     6.829    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.829    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[1]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.079ns (4.530%)  route 1.665ns (95.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.038ns = ( 7.371 - 3.333 ) 
    Source Clock Delay      (SCD):    4.319ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.329ns (routing 0.171ns, distribution 1.158ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.329     4.319    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[13]_2
    SLICE_X75Y61         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y61         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.398 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           1.665     6.063    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X1Y146
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.333     3.333 r  
    H9                                                0.000     3.333 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       0.950     7.648    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     6.935 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.104     7.039    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     7.156 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.231 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.128     7.359 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X2Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     7.371    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X1Y146
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.360     7.011    
                         clock uncertainty           -0.155     6.856    
    BITSLICE_RX_TX_X1Y146
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.052     6.804    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.804    
                         arrival time                          -6.063    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[1]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.079ns (5.071%)  route 1.479ns (94.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 7.226 - 3.333 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.281ns (routing 0.171ns, distribution 1.110ns)
  Clock Net Delay (Destination): 0.099ns (routing 0.089ns, distribution 0.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.281     4.271    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_0
    SLICE_X66Y112        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y112        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.350 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/Q
                         net (fo=8, routed)           1.479     5.829    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X1Y20
                         BITSLICE_CONTROL                             r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.333     3.333 f  
    H9                                                0.000     3.333 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       0.950     7.648    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     6.935 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.099     7.034    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     7.151 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.226 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.360     6.866    
                         clock uncertainty           -0.155     6.711    
    BITSLICE_CONTROL_X1Y20
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                     -0.140     6.571    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.571    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[1]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.079ns (4.525%)  route 1.667ns (95.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 7.372 - 3.333 ) 
    Source Clock Delay      (SCD):    4.292ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.302ns (routing 0.171ns, distribution 1.131ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.302     4.292    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[13]_0
    SLICE_X68Y80         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.371 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           1.667     6.038    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X1Y106
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.333     3.333 f  
    H9                                                0.000     3.333 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       0.950     7.648    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     6.935 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.103     7.038    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     7.155 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.230 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.129     7.359 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.013     7.372    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X1Y106
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.360     7.012    
                         clock uncertainty           -0.155     6.857    
    BITSLICE_RX_TX_X1Y106
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.071     6.786    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.786    
                         arrival time                          -6.038    
  -------------------------------------------------------------------
                         slack                                  0.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.061ns (18.429%)  route 0.270ns (81.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.556ns
    Source Clock Delay      (SCD):    4.491ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.126ns (routing 0.155ns, distribution 0.971ns)
  Clock Net Delay (Destination): 0.043ns (routing 0.043ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.126     4.491    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[13]_0
    SLICE_X67Y134        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y134        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     4.552 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/Q
                         net (fo=1, routed)           0.270     4.822    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[0]
    BITSLICE_RX_TX_X1Y117
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    H9                                                0.000     0.000 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       1.074     4.064    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     2.922 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.143     3.065    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y18
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     3.242 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y18
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.351 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y18
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.162     3.513 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X2Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.043     3.556    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y117
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.301     3.857    
                         clock uncertainty            0.155     4.012    
    BITSLICE_RX_TX_X1Y117
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.076     4.088    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.088    
                         arrival time                           4.822    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.059ns (18.495%)  route 0.260ns (81.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.109ns (routing 0.155ns, distribution 0.954ns)
  Clock Net Delay (Destination): 0.024ns (routing 0.024ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.109     4.474    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X66Y141        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y141        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     4.533 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.260     4.793    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X1Y122
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    H9                                                0.000     0.000 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       1.074     4.064    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     2.922 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.143     3.065    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y18
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     3.242 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y18
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.351 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y18
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.192     3.543 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X2Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.024     3.567    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X1Y122
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.301     3.868    
                         clock uncertainty            0.155     4.023    
    BITSLICE_RX_TX_X1Y122
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                      0.035     4.058    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.058    
                         arrival time                           4.793    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.060ns (16.997%)  route 0.293ns (83.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns
    Source Clock Delay      (SCD):    4.456ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.091ns (routing 0.155ns, distribution 0.936ns)
  Clock Net Delay (Destination): 0.043ns (routing 0.043ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.091     4.456    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]_0
    SLICE_X66Y150        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y150        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     4.516 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[1]/Q
                         net (fo=1, routed)           0.293     4.809    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[1]
    BITSLICE_RX_TX_X1Y130
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    H9                                                0.000     0.000 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       1.074     4.064    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     2.922 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.141     3.063    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     3.240 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.349 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.162     3.511 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X2Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.043     3.554    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y130
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.300     3.855    
                         clock uncertainty            0.155     4.010    
    BITSLICE_RX_TX_X1Y130
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                      0.041     4.051    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.051    
                         arrival time                           4.809    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.059ns (13.501%)  route 0.378ns (86.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.377ns
    Source Clock Delay      (SCD):    4.498ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.133ns (routing 0.155ns, distribution 0.978ns)
  Clock Net Delay (Destination): 0.143ns (routing 0.115ns, distribution 0.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.133     4.498    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask_reg[7][9]_0
    SLICE_X69Y112        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y112        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     4.557 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, routed)           0.378     4.935    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
    BITSLICE_CONTROL_X1Y18
                         BITSLICE_CONTROL                             r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    H9                                                0.000     0.000 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       1.074     4.064    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     2.922 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.143     3.065    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y18
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     3.258 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y18
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     3.377 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.360     3.737    
                         clock uncertainty            0.155     3.892    
    BITSLICE_CONTROL_X1Y18
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.270     4.162    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -4.162    
                         arrival time                           4.935    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.058ns (13.615%)  route 0.368ns (86.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.381ns
    Source Clock Delay      (SCD):    4.519ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.154ns (routing 0.155ns, distribution 0.999ns)
  Clock Net Delay (Destination): 0.147ns (routing 0.115ns, distribution 0.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.154     4.519    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask_reg[7][12]_0
    SLICE_X71Y117        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y117        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     4.577 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, routed)           0.368     4.945    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
    BITSLICE_CONTROL_X1Y16
                         BITSLICE_CONTROL                             r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    H9                                                0.000     0.000 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       1.074     4.064    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     2.922 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.147     3.069    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     3.262 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     3.381 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.360     3.741    
                         clock uncertainty            0.155     3.896    
    BITSLICE_CONTROL_X1Y16
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.270     4.166    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -4.166    
                         arrival time                           4.945    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.059ns (13.470%)  route 0.379ns (86.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.381ns
    Source Clock Delay      (SCD):    4.506ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.141ns (routing 0.155ns, distribution 0.986ns)
  Clock Net Delay (Destination): 0.147ns (routing 0.115ns, distribution 0.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.141     4.506    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask_reg[7][12]_0
    SLICE_X72Y118        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y118        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     4.565 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[3]/Q
                         net (fo=1, routed)           0.379     4.944    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[3]
    BITSLICE_CONTROL_X1Y16
                         BITSLICE_CONTROL                             r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    H9                                                0.000     0.000 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       1.074     4.064    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     2.922 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.147     3.069    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     3.262 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     3.381 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.360     3.741    
                         clock uncertainty            0.155     3.896    
    BITSLICE_CONTROL_X1Y16
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[3])
                                                      0.268     4.164    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -4.164    
                         arrival time                           4.944    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.059ns (14.750%)  route 0.341ns (85.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    4.483ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.118ns (routing 0.155ns, distribution 0.963ns)
  Clock Net Delay (Destination): 0.141ns (routing 0.115ns, distribution 0.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.118     4.483    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask_reg[7][9]_0
    SLICE_X69Y142        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y142        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     4.542 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[3]/Q
                         net (fo=1, routed)           0.341     4.883    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[3]
    BITSLICE_CONTROL_X1Y20
                         BITSLICE_CONTROL                             r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    H9                                                0.000     0.000 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       1.074     4.064    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     2.922 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.141     3.063    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     3.256 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     3.375 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.301     3.676    
                         clock uncertainty            0.155     3.831    
    BITSLICE_CONTROL_X1Y20
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[3])
                                                      0.268     4.099    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -4.099    
                         arrival time                           4.883    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.058ns (15.633%)  route 0.313ns (84.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.559ns
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.109ns (routing 0.155ns, distribution 0.954ns)
  Clock Net Delay (Destination): 0.022ns (routing 0.022ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.109     4.474    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[13]_2
    SLICE_X66Y141        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y141        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.532 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.313     4.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X1Y121
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    H9                                                0.000     0.000 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       1.074     4.064    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     2.922 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.143     3.065    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y18
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     3.242 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y18
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.351 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y18
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.186     3.537 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X2Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.022     3.559    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X1Y121
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.301     3.860    
                         clock uncertainty            0.155     4.015    
    BITSLICE_RX_TX_X1Y121
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.045     4.060    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.060    
                         arrival time                           4.845    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.060ns (17.094%)  route 0.291ns (82.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    4.492ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.127ns (routing 0.155ns, distribution 0.972ns)
  Clock Net Delay (Destination): 0.022ns (routing 0.022ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.127     4.492    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X67Y132        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y132        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     4.552 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.291     4.843    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X1Y114
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    H9                                                0.000     0.000 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       1.074     4.064    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     2.922 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.146     3.068    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.151     3.219 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.328 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.180     3.508 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X2Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.022     3.530    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X1Y114
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.301     3.831    
                         clock uncertainty            0.155     3.986    
    BITSLICE_RX_TX_X1Y114
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.060     4.046    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.046    
                         arrival time                           4.843    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.060ns (15.915%)  route 0.317ns (84.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.534ns
    Source Clock Delay      (SCD):    4.477ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.112ns (routing 0.155ns, distribution 0.957ns)
  Clock Net Delay (Destination): 0.022ns (routing 0.022ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.112     4.477    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X66Y175        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y175        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     4.537 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.317     4.854    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X1Y153
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       1.074     4.064    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     2.922 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.150     3.072    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.151     3.223 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.332 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.180     3.512 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X2Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.022     3.534    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X1Y153
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.301     3.835    
                         clock uncertainty            0.155     3.990    
    BITSLICE_RX_TX_X1Y153
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.060     4.050    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.050    
                         arrival time                           4.854    
  -------------------------------------------------------------------
                         slack                                  0.804    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[2]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[2]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.080ns (4.816%)  route 1.581ns (95.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 7.266 - 3.333 ) 
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.292ns (routing 0.171ns, distribution 1.121ns)
  Clock Net Delay (Destination): 0.104ns (routing 0.089ns, distribution 0.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.292     4.282    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/div_clk
    SLICE_X66Y200        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y200        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     4.362 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/Q
                         net (fo=6, routed)           1.581     5.943    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X1Y30
                         BITSLICE_CONTROL                             r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.333     3.333 f  
    H9                                                0.000     3.333 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       0.985     7.683    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     6.970 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y3 (CLOCK_ROOT)    net (fo=6, routed)           0.104     7.074    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     7.191 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.266 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.296     6.969    
                         clock uncertainty           -0.155     6.814    
    BITSLICE_CONTROL_X1Y30
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.156     6.658    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.658    
                         arrival time                          -5.943    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[2]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.080ns (4.765%)  route 1.599ns (95.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 7.253 - 3.333 ) 
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.292ns (routing 0.171ns, distribution 1.121ns)
  Clock Net Delay (Destination): 0.102ns (routing 0.089ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.292     4.282    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/div_clk
    SLICE_X66Y200        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y200        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     4.362 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/Q
                         net (fo=6, routed)           1.599     5.961    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X1Y29
                         BITSLICE_CONTROL                             r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.333     3.333 f  
    H9                                                0.000     3.333 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       0.985     7.683    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     6.970 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y3 (CLOCK_ROOT)    net (fo=6, routed)           0.102     7.072    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y29
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.178 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y29
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.253 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.296     6.956    
                         clock uncertainty           -0.155     6.801    
    BITSLICE_CONTROL_X1Y29
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.093     6.708    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.708    
                         arrival time                          -5.961    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[2]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.079ns (4.423%)  route 1.707ns (95.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 7.408 - 3.333 ) 
    Source Clock Delay      (SCD):    4.263ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.273ns (routing 0.171ns, distribution 1.102ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.273     4.263    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/wosp_reg[2]
    SLICE_X68Y150        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y150        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.342 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][0]/Q
                         net (fo=1, routed)           1.707     6.049    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq2[0]
    BITSLICE_RX_TX_X1Y197
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.333     3.333 f  
    H9                                                0.000     3.333 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       0.985     7.683    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     6.970 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.104     7.074    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     7.191 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.266 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.129     7.395 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.013     7.408    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X1Y197
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.360     7.048    
                         clock uncertainty           -0.155     6.893    
    BITSLICE_RX_TX_X1Y197
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.079     6.814    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.814    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[2]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.080ns (5.076%)  route 1.496ns (94.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 7.261 - 3.333 ) 
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.292ns (routing 0.171ns, distribution 1.121ns)
  Clock Net Delay (Destination): 0.099ns (routing 0.089ns, distribution 0.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.292     4.282    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/div_clk
    SLICE_X66Y200        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y200        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     4.362 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/Q
                         net (fo=6, routed)           1.496     5.858    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X1Y28
                         BITSLICE_CONTROL                             r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.333     3.333 r  
    H9                                                0.000     3.333 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       0.985     7.683    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     6.970 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y3 (CLOCK_ROOT)    net (fo=6, routed)           0.099     7.069    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     7.186 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.261 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.296     6.964    
                         clock uncertainty           -0.155     6.809    
    BITSLICE_CONTROL_X1Y28
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.156     6.653    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -5.858    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][115]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[2]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.081ns (4.954%)  route 1.554ns (95.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.063ns = ( 7.396 - 3.333 ) 
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.308ns (routing 0.171ns, distribution 1.137ns)
  Clock Net Delay (Destination): 0.014ns (routing 0.014ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.308     4.298    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/wosp_reg[2]
    SLICE_X68Y199        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y199        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.379 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][115]/Q
                         net (fo=1, routed)           1.554     5.933    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/clb2phy_wr_dq6[3]
    BITSLICE_RX_TX_X1Y201
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.333     3.333 f  
    H9                                                0.000     3.333 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       0.985     7.683    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     6.970 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.105     7.075    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.181 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.256 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.126     7.382 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X2Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.014     7.396    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y201
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.296     7.099    
                         clock uncertainty           -0.155     6.944    
    BITSLICE_RX_TX_X1Y201
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                     -0.026     6.918    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.918    
                         arrival time                          -5.933    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[2]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.080ns (5.145%)  route 1.475ns (94.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 7.408 - 3.333 ) 
    Source Clock Delay      (SCD):    4.263ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.273ns (routing 0.171ns, distribution 1.102ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.273     4.263    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/wosp_reg[2]
    SLICE_X68Y150        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y150        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     4.343 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][7]/Q
                         net (fo=1, routed)           1.475     5.818    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq2[7]
    BITSLICE_RX_TX_X1Y197
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.333     3.333 f  
    H9                                                0.000     3.333 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       0.985     7.683    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     6.970 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.104     7.074    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     7.191 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.266 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.129     7.395 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.013     7.408    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X1Y197
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.360     7.048    
                         clock uncertainty           -0.155     6.893    
    BITSLICE_RX_TX_X1Y197
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                     -0.020     6.873    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.873    
                         arrival time                          -5.818    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_CS_n_dly_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[2]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.079ns (5.404%)  route 1.383ns (94.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.063ns = ( 7.396 - 3.333 ) 
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.313ns (routing 0.171ns, distribution 1.142ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.313     4.303    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/wosp_reg[2]
    SLICE_X72Y143        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_CS_n_dly_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y143        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.382 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_CS_n_dly_reg[0][0]/Q
                         net (fo=1, routed)           1.383     5.765    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_CS_n[0]
    BITSLICE_RX_TX_X1Y202
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.333     3.333 f  
    H9                                                0.000     3.333 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       0.985     7.683    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     6.970 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.105     7.075    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.181 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.256 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT1[26])
                                                      0.125     7.381 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
    X2Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.015     7.396    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X1Y202
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.360     7.036    
                         clock uncertainty           -0.155     6.881    
    BITSLICE_RX_TX_X1Y202
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.041     6.840    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.840    
                         arrival time                          -5.765    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_CS_n_dly_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[2]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.078ns (5.405%)  route 1.365ns (94.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.063ns = ( 7.396 - 3.333 ) 
    Source Clock Delay      (SCD):    4.276ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.286ns (routing 0.171ns, distribution 1.115ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.286     4.276    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/wosp_reg[2]
    SLICE_X70Y144        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_CS_n_dly_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y144        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     4.354 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_CS_n_dly_reg[0][1]/Q
                         net (fo=1, routed)           1.365     5.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_CS_n[1]
    BITSLICE_RX_TX_X1Y202
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.333     3.333 f  
    H9                                                0.000     3.333 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       0.985     7.683    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     6.970 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.105     7.075    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.181 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.256 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT1[26])
                                                      0.125     7.381 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
    X2Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.015     7.396    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X1Y202
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.360     7.036    
                         clock uncertainty           -0.155     6.881    
    BITSLICE_RX_TX_X1Y202
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.056     6.825    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.825    
                         arrival time                          -5.719    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_CS_n_dly_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[2]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.079ns (5.631%)  route 1.324ns (94.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.063ns = ( 7.396 - 3.333 ) 
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.308ns (routing 0.171ns, distribution 1.137ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.308     4.298    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/wosp_reg[2]
    SLICE_X72Y143        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_CS_n_dly_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y143        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.377 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_CS_n_dly_reg[0][6]/Q
                         net (fo=1, routed)           1.324     5.701    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_CS_n[6]
    BITSLICE_RX_TX_X1Y202
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.333     3.333 f  
    H9                                                0.000     3.333 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       0.985     7.683    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     6.970 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.105     7.075    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.181 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.256 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT1[26])
                                                      0.125     7.381 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
    X2Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.015     7.396    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X1Y202
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.360     7.036    
                         clock uncertainty           -0.155     6.881    
    BITSLICE_RX_TX_X1Y202
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.050     6.831    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.831    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_BA_dly_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[2]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.482ns  (logic 0.080ns (5.398%)  route 1.402ns (94.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.055ns = ( 7.388 - 3.333 ) 
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.313ns (routing 0.171ns, distribution 1.142ns)
  Clock Net Delay (Destination): 0.014ns (routing 0.014ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.313     4.303    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/wosp_reg[2]
    SLICE_X66Y201        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_BA_dly_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y201        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     4.383 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_BA_dly_reg[0][5]/Q
                         net (fo=1, routed)           1.402     5.785    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/clb2phy_wr_dq6[5]
    BITSLICE_RX_TX_X1Y175
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.333     3.333 r  
    H9                                                0.000     3.333 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     3.891 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.931    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.931 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.217    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.241 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     5.830    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.460 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.674    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.698 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       0.985     7.683    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     6.970 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.097     7.067    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.173 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.248 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.126     7.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X2Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.014     7.388    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y175
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.296     7.091    
                         clock uncertainty           -0.155     6.936    
    BITSLICE_RX_TX_X1Y175
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.019     6.917    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.917    
                         arrival time                          -5.785    
  -------------------------------------------------------------------
                         slack                                  1.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_BA_dly_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.059ns (19.408%)  route 0.245ns (80.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.606ns
    Source Clock Delay      (SCD):    4.509ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.144ns (routing 0.155ns, distribution 0.989ns)
  Clock Net Delay (Destination): 0.024ns (routing 0.024ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.144     4.509    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/wosp_reg[2]
    SLICE_X66Y201        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_BA_dly_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y201        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     4.568 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_BA_dly_reg[0][11]/Q
                         net (fo=1, routed)           0.245     4.813    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq5[3]
    BITSLICE_RX_TX_X1Y174
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       1.113     4.103    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     2.961 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.143     3.104    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     3.281 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.390 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.192     3.582 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X2Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.024     3.606    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X1Y174
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.297     3.903    
                         clock uncertainty            0.155     4.058    
    BITSLICE_RX_TX_X1Y174
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.073     4.131    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.131    
                         arrival time                           4.813    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_BA_dly_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.058ns (18.831%)  route 0.250ns (81.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.606ns
    Source Clock Delay      (SCD):    4.509ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.144ns (routing 0.155ns, distribution 0.989ns)
  Clock Net Delay (Destination): 0.024ns (routing 0.024ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.144     4.509    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/wosp_reg[2]
    SLICE_X66Y201        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_BA_dly_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y201        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     4.567 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_BA_dly_reg[0][14]/Q
                         net (fo=1, routed)           0.250     4.817    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq5[6]
    BITSLICE_RX_TX_X1Y174
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       1.113     4.103    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     2.961 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.143     3.104    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     3.281 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.390 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.192     3.582 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X2Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.024     3.606    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X1Y174
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.297     3.903    
                         clock uncertainty            0.155     4.058    
    BITSLICE_RX_TX_X1Y174
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.043     4.101    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.101    
                         arrival time                           4.817    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][79]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.061ns (19.614%)  route 0.250ns (80.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.565ns
    Source Clock Delay      (SCD):    4.506ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.141ns (routing 0.155ns, distribution 0.986ns)
  Clock Net Delay (Destination): 0.021ns (routing 0.021ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.141     4.506    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/wosp_reg[2]
    SLICE_X66Y221        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y221        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.567 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][79]/Q
                         net (fo=1, routed)           0.250     4.817    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[7]
    BITSLICE_RX_TX_X1Y191
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    H9                                                0.000     0.000 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       1.113     4.103    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     2.961 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.146     3.107    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y29
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.151     3.258 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y29
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.367 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y29
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.177     3.544 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X2Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.021     3.565    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X1Y191
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.296     3.862    
                         clock uncertainty            0.155     4.017    
    BITSLICE_RX_TX_X1Y191
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.084     4.101    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.101    
                         arrival time                           4.817    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_CKE_dly_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.059ns (19.156%)  route 0.249ns (80.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.147ns (routing 0.155ns, distribution 0.992ns)
  Clock Net Delay (Destination): 0.022ns (routing 0.022ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.147     4.512    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/wosp_reg[2]
    SLICE_X66Y237        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_CKE_dly_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y237        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     4.571 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_CKE_dly_reg[0][2]/Q
                         net (fo=1, routed)           0.249     4.820    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_CKE[2]
    BITSLICE_RX_TX_X1Y205
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    H9                                                0.000     0.000 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       1.113     4.103    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     2.961 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.150     3.111    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.151     3.262 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.371 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.180     3.551 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X2Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.022     3.573    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X1Y205
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.297     3.870    
                         clock uncertainty            0.155     4.025    
    BITSLICE_RX_TX_X1Y205
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.077     4.102    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.102    
                         arrival time                           4.820    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][54]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.058ns (18.770%)  route 0.251ns (81.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.130ns (routing 0.155ns, distribution 0.975ns)
  Clock Net Delay (Destination): 0.022ns (routing 0.022ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.130     4.495    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/wosp_reg[2]
    SLICE_X66Y207        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y207        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.553 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][54]/Q
                         net (fo=1, routed)           0.251     4.804    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[6]
    BITSLICE_RX_TX_X1Y179
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       1.113     4.103    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     2.961 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.138     3.099    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.151     3.250 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.359 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.180     3.539 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X2Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.022     3.561    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X1Y179
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.296     3.858    
                         clock uncertainty            0.155     4.013    
    BITSLICE_RX_TX_X1Y179
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.073     4.086    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.086    
                         arrival time                           4.804    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_ODT_dly_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.058ns (18.413%)  route 0.257ns (81.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.148ns (routing 0.155ns, distribution 0.993ns)
  Clock Net Delay (Destination): 0.023ns (routing 0.023ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.148     4.513    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/wosp_reg[2]
    SLICE_X67Y227        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_ODT_dly_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y227        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     4.571 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_ODT_dly_reg[0][2]/Q
                         net (fo=1, routed)           0.257     4.828    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ODT[2]
    BITSLICE_RX_TX_X1Y196
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    H9                                                0.000     0.000 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       1.113     4.103    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     2.961 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.148     3.109    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     3.286 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.395 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT1[26])
                                                      0.186     3.581 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
    X2Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.023     3.604    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X1Y196
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.297     3.901    
                         clock uncertainty            0.155     4.056    
    BITSLICE_RX_TX_X1Y196
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.052     4.108    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.108    
                         arrival time                           4.828    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_BG_dly_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.059ns (18.910%)  route 0.253ns (81.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    4.508ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.143ns (routing 0.155ns, distribution 0.988ns)
  Clock Net Delay (Destination): 0.021ns (routing 0.021ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.143     4.508    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/wosp_reg[2]
    SLICE_X66Y229        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_BG_dly_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y229        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     4.567 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_BG_dly_reg[0][2]/Q
                         net (fo=1, routed)           0.253     4.820    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_BG[2]
    BITSLICE_RX_TX_X1Y198
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    H9                                                0.000     0.000 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       1.113     4.103    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     2.961 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.148     3.109    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     3.286 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.395 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.187     3.582 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X2Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.021     3.603    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X1Y198
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.297     3.900    
                         clock uncertainty            0.155     4.055    
    BITSLICE_RX_TX_X1Y198
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.040     4.095    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.095    
                         arrival time                           4.820    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][62]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.058ns (18.530%)  route 0.255ns (81.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    4.504ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.139ns (routing 0.155ns, distribution 0.984ns)
  Clock Net Delay (Destination): 0.024ns (routing 0.024ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.139     4.504    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/wosp_reg[2]
    SLICE_X66Y223        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y223        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.562 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][62]/Q
                         net (fo=1, routed)           0.255     4.817    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[6]
    BITSLICE_RX_TX_X1Y193
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    H9                                                0.000     0.000 f  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       1.113     4.103    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     2.961 f  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.146     3.107    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y29
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.151     3.258 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y29
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.367 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y29
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.182     3.549 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X2Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.024     3.573    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X1Y193
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.296     3.870    
                         clock uncertainty            0.155     4.025    
    BITSLICE_RX_TX_X1Y193
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.064     4.089    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.089    
                         arrival time                           4.817    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][98]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.060ns (19.608%)  route 0.246ns (80.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.564ns
    Source Clock Delay      (SCD):    4.502ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.137ns (routing 0.155ns, distribution 0.982ns)
  Clock Net Delay (Destination): 0.025ns (routing 0.025ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.137     4.502    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/wosp_reg[2]
    SLICE_X66Y202        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y202        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     4.562 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][98]/Q
                         net (fo=1, routed)           0.246     4.808    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[2]
    BITSLICE_RX_TX_X1Y181
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       1.113     4.103    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     2.961 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.138     3.099    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.151     3.250 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.359 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT6[26])
                                                      0.180     3.539 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]
    X2Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.025     3.564    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT6[26]
    BITSLICE_RX_TX_X1Y181
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.296     3.861    
                         clock uncertainty            0.155     4.016    
    BITSLICE_RX_TX_X1Y181
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.063     4.079    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.079    
                         arrival time                           4.808    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][87]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.061ns (17.889%)  route 0.280ns (82.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    4.490ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.107ns
  Clock Net Delay (Source):      1.125ns (routing 0.155ns, distribution 0.970ns)
  Clock Net Delay (Destination): 0.024ns (routing 0.024ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     0.558 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.598    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.598 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     0.884    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     2.497    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.127 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.341    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.365 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.125     4.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/wosp_reg[2]
    SLICE_X66Y215        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y215        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.551 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/mcal_ADR_dly_reg[0][87]/Q
                         net (fo=1, routed)           0.280     4.831    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq5[7]
    BITSLICE_RX_TX_X1Y187
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.962    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.990 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18429, routed)       1.113     4.103    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     2.961 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.141     3.102    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     3.279 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.388 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.192     3.580 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X2Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.024     3.604    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X1Y187
                         RXTX_BITSLICE                                r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.296     3.901    
                         clock uncertainty            0.155     4.056    
    BITSLICE_RX_TX_X1Y187
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.044     4.100    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.100    
                         arrival time                           4.831    
  -------------------------------------------------------------------
                         slack                                  0.731    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        1.330ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/M_MemDataCnt_Gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/U_MemDataCnt_Gray_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (MaxDelay Path 2.900ns)
  Data Path Delay:        1.595ns  (logic 0.079ns (4.953%)  route 1.516ns (95.047%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y14                                      0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/M_MemDataCnt_Gray_reg[1]/C
    SLICE_X71Y14         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/M_MemDataCnt_Gray_reg[1]/Q
                         net (fo=1, routed)           1.516     1.595    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/M_MemDataCnt_Gray[1]
    SLICE_X72Y15         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/U_MemDataCnt_Gray_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.900     2.900    
    SLICE_X72Y15         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     2.925    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr0_BurstGenWr/U_MemDataCnt_Gray_c_reg[1]
  -------------------------------------------------------------------
                         required time                          2.925    
                         arrival time                          -1.595    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_div_logic_r1_reg_replica_20/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/q2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (MaxDelay Path 2.900ns)
  Data Path Delay:        1.434ns  (logic 0.079ns (5.509%)  route 1.355ns (94.491%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y150                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_div_logic_r1_reg_replica_20/C
    SLICE_X66Y150        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/rst_div_logic_r1_reg_replica_20/Q
                         net (fo=121, routed)         1.355     1.434    design_1_i/vcu_ddr4_controller_0/inst/div_clk_rst_repN_20_alias
    SLICE_X61Y137        SRL16E                                       r  design_1_i/vcu_ddr4_controller_0/inst/q2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.900     2.900    
    SLICE_X61Y137        SRL16E (Setup_H6LUT_SLICEM_CLK_D)
                                                     -0.057     2.843    design_1_i/vcu_ddr4_controller_0/inst/q2_reg_srl2
  -------------------------------------------------------------------
                         required time                          2.843    
                         arrival time                          -1.434    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.719ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.R_RdGray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.RW_RdGray_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (MaxDelay Path 2.900ns)
  Data Path Delay:        1.206ns  (logic 0.077ns (6.385%)  route 1.129ns (93.615%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y182                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.R_RdGray_reg[3]/C
    SLICE_X64Y182        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.R_RdGray_reg[3]/Q
                         net (fo=2, routed)           1.129     1.206    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/R_RdGray[3]
    SLICE_X65Y181        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.RW_RdGray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.900     2.900    
    SLICE_X65Y181        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     2.925    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.RW_RdGray_reg[3]
  -------------------------------------------------------------------
                         required time                          2.925    
                         arrival time                          -1.206    
  -------------------------------------------------------------------
                         slack                                  1.719    

Slack (MET) :             1.761ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.R_RdGray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.RW_RdGray_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (MaxDelay Path 2.900ns)
  Data Path Delay:        1.164ns  (logic 0.079ns (6.787%)  route 1.085ns (93.213%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y137                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.R_RdGray_reg[3]/C
    SLICE_X63Y137        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.R_RdGray_reg[3]/Q
                         net (fo=2, routed)           1.085     1.164    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/R_RdGray[3]
    SLICE_X65Y124        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.RW_RdGray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.900     2.900    
    SLICE_X65Y124        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     2.925    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd0_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.RW_RdGray_reg[3]
  -------------------------------------------------------------------
                         required time                          2.925    
                         arrival time                          -1.164    
  -------------------------------------------------------------------
                         slack                                  1.761    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.R_RdGray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.RW_RdGray_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (MaxDelay Path 2.900ns)
  Data Path Delay:        1.149ns  (logic 0.080ns (6.963%)  route 1.069ns (93.037%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y182                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.R_RdGray_reg[6]/C
    SLICE_X64Y182        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.R_RdGray_reg[6]/Q
                         net (fo=2, routed)           1.069     1.149    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/R_RdGray[6]
    SLICE_X65Y181        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.RW_RdGray_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.900     2.900    
    SLICE_X65Y181        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     2.925    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.RW_RdGray_reg[6]
  -------------------------------------------------------------------
                         required time                          2.925    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.886ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.R_RdGray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.RW_RdGray_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (MaxDelay Path 2.900ns)
  Data Path Delay:        1.039ns  (logic 0.081ns (7.796%)  route 0.958ns (92.204%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y140                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.R_RdGray_reg[2]/C
    SLICE_X65Y140        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.R_RdGray_reg[2]/Q
                         net (fo=2, routed)           0.958     1.039    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/R_RdGray[2]
    SLICE_X74Y142        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.RW_RdGray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.900     2.900    
    SLICE_X74Y142        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     2.925    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.RW_RdGray_reg[2]
  -------------------------------------------------------------------
                         required time                          2.925    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                  1.886    

Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.R_RdGray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.RW_RdGray_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (MaxDelay Path 2.900ns)
  Data Path Delay:        0.976ns  (logic 0.080ns (8.197%)  route 0.896ns (91.803%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y182                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.R_RdGray_reg[4]/C
    SLICE_X64Y182        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.R_RdGray_reg[4]/Q
                         net (fo=2, routed)           0.896     0.976    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/R_RdGray[4]
    SLICE_X65Y181        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.RW_RdGray_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.900     2.900    
    SLICE_X65Y181        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     2.925    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.RW_RdGray_reg[4]
  -------------------------------------------------------------------
                         required time                          2.925    
                         arrival time                          -0.976    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/M_MemDataCnt_Gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/U_MemDataCnt_Gray_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (MaxDelay Path 2.900ns)
  Data Path Delay:        0.941ns  (logic 0.079ns (8.395%)  route 0.862ns (91.605%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4                                       0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/M_MemDataCnt_Gray_reg[2]/C
    SLICE_X69Y4          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/M_MemDataCnt_Gray_reg[2]/Q
                         net (fo=1, routed)           0.862     0.941    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/M_MemDataCnt_Gray[2]
    SLICE_X63Y16         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/U_MemDataCnt_Gray_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.900     2.900    
    SLICE_X63Y16         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     2.925    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/U_MemDataCnt_Gray_c_reg[2]
  -------------------------------------------------------------------
                         required time                          2.925    
                         arrival time                          -0.941    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.993ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.R_RdGray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.RW_RdGray_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (MaxDelay Path 2.900ns)
  Data Path Delay:        0.932ns  (logic 0.080ns (8.584%)  route 0.852ns (91.416%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y183                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.R_RdGray_reg[1]/C
    SLICE_X65Y183        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.R_RdGray_reg[1]/Q
                         net (fo=2, routed)           0.852     0.932    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/R_RdGray[1]
    SLICE_X67Y182        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.RW_RdGray_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.900     2.900    
    SLICE_X67Y182        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     2.925    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Rd3_BurstGenRd/i_BurstGenCmd/i_SmallFifo/g_GenericFifo.i_GenericFifo/gen_FifoRAM.i_Fifo/i_Control/l_DualClock.RW_RdGray_reg[1]
  -------------------------------------------------------------------
                         required time                          2.925    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                  1.993    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/M_MemDataCnt_Gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/U_MemDataCnt_Gray_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (MaxDelay Path 2.900ns)
  Data Path Delay:        0.912ns  (logic 0.079ns (8.662%)  route 0.833ns (91.338%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6                                       0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/M_MemDataCnt_Gray_reg[3]/C
    SLICE_X68Y6          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/M_MemDataCnt_Gray_reg[3]/Q
                         net (fo=1, routed)           0.833     0.912    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/M_MemDataCnt_Gray[3]
    SLICE_X63Y13         FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/U_MemDataCnt_Gray_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.900     2.900    
    SLICE_X63Y13         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     2.925    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_Wr3_BurstGenWr/U_MemDataCnt_Gray_c_reg[3]
  -------------------------------------------------------------------
                         required time                          2.925    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  2.013    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_1_0
  To Clock:  mmcm_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        1.492ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.019ns  (MaxDelay Path 3.019ns)
  Data Path Delay:        1.552ns  (logic 0.081ns (5.219%)  route 1.471ns (94.781%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.019ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y195                                     0.000     0.000 r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X51Y195        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           1.471     1.552    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X49Y141        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.019     3.019    
    SLICE_X49Y141        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.044    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.044    
                         arrival time                          -1.552    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.019ns  (MaxDelay Path 3.019ns)
  Data Path Delay:        1.239ns  (logic 0.079ns (6.376%)  route 1.160ns (93.624%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.019ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59                                      0.000     0.000 r  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X66Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           1.160     1.239    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X68Y59         FDRE                                         r  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.019     3.019    
    SLICE_X68Y59         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.044    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.044    
                         arrival time                          -1.239    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.019ns  (MaxDelay Path 3.019ns)
  Data Path Delay:        1.188ns  (logic 0.079ns (6.650%)  route 1.109ns (93.350%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.019ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y191                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X65Y191        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           1.109     1.188    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X65Y192        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.019     3.019    
    SLICE_X65Y192        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.044    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.044    
                         arrival time                          -1.188    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.889ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.019ns  (MaxDelay Path 3.019ns)
  Data Path Delay:        1.155ns  (logic 0.079ns (6.840%)  route 1.076ns (93.160%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.019ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y40                                      0.000     0.000 r  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X66Y40         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           1.076     1.155    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X66Y40         FDRE                                         r  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.019     3.019    
    SLICE_X66Y40         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.044    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.044    
                         arrival time                          -1.155    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.019ns  (MaxDelay Path 3.019ns)
  Data Path Delay:        1.096ns  (logic 0.080ns (7.299%)  route 1.016ns (92.701%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.019ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18                                      0.000     0.000 r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X65Y18         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           1.016     1.096    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X65Y17         FDRE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.019     3.019    
    SLICE_X65Y17         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.044    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.044    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             2.139ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.019ns  (MaxDelay Path 3.019ns)
  Data Path Delay:        0.905ns  (logic 0.078ns (8.619%)  route 0.827ns (91.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.019ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y192                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X67Y192        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.827     0.905    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X63Y194        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.019     3.019    
    SLICE_X63Y194        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     3.044    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.044    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                  2.139    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.019ns  (MaxDelay Path 3.019ns)
  Data Path Delay:        0.803ns  (logic 0.079ns (9.838%)  route 0.724ns (90.162%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.019ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y65                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X100Y65        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.724     0.803    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X100Y65        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.019     3.019    
    SLICE_X100Y65        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.044    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.044    
                         arrival time                          -0.803    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.249ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.019ns  (MaxDelay Path 3.019ns)
  Data Path Delay:        0.795ns  (logic 0.079ns (9.937%)  route 0.716ns (90.063%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.019ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y65                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X100Y65        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.716     0.795    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X101Y65        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.019     3.019    
    SLICE_X101Y65        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.044    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.044    
                         arrival time                          -0.795    
  -------------------------------------------------------------------
                         slack                                  2.249    

Slack (MET) :             2.268ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.019ns  (MaxDelay Path 3.019ns)
  Data Path Delay:        0.776ns  (logic 0.079ns (10.180%)  route 0.697ns (89.820%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.019ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8                                       0.000     0.000 r  design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X64Y8          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.697     0.776    design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X64Y8          FDRE                                         r  design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.019     3.019    
    SLICE_X64Y8          FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.044    design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.044    
                         arrival time                          -0.776    
  -------------------------------------------------------------------
                         slack                                  2.268    

Slack (MET) :             2.270ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.019ns  (MaxDelay Path 3.019ns)
  Data Path Delay:        0.774ns  (logic 0.079ns (10.207%)  route 0.695ns (89.793%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.019ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39                                      0.000     0.000 r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X65Y39         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.695     0.774    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X65Y39         FDRE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.019     3.019    
    SLICE_X65Y39         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     3.044    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.044    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                  2.270    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       49.585ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.585ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.440ns  (logic 0.078ns (17.727%)  route 0.362ns (82.273%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X94Y105        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.362     0.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X94Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X94Y104        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                 49.585    

Slack (MET) :             49.602ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.423ns  (logic 0.081ns (19.149%)  route 0.342ns (80.851%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X92Y100        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.342     0.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X91Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X91Y101        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                 49.602    

Slack (MET) :             49.629ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.396ns  (logic 0.080ns (20.202%)  route 0.316ns (79.798%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X94Y105        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.316     0.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X94Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X94Y104        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                 49.629    

Slack (MET) :             49.635ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.390ns  (logic 0.078ns (20.000%)  route 0.312ns (80.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X94Y105        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.312     0.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X94Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X94Y104        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                 49.635    

Slack (MET) :             49.641ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.384ns  (logic 0.077ns (20.052%)  route 0.307ns (79.948%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X94Y105        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.307     0.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X94Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X94Y104        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                 49.641    

Slack (MET) :             49.740ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.285ns  (logic 0.081ns (28.421%)  route 0.204ns (71.579%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y100                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X91Y100        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.204     0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X91Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X91Y101        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                 49.740    

Slack (MET) :             49.791ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.234ns  (logic 0.079ns (33.761%)  route 0.155ns (66.239%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X92Y100        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.155     0.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X91Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X91Y100        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                 49.791    

Slack (MET) :             49.794ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.231ns  (logic 0.079ns (34.199%)  route 0.152ns (65.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y100                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X91Y100        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.152     0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X91Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X91Y101        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                 49.794    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       11.523ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.523ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.502ns  (logic 0.079ns (15.737%)  route 0.423ns (84.263%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y109                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/C
    SLICE_X87Y109        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/Q
                         net (fo=2, routed)           0.423     0.502    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/D[0]
    SLICE_X88Y108        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X88Y108        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    12.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                 11.523    

Slack (MET) :             11.605ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.420ns  (logic 0.078ns (18.571%)  route 0.342ns (81.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
    SLICE_X86Y105        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/Q
                         net (fo=1, routed)           0.342     0.420    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[6]
    SLICE_X87Y104        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X87Y104        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    12.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                 11.605    

Slack (MET) :             11.692ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.333ns  (logic 0.079ns (23.724%)  route 0.254ns (76.276%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
    SLICE_X86Y105        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/Q
                         net (fo=1, routed)           0.254     0.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[3]
    SLICE_X87Y102        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X87Y102        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    12.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                 11.692    

Slack (MET) :             11.701ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.324ns  (logic 0.076ns (23.457%)  route 0.248ns (76.543%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
    SLICE_X86Y105        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/Q
                         net (fo=1, routed)           0.248     0.324    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[2]
    SLICE_X87Y102        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X87Y102        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    12.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                 11.701    

Slack (MET) :             11.709ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.316ns  (logic 0.079ns (25.000%)  route 0.237ns (75.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/C
    SLICE_X86Y105        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/Q
                         net (fo=1, routed)           0.237     0.316    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[1]
    SLICE_X86Y105        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X86Y105        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    12.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                 11.709    

Slack (MET) :             11.711ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.314ns  (logic 0.076ns (24.204%)  route 0.238ns (75.796%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
    SLICE_X86Y105        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/Q
                         net (fo=1, routed)           0.238     0.314    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[0]
    SLICE_X86Y105        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X86Y105        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    12.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                 11.711    

Slack (MET) :             11.740ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.285ns  (logic 0.079ns (27.719%)  route 0.206ns (72.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y105                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
    SLICE_X87Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/Q
                         net (fo=1, routed)           0.206     0.285    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[4]
    SLICE_X87Y105        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X87Y105        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    12.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                 11.740    

Slack (MET) :             11.745ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.280ns  (logic 0.079ns (28.214%)  route 0.201ns (71.786%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
    SLICE_X86Y105        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/Q
                         net (fo=1, routed)           0.201     0.280    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[8]
    SLICE_X87Y104        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X87Y104        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    12.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                 11.745    

Slack (MET) :             11.747ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.278ns  (logic 0.081ns (29.137%)  route 0.197ns (70.863%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y105                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
    SLICE_X87Y105        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/Q
                         net (fo=1, routed)           0.197     0.278    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[5]
    SLICE_X87Y105        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X87Y105        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    12.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                 11.747    

Slack (MET) :             11.749ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.276ns  (logic 0.079ns (28.623%)  route 0.197ns (71.377%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
    SLICE_X87Y107        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/Q
                         net (fo=1, routed)           0.197     0.276    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[7]
    SLICE_X87Y107        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X87Y107        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    12.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                 11.749    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        1.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.819ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/sample_gts_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/sample_gts_riu_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout6 rise@6.665ns - mmcm_clkout0 rise@3.333ns)
  Data Path Delay:        1.201ns  (logic 0.079ns (6.578%)  route 1.122ns (93.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns = ( 11.191 - 6.665 ) 
    Source Clock Delay      (SCD):    4.278ns = ( 7.610 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.288ns (routing 0.171ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.155ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    H9                                                0.000     3.333 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     4.001 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     4.051    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.051 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     4.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.402 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     6.177    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     6.050 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     6.294    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.322 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       1.288     7.610    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/wosp_reg[2]
    SLICE_X67Y107        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/sample_gts_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y107        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     7.689 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/sample_gts_reg/Q
                         net (fo=1, routed)           1.122     8.811    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/sample_gts
    SLICE_X73Y109        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/sample_gts_riu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.665     6.665 r  
    H9                                                0.000     6.665 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     6.665    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     7.223 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.263    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.263 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     7.549    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.573 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     9.162    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.792 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226    10.018    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.042 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        1.149    11.191    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/CLK
    SLICE_X73Y109        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/sample_gts_riu_reg/C
                         clock pessimism             -0.410    10.782    
                         clock uncertainty           -0.176    10.605    
    SLICE_X73Y109        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    10.630    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/sample_gts_riu_reg
  -------------------------------------------------------------------
                         required time                         10.630    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[22].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.561ns  (logic 0.076ns (13.547%)  route 0.485ns (86.453%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y138                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[22]/C
    SLICE_X78Y138        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[22]/Q
                         net (fo=1, routed)           0.485     0.561    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[22]
    SLICE_X73Y148        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[22].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X73Y148        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     5.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[22].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[16].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.553ns  (logic 0.079ns (14.286%)  route 0.474ns (85.714%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y135                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[16]/C
    SLICE_X74Y135        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[16]/Q
                         net (fo=1, routed)           0.474     0.553    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[16]
    SLICE_X72Y144        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[16].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X72Y144        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     5.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[16].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.503ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[12].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.522ns  (logic 0.079ns (15.134%)  route 0.443ns (84.866%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y132                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[12]/C
    SLICE_X77Y132        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[12]/Q
                         net (fo=1, routed)           0.443     0.522    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[12]
    SLICE_X72Y144        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[12].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X72Y144        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     5.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[12].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  4.503    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[29].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.514ns  (logic 0.079ns (15.370%)  route 0.435ns (84.630%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y145                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[29]/C
    SLICE_X80Y145        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[29]/Q
                         net (fo=1, routed)           0.435     0.514    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[29]
    SLICE_X79Y149        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[29].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X79Y149        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     5.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[29].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  4.511    

Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[15].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.511ns  (logic 0.076ns (14.873%)  route 0.435ns (85.127%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y133                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[15]/C
    SLICE_X74Y133        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[15]/Q
                         net (fo=1, routed)           0.435     0.511    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[15]
    SLICE_X73Y144        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[15].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X73Y144        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[15].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  4.514    

Slack (MET) :             4.559ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.466ns  (logic 0.080ns (17.167%)  route 0.386ns (82.833%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y138                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[0]/C
    SLICE_X76Y138        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[0]/Q
                         net (fo=1, routed)           0.386     0.466    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[0]
    SLICE_X72Y144        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X72Y144        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  4.559    

Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.463ns  (logic 0.079ns (17.063%)  route 0.384ns (82.937%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y133                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[1]/C
    SLICE_X74Y133        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[1]/Q
                         net (fo=1, routed)           0.384     0.463    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[1]
    SLICE_X73Y141        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X73Y141        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     5.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[21].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.463ns  (logic 0.081ns (17.495%)  route 0.382ns (82.505%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y141                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[21]/C
    SLICE_X76Y141        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[21]/Q
                         net (fo=1, routed)           0.382     0.463    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[21]
    SLICE_X75Y145        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[21].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X75Y145        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[21].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.571ns  (required time - arrival time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[19].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.454ns  (logic 0.077ns (16.960%)  route 0.377ns (83.040%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y135                                     0.000     0.000 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[19]/C
    SLICE_X78Y135        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[19]/Q
                         net (fo=1, routed)           0.377     0.454    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[19]
    SLICE_X73Y137        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[19].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X73Y137        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     5.025    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_io_read_data_sync/SYNC[19].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  4.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/sample_gts_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/sample_gts_riu_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.665ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.039ns (6.915%)  route 0.525ns (93.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.726ns (routing 0.096ns, distribution 0.630ns)
  Clock Net Delay (Destination): 0.842ns (routing 0.108ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.981     1.516    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.746 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.891    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.908 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=18429, routed)       0.726     2.634    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/wosp_reg[2]
    SLICE_X67Y107        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/sample_gts_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y107        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.673 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_top/sample_gts_reg/Q
                         net (fo=1, routed)           0.525     3.198    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/sample_gts
    SLICE_X73Y109        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/sample_gts_riu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.102     1.792    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     1.497 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.176     1.673    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.692 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1746, routed)        0.842     2.534    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/CLK
    SLICE_X73Y109        FDRE                                         r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/sample_gts_riu_reg/C
                         clock pessimism              0.250     2.783    
                         clock uncertainty            0.176     2.960    
    SLICE_X73Y109        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     3.006    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr_cal_riu/sample_gts_riu_reg
  -------------------------------------------------------------------
                         required time                         -3.006    
                         arrival time                           3.198    
  -------------------------------------------------------------------
                         slack                                  0.193    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_out2_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        7.554ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.554ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.057ns  (MaxDelay Path 9.057ns)
  Data Path Delay:        1.528ns  (logic 0.081ns (5.301%)  route 1.447ns (94.699%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.057ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y105                                     0.000     0.000 r  design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]/C
    SLICE_X59Y105        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           1.447     1.528    design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[23]
    SLICE_X65Y103        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.057     9.057    
    SLICE_X65Y103        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     9.082    design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -1.528    
  -------------------------------------------------------------------
                         slack                                  7.554    

Slack (MET) :             7.587ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.057ns  (MaxDelay Path 9.057ns)
  Data Path Delay:        1.495ns  (logic 0.079ns (5.284%)  route 1.416ns (94.716%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.057ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y109                                     0.000     0.000 r  design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]/C
    SLICE_X59Y109        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           1.416     1.495    design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[2]
    SLICE_X65Y108        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.057     9.057    
    SLICE_X65Y108        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     9.082    design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -1.495    
  -------------------------------------------------------------------
                         slack                                  7.587    

Slack (MET) :             7.698ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.057ns  (MaxDelay Path 9.057ns)
  Data Path Delay:        1.384ns  (logic 0.079ns (5.708%)  route 1.305ns (94.292%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.057ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y106                                     0.000     0.000 r  design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]/C
    SLICE_X59Y106        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           1.305     1.384    design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[9]
    SLICE_X65Y107        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.057     9.057    
    SLICE_X65Y107        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     9.082    design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -1.384    
  -------------------------------------------------------------------
                         slack                                  7.698    

Slack (MET) :             7.741ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.057ns  (MaxDelay Path 9.057ns)
  Data Path Delay:        1.341ns  (logic 0.079ns (5.891%)  route 1.262ns (94.109%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.057ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104                                     0.000     0.000 r  design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/C
    SLICE_X60Y104        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           1.262     1.341    design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[21]
    SLICE_X65Y100        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.057     9.057    
    SLICE_X65Y100        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     9.082    design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -1.341    
  -------------------------------------------------------------------
                         slack                                  7.741    

Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.057ns  (MaxDelay Path 9.057ns)
  Data Path Delay:        1.310ns  (logic 0.079ns (6.031%)  route 1.231ns (93.969%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.057ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y106                                     0.000     0.000 r  design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]/C
    SLICE_X59Y106        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]/Q
                         net (fo=1, routed)           1.231     1.310    design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[24]
    SLICE_X65Y103        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.057     9.057    
    SLICE_X65Y103        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     9.082    design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -1.310    
  -------------------------------------------------------------------
                         slack                                  7.772    

Slack (MET) :             7.801ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.057ns  (MaxDelay Path 9.057ns)
  Data Path Delay:        1.281ns  (logic 0.081ns (6.323%)  route 1.200ns (93.677%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.057ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107                                     0.000     0.000 r  design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]/C
    SLICE_X58Y107        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           1.200     1.281    design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[0]
    SLICE_X65Y107        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.057     9.057    
    SLICE_X65Y107        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     9.082    design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -1.281    
  -------------------------------------------------------------------
                         slack                                  7.801    

Slack (MET) :             7.859ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.057ns  (MaxDelay Path 9.057ns)
  Data Path Delay:        1.223ns  (logic 0.079ns (6.460%)  route 1.144ns (93.540%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.057ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105                                     0.000     0.000 r  design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[6]/C
    SLICE_X63Y105        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           1.144     1.223    design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[6]
    SLICE_X65Y105        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.057     9.057    
    SLICE_X65Y105        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     9.082    design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -1.223    
  -------------------------------------------------------------------
                         slack                                  7.859    

Slack (MET) :             7.951ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.057ns  (MaxDelay Path 9.057ns)
  Data Path Delay:        1.131ns  (logic 0.079ns (6.985%)  route 1.052ns (93.015%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.057ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y105                                     0.000     0.000 r  design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]/C
    SLICE_X59Y105        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]/Q
                         net (fo=1, routed)           1.052     1.131    design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[35]
    SLICE_X64Y103        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.057     9.057    
    SLICE_X64Y103        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     9.082    design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                  7.951    

Slack (MET) :             7.970ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.057ns  (MaxDelay Path 9.057ns)
  Data Path Delay:        1.112ns  (logic 0.081ns (7.284%)  route 1.031ns (92.716%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.057ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y144                                     0.000     0.000 r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]/C
    SLICE_X59Y144        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           1.031     1.112    design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[23]
    SLICE_X60Y191        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.057     9.057    
    SLICE_X60Y191        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     9.082    design_1_i/mpsoc_ss/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -1.112    
  -------------------------------------------------------------------
                         slack                                  7.970    

Slack (MET) :             7.984ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.057ns  (MaxDelay Path 9.057ns)
  Data Path Delay:        1.098ns  (logic 0.079ns (7.195%)  route 1.019ns (92.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.057ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105                                     0.000     0.000 r  design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[1]/C
    SLICE_X63Y105        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           1.019     1.098    design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[1]
    SLICE_X65Y105        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.057     9.057    
    SLICE_X65Y105        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     9.082    design_1_i/mpsoc_ss/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -1.098    
  -------------------------------------------------------------------
                         slack                                  7.984    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout2
  To Clock:  clk_out2_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.898ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.898ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.999ns  (MaxDelay Path 3.999ns)
  Data Path Delay:        1.126ns  (logic 0.081ns (7.194%)  route 1.045ns (92.806%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39                                      0.000     0.000 r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X65Y39         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           1.045     1.126    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X63Y33         FDRE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.999     3.999    
    SLICE_X63Y33         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.024    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.024    
                         arrival time                          -1.126    
  -------------------------------------------------------------------
                         slack                                  2.898    

Slack (MET) :             3.070ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.999ns  (MaxDelay Path 3.999ns)
  Data Path Delay:        0.954ns  (logic 0.079ns (8.281%)  route 0.875ns (91.719%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y1                                       0.000     0.000 r  design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X65Y1          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.875     0.954    design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X64Y1          FDRE                                         r  design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.999     3.999    
    SLICE_X64Y1          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.024    design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.024    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.219ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.999ns  (MaxDelay Path 3.999ns)
  Data Path Delay:        0.805ns  (logic 0.077ns (9.565%)  route 0.728ns (90.435%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8                                       0.000     0.000 r  design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X64Y8          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.728     0.805    design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X64Y8          FDRE                                         r  design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.999     3.999    
    SLICE_X64Y8          FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     4.024    design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.024    
                         arrival time                          -0.805    
  -------------------------------------------------------------------
                         slack                                  3.219    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.999ns  (MaxDelay Path 3.999ns)
  Data Path Delay:        0.779ns  (logic 0.079ns (10.141%)  route 0.700ns (89.859%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128                                     0.000     0.000 r  design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X64Y128        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.700     0.779    design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X64Y128        FDRE                                         r  design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.999     3.999    
    SLICE_X64Y128        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.024    design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.024    
                         arrival time                          -0.779    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.999ns  (MaxDelay Path 3.999ns)
  Data Path Delay:        0.774ns  (logic 0.079ns (10.207%)  route 0.695ns (89.793%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22                                      0.000     0.000 r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X65Y22         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.695     0.774    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X65Y22         FDRE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.999     3.999    
    SLICE_X65Y22         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     4.024    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.024    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.999ns  (MaxDelay Path 3.999ns)
  Data Path Delay:        0.774ns  (logic 0.079ns (10.207%)  route 0.695ns (89.793%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y7                                       0.000     0.000 r  design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X65Y7          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.695     0.774    design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X65Y7          FDRE                                         r  design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.999     3.999    
    SLICE_X65Y7          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.024    design_1_i/axi_interconnect_6/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.024    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.288ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.999ns  (MaxDelay Path 3.999ns)
  Data Path Delay:        0.736ns  (logic 0.078ns (10.598%)  route 0.658ns (89.402%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48                                      0.000     0.000 r  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X64Y48         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.658     0.736    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X64Y48         FDRE                                         r  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.999     3.999    
    SLICE_X64Y48         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.024    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.024    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                  3.288    

Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.999ns  (MaxDelay Path 3.999ns)
  Data Path Delay:        0.699ns  (logic 0.079ns (11.302%)  route 0.620ns (88.698%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y129                                     0.000     0.000 r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X59Y129        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.620     0.699    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X59Y128        FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.999     3.999    
    SLICE_X59Y128        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     4.024    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.024    
                         arrival time                          -0.699    
  -------------------------------------------------------------------
                         slack                                  3.325    

Slack (MET) :             3.436ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.999ns  (MaxDelay Path 3.999ns)
  Data Path Delay:        0.588ns  (logic 0.079ns (13.435%)  route 0.509ns (86.565%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y192                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X67Y192        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.509     0.588    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X68Y192        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.999     3.999    
    SLICE_X68Y192        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     4.024    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.024    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  3.436    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.999ns  (MaxDelay Path 3.999ns)
  Data Path Delay:        0.521ns  (logic 0.079ns (15.163%)  route 0.442ns (84.837%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y25                                      0.000     0.000 r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X75Y25         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.442     0.521    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X75Y25         FDRE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.999     3.999    
    SLICE_X75Y25         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     4.024    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.024    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  3.503    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_design_1_clk_wiz_1_0
  To Clock:  clk_out2_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.019ns  (clk_out2_design_1_clk_wiz_1_0 rise@3.019ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.081ns (6.569%)  route 1.152ns (93.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.187ns = ( 2.831 - 3.019 ) 
    Source Clock Delay      (SCD):    -0.009ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.310ns (routing 0.939ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.854ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.697     0.697 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.747    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.747 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.131    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.728    -2.597 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -2.347    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.319 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.310    -0.009    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X72Y50         FDPE                                         r  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y50         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.072 f  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.152     1.224    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X65Y63         FDPE                                         f  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      3.019     3.019 r  
    AH12                                              0.000     3.019 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     3.019    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     3.605 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.645    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.645 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.978    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.346     0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     0.851    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.956     2.831    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X65Y63         FDPE                                         r  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.067     2.764    
                         clock uncertainty           -0.057     2.707    
    SLICE_X65Y63         FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.066     2.641    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          2.641    
                         arrival time                          -1.224    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.019ns  (clk_out2_design_1_clk_wiz_1_0 rise@3.019ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.081ns (6.569%)  route 1.152ns (93.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.187ns = ( 2.831 - 3.019 ) 
    Source Clock Delay      (SCD):    -0.009ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.310ns (routing 0.939ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.854ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.697     0.697 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.747    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.747 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.131    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.728    -2.597 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -2.347    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.319 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.310    -0.009    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X72Y50         FDPE                                         r  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y50         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.072 f  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.152     1.224    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X65Y63         FDCE                                         f  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      3.019     3.019 r  
    AH12                                              0.000     3.019 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     3.019    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     3.605 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.645    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.645 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.978    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.346     0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     0.851    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.956     2.831    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X65Y63         FDCE                                         r  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.067     2.764    
                         clock uncertainty           -0.057     2.707    
    SLICE_X65Y63         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066     2.641    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          2.641    
                         arrival time                          -1.224    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.019ns  (clk_out2_design_1_clk_wiz_1_0 rise@3.019ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.081ns (6.569%)  route 1.152ns (93.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.187ns = ( 2.831 - 3.019 ) 
    Source Clock Delay      (SCD):    -0.009ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.310ns (routing 0.939ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.854ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.697     0.697 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.747    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.747 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.131    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.728    -2.597 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -2.347    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.319 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.310    -0.009    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X72Y50         FDPE                                         r  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y50         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.072 f  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.152     1.224    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X65Y63         FDCE                                         f  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      3.019     3.019 r  
    AH12                                              0.000     3.019 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     3.019    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     3.605 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.645    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.645 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.978    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.346     0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     0.851    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.956     2.831    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X65Y63         FDCE                                         r  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.067     2.764    
                         clock uncertainty           -0.057     2.707    
    SLICE_X65Y63         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     2.641    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          2.641    
                         arrival time                          -1.224    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.019ns  (clk_out2_design_1_clk_wiz_1_0 rise@3.019ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.081ns (6.569%)  route 1.152ns (93.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.187ns = ( 2.831 - 3.019 ) 
    Source Clock Delay      (SCD):    -0.009ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.310ns (routing 0.939ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.854ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.697     0.697 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.747    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.747 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.131    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.728    -2.597 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -2.347    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.319 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.310    -0.009    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X72Y50         FDPE                                         r  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y50         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.072 f  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.152     1.224    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X65Y63         FDCE                                         f  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      3.019     3.019 r  
    AH12                                              0.000     3.019 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     3.019    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     3.605 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.645    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.645 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.978    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.346     0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     0.851    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.956     2.831    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X65Y63         FDCE                                         r  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.067     2.764    
                         clock uncertainty           -0.057     2.707    
    SLICE_X65Y63         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     2.641    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          2.641    
                         arrival time                          -1.224    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.019ns  (clk_out2_design_1_clk_wiz_1_0 rise@3.019ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.081ns (6.575%)  route 1.151ns (93.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.185ns = ( 2.833 - 3.019 ) 
    Source Clock Delay      (SCD):    -0.009ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.310ns (routing 0.939ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.854ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.697     0.697 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.747    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.747 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.131    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.728    -2.597 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -2.347    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.319 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.310    -0.009    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X72Y50         FDPE                                         r  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y50         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.072 f  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.151     1.223    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_1
    SLICE_X65Y63         FDPE                                         f  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      3.019     3.019 r  
    AH12                                              0.000     3.019 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     3.019    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     3.605 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.645    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.645 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.978    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.346     0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     0.851    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.958     2.833    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/s_aclk
    SLICE_X65Y63         FDPE                                         r  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.067     2.766    
                         clock uncertainty           -0.057     2.709    
    SLICE_X65Y63         FDPE (Recov_HFF_SLICEL_C_PRE)
                                                     -0.066     2.643    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          2.643    
                         arrival time                          -1.223    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.019ns  (clk_out2_design_1_clk_wiz_1_0 rise@3.019ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.081ns (6.575%)  route 1.151ns (93.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.185ns = ( 2.833 - 3.019 ) 
    Source Clock Delay      (SCD):    -0.009ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.310ns (routing 0.939ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.854ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.697     0.697 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.747    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.747 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.131    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.728    -2.597 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -2.347    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.319 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.310    -0.009    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X72Y50         FDPE                                         r  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y50         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.072 f  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.151     1.223    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_1
    SLICE_X65Y63         FDPE                                         f  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      3.019     3.019 r  
    AH12                                              0.000     3.019 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     3.019    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     3.605 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.645    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.645 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.978    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.346     0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     0.851    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.958     2.833    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/s_aclk
    SLICE_X65Y63         FDPE                                         r  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.067     2.766    
                         clock uncertainty           -0.057     2.709    
    SLICE_X65Y63         FDPE (Recov_GFF_SLICEL_C_PRE)
                                                     -0.066     2.643    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          2.643    
                         arrival time                          -1.223    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.019ns  (clk_out2_design_1_clk_wiz_1_0 rise@3.019ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.081ns (6.575%)  route 1.151ns (93.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.185ns = ( 2.833 - 3.019 ) 
    Source Clock Delay      (SCD):    -0.009ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.310ns (routing 0.939ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.854ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.697     0.697 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.747    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.747 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.131    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.728    -2.597 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -2.347    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.319 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.310    -0.009    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X72Y50         FDPE                                         r  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y50         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.072 f  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.151     1.223    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X65Y63         FDCE                                         f  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      3.019     3.019 r  
    AH12                                              0.000     3.019 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     3.019    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     3.605 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.645    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.645 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.978    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.346     0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     0.851    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.958     2.833    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X65Y63         FDCE                                         r  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.067     2.766    
                         clock uncertainty           -0.057     2.709    
    SLICE_X65Y63         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066     2.643    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          2.643    
                         arrival time                          -1.223    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.019ns  (clk_out2_design_1_clk_wiz_1_0 rise@3.019ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.081ns (6.575%)  route 1.151ns (93.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.185ns = ( 2.833 - 3.019 ) 
    Source Clock Delay      (SCD):    -0.009ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.310ns (routing 0.939ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.854ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.697     0.697 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.747    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.747 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.131    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.728    -2.597 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -2.347    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.319 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.310    -0.009    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X72Y50         FDPE                                         r  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y50         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.072 f  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.151     1.223    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X65Y63         FDCE                                         f  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      3.019     3.019 r  
    AH12                                              0.000     3.019 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     3.019    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     3.605 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.645    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.645 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.978    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.346     0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     0.851    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.958     2.833    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X65Y63         FDCE                                         r  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.067     2.766    
                         clock uncertainty           -0.057     2.709    
    SLICE_X65Y63         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066     2.643    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          2.643    
                         arrival time                          -1.223    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.019ns  (clk_out2_design_1_clk_wiz_1_0 rise@3.019ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.081ns (6.575%)  route 1.151ns (93.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.185ns = ( 2.833 - 3.019 ) 
    Source Clock Delay      (SCD):    -0.009ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.310ns (routing 0.939ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.854ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.697     0.697 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.747    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.747 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.131    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.728    -2.597 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -2.347    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.319 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.310    -0.009    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X72Y50         FDPE                                         r  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y50         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.072 f  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.151     1.223    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X65Y63         FDCE                                         f  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      3.019     3.019 r  
    AH12                                              0.000     3.019 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     3.019    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     3.605 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.645    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.645 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.978    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.346     0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     0.851    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.958     2.833    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X65Y63         FDCE                                         r  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.067     2.766    
                         clock uncertainty           -0.057     2.709    
    SLICE_X65Y63         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066     2.643    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          2.643    
                         arrival time                          -1.223    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.019ns  (clk_out2_design_1_clk_wiz_1_0 rise@3.019ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.081ns (6.575%)  route 1.151ns (93.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.185ns = ( 2.833 - 3.019 ) 
    Source Clock Delay      (SCD):    -0.009ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.310ns (routing 0.939ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.854ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.697     0.697 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.747    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.747 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.131    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.728    -2.597 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -2.347    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.319 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       2.310    -0.009    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X72Y50         FDPE                                         r  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y50         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.072 f  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.151     1.223    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X65Y63         FDCE                                         f  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      3.019     3.019 r  
    AH12                                              0.000     3.019 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     3.019    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     3.605 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.645    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.645 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.978    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.346     0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     0.851    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.958     2.833    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X65Y63         FDCE                                         r  design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.067     2.766    
                         clock uncertainty           -0.057     2.709    
    SLICE_X65Y63         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     2.643    design_1_i/axi_interconnect_3/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          2.643    
                         arrival time                          -1.223    
  -------------------------------------------------------------------
                         slack                                  1.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.058ns
    Source Clock Delay      (SCD):    -0.147ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      1.261ns (routing 0.516ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.428ns (routing 0.575ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.363     0.363 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.403    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.599    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.172    -1.573 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -1.425    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.408 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.261    -0.147    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y252        FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y252        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039    -0.108 f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.098    -0.010    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X22Y252        FDPE                                         f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.468     0.468 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.518    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.740    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.414    -1.674 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -1.505    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.486 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.428    -0.058    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X22Y252        FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.027    -0.085    
    SLICE_X22Y252        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020    -0.105    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.054ns
    Source Clock Delay      (SCD):    -0.147ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      1.261ns (routing 0.516ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.575ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.363     0.363 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.403    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.599    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.172    -1.573 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -1.425    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.408 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.261    -0.147    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y252        FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y252        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039    -0.108 f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.105    -0.003    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X21Y252        FDPE                                         f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.468     0.468 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.518    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.740    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.414    -1.674 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -1.505    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.486 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.432    -0.054    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X21Y252        FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.027    -0.081    
    SLICE_X21Y252        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020    -0.101    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.054ns
    Source Clock Delay      (SCD):    -0.147ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      1.261ns (routing 0.516ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.575ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.363     0.363 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.403    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.599    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.172    -1.573 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -1.425    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.408 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.261    -0.147    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y252        FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y252        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039    -0.108 f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.105    -0.003    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X21Y252        FDPE                                         f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.468     0.468 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.518    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.740    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.414    -1.674 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -1.505    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.486 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.432    -0.054    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X21Y252        FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.027    -0.081    
    SLICE_X21Y252        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020    -0.101    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.054ns
    Source Clock Delay      (SCD):    -0.147ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      1.261ns (routing 0.516ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.575ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.363     0.363 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.403    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.599    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.172    -1.573 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -1.425    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.408 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.261    -0.147    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y252        FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y252        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039    -0.108 f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.105    -0.003    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X21Y252        FDPE                                         f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.468     0.468 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.518    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.740    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.414    -1.674 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -1.505    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.486 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.432    -0.054    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X21Y252        FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.027    -0.081    
    SLICE_X21Y252        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020    -0.101    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.054ns
    Source Clock Delay      (SCD):    -0.147ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      1.261ns (routing 0.516ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.575ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.363     0.363 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.403    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.599    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.172    -1.573 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -1.425    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.408 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.261    -0.147    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y252        FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y252        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039    -0.108 f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.105    -0.003    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X21Y252        FDPE                                         f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.468     0.468 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.518    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.740    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.414    -1.674 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -1.505    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.486 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.432    -0.054    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X21Y252        FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.027    -0.081    
    SLICE_X21Y252        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.020    -0.101    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.273%)  route 0.104ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.055ns
    Source Clock Delay      (SCD):    -0.147ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      1.261ns (routing 0.516ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.431ns (routing 0.575ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.363     0.363 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.403    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.599    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.172    -1.573 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -1.425    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.408 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.261    -0.147    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y252        FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y252        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039    -0.108 f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.104    -0.004    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X21Y252        FDCE                                         f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.468     0.468 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.518    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.740    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.414    -1.674 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -1.505    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.486 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.431    -0.055    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X21Y252        FDCE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.027    -0.082    
    SLICE_X21Y252        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020    -0.102    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.273%)  route 0.104ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.055ns
    Source Clock Delay      (SCD):    -0.147ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      1.261ns (routing 0.516ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.431ns (routing 0.575ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.363     0.363 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.403    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.599    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.172    -1.573 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -1.425    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.408 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.261    -0.147    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y252        FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y252        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039    -0.108 f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.104    -0.004    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X21Y252        FDCE                                         f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.468     0.468 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.518    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.740    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.414    -1.674 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -1.505    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.486 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.431    -0.055    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X21Y252        FDCE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.027    -0.082    
    SLICE_X21Y252        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020    -0.102    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.273%)  route 0.104ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.055ns
    Source Clock Delay      (SCD):    -0.147ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      1.261ns (routing 0.516ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.431ns (routing 0.575ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.363     0.363 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.403    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.599    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.172    -1.573 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -1.425    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.408 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.261    -0.147    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y252        FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y252        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039    -0.108 f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.104    -0.004    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X21Y252        FDCE                                         f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.468     0.468 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.518    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.740    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.414    -1.674 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -1.505    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.486 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.431    -0.055    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X21Y252        FDCE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.027    -0.082    
    SLICE_X21Y252        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020    -0.102    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.273%)  route 0.104ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.055ns
    Source Clock Delay      (SCD):    -0.147ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      1.261ns (routing 0.516ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.431ns (routing 0.575ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.363     0.363 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.403    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.599    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.172    -1.573 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -1.425    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.408 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.261    -0.147    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y252        FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y252        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039    -0.108 f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.104    -0.004    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X21Y252        FDCE                                         f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.468     0.468 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.518    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.740    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.414    -1.674 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -1.505    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.486 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.431    -0.055    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X21Y252        FDCE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.027    -0.082    
    SLICE_X21Y252        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020    -0.102    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.509ns period=3.019ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.147ns
    Source Clock Delay      (SCD):    -0.218ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Net Delay (Source):      1.190ns (routing 0.516ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.339ns (routing 0.575ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.363     0.363 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.403    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.599    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.172    -1.573 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -1.425    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.408 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.190    -0.218    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X55Y232        FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y232        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040    -0.178 f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066    -0.112    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X55Y232        FDPE                                         f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  si570_user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.468     0.468 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.518    design_1_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.740    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.414    -1.674 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -1.505    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.486 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=31707, routed)       1.339    -0.147    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X55Y232        FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.057    -0.203    
    SLICE_X55Y232        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020    -0.223    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.111    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.603ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.179ns (15.925%)  route 0.945ns (84.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 11.697 - 10.000 ) 
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.730ns (routing 0.555ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.499ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.730     1.938    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y91         FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.018 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.280     2.298    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y84         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     2.397 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.665     3.062    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X51Y84         FDCE                                         f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.529    11.697    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X51Y84         FDCE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.164    11.861    
                         clock uncertainty           -0.130    11.731    
    SLICE_X51Y84         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.665    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -3.062    
  -------------------------------------------------------------------
                         slack                                  8.603    

Slack (MET) :             8.603ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.179ns (15.925%)  route 0.945ns (84.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 11.697 - 10.000 ) 
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.730ns (routing 0.555ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.499ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.730     1.938    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y91         FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.018 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.280     2.298    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y84         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     2.397 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.665     3.062    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X51Y84         FDCE                                         f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.529    11.697    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X51Y84         FDCE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.164    11.861    
                         clock uncertainty           -0.130    11.731    
    SLICE_X51Y84         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    11.665    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -3.062    
  -------------------------------------------------------------------
                         slack                                  8.603    

Slack (MET) :             8.603ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.179ns (15.925%)  route 0.945ns (84.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 11.697 - 10.000 ) 
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.730ns (routing 0.555ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.499ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.730     1.938    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y91         FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.018 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.280     2.298    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y84         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     2.397 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.665     3.062    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y84         FDPE                                         f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.529    11.697    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y84         FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.164    11.861    
                         clock uncertainty           -0.130    11.731    
    SLICE_X51Y84         FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.066    11.665    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -3.062    
  -------------------------------------------------------------------
                         slack                                  8.603    

Slack (MET) :             8.603ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.179ns (15.925%)  route 0.945ns (84.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 11.697 - 10.000 ) 
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.730ns (routing 0.555ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.499ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.730     1.938    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y91         FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.018 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.280     2.298    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y84         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     2.397 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.665     3.062    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y84         FDCE                                         f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.529    11.697    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y84         FDCE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.164    11.861    
                         clock uncertainty           -0.130    11.731    
    SLICE_X51Y84         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    11.665    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -3.062    
  -------------------------------------------------------------------
                         slack                                  8.603    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.179ns (15.939%)  route 0.944ns (84.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 11.699 - 10.000 ) 
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.730ns (routing 0.555ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.499ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.730     1.938    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y91         FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.018 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.280     2.298    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y84         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     2.397 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.664     3.061    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X51Y84         FDPE                                         f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.531    11.699    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X51Y84         FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.164    11.863    
                         clock uncertainty           -0.130    11.733    
    SLICE_X51Y84         FDPE (Recov_HFF_SLICEL_C_PRE)
                                                     -0.066    11.667    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.667    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.179ns (15.939%)  route 0.944ns (84.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 11.699 - 10.000 ) 
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.730ns (routing 0.555ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.499ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.730     1.938    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y91         FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.018 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.280     2.298    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y84         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     2.397 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.664     3.061    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X51Y84         FDPE                                         f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.531    11.699    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X51Y84         FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.164    11.863    
                         clock uncertainty           -0.130    11.733    
    SLICE_X51Y84         FDPE (Recov_GFF_SLICEL_C_PRE)
                                                     -0.066    11.667    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         11.667    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.179ns (15.939%)  route 0.944ns (84.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 11.699 - 10.000 ) 
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.730ns (routing 0.555ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.499ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.730     1.938    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y91         FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.018 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.280     2.298    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y84         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     2.397 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.664     3.061    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X51Y84         FDPE                                         f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.531    11.699    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X51Y84         FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.164    11.863    
                         clock uncertainty           -0.130    11.733    
    SLICE_X51Y84         FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.066    11.667    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.667    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.179ns (15.939%)  route 0.944ns (84.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 11.699 - 10.000 ) 
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.730ns (routing 0.555ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.499ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.730     1.938    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y91         FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.018 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.280     2.298    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y84         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     2.397 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.664     3.061    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X51Y84         FDPE                                         f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.531    11.699    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X51Y84         FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.164    11.863    
                         clock uncertainty           -0.130    11.733    
    SLICE_X51Y84         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066    11.667    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         11.667    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.179ns (15.939%)  route 0.944ns (84.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 11.699 - 10.000 ) 
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.730ns (routing 0.555ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.499ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.730     1.938    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y91         FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.018 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.280     2.298    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y84         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     2.397 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.664     3.061    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y84         FDCE                                         f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.531    11.699    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y84         FDCE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.164    11.863    
                         clock uncertainty           -0.130    11.733    
    SLICE_X51Y84         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    11.667    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.667    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.179ns (15.939%)  route 0.944ns (84.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 11.699 - 10.000 ) 
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.730ns (routing 0.555ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.499ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.730     1.938    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y91         FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.018 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.280     2.298    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y84         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     2.397 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.664     3.061    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y84         FDCE                                         f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.531    11.699    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y84         FDCE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.164    11.863    
                         clock uncertainty           -0.130    11.733    
    SLICE_X51Y84         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    11.667    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.667    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.053ns (27.604%)  route 0.139ns (72.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.957ns (routing 0.305ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.346ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        0.957     1.096    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y91         FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.135 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     1.191    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X53Y91         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.205 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.083     1.288    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X53Y91         FDPE                                         f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.093     1.265    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X53Y91         FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.117     1.148    
    SLICE_X53Y91         FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     1.128    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.053ns (27.604%)  route 0.139ns (72.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.957ns (routing 0.305ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.346ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        0.957     1.096    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y91         FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.135 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     1.191    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X53Y91         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.205 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.083     1.288    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y91         FDPE                                         f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.093     1.265    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X53Y91         FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.117     1.148    
    SLICE_X53Y91         FDPE (Remov_DFF_SLICEM_C_PRE)
                                                     -0.020     1.128    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.053ns (27.604%)  route 0.139ns (72.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.957ns (routing 0.305ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.346ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        0.957     1.096    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y91         FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.135 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     1.191    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X53Y91         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.205 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.083     1.288    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y91         FDCE                                         f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.093     1.265    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X53Y91         FDCE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.117     1.148    
    SLICE_X53Y91         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     1.128    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.053ns (27.604%)  route 0.139ns (72.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.957ns (routing 0.305ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.346ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        0.957     1.096    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y91         FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.135 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     1.191    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X53Y91         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.205 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.083     1.288    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y91         FDCE                                         f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.093     1.265    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X53Y91         FDCE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.117     1.148    
    SLICE_X53Y91         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.128    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.053ns (27.749%)  route 0.138ns (72.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.957ns (routing 0.305ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.346ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        0.957     1.096    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y91         FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.135 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     1.191    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X53Y91         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.205 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.082     1.287    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X53Y91         FDPE                                         f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.092     1.264    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X53Y91         FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.117     1.147    
    SLICE_X53Y91         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.127    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.053ns (27.749%)  route 0.138ns (72.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.957ns (routing 0.305ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.346ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        0.957     1.096    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y91         FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.135 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     1.191    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X53Y91         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.205 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.082     1.287    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X53Y91         FDPE                                         f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.092     1.264    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X53Y91         FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.117     1.147    
    SLICE_X53Y91         FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     1.127    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.053ns (27.749%)  route 0.138ns (72.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.957ns (routing 0.305ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.346ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        0.957     1.096    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y91         FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.135 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     1.191    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X53Y91         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.205 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.082     1.287    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X53Y91         FDCE                                         f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.092     1.264    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X53Y91         FDCE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.117     1.147    
    SLICE_X53Y91         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.127    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.053ns (27.749%)  route 0.138ns (72.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.957ns (routing 0.305ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.346ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        0.957     1.096    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y91         FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.135 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     1.191    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X53Y91         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.205 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.082     1.287    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X53Y91         FDCE                                         f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.092     1.264    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X53Y91         FDCE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.117     1.147    
    SLICE_X53Y91         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.127    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.053ns (27.749%)  route 0.138ns (72.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.957ns (routing 0.305ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.346ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        0.957     1.096    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y91         FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.135 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     1.191    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X53Y91         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.205 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.082     1.287    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X53Y91         FDPE                                         f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.092     1.264    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X53Y91         FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.117     1.147    
    SLICE_X53Y91         FDPE (Remov_GFF_SLICEM_C_PRE)
                                                     -0.020     1.127    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.053ns (27.749%)  route 0.138ns (72.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.957ns (routing 0.305ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.346ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        0.957     1.096    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y91         FDRE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.135 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     1.191    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X53Y91         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.205 f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.082     1.287    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X53Y91         FDPE                                         f  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2000, routed)        1.092     1.264    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X53Y91         FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.117     1.147    
    SLICE_X53Y91         FDPE (Remov_GFF2_SLICEM_C_PRE)
                                                     -0.020     1.127    design_1_i/mpsoc_ss/axi_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.125ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.331ns (20.662%)  route 1.271ns (79.338%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 52.671 - 50.000 ) 
    Source Clock Delay      (SCD):    7.168ns
    Clock Pessimism Removal (CPR):    4.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.372ns (routing 0.498ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.454ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.468     5.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.372     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y163        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     7.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.210     7.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X96Y163        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.300     7.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y162        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     8.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.761     8.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X94Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.026    51.491    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.156    52.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X94Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.325    56.996    
                         clock uncertainty           -0.035    56.961    
    SLICE_X94Y118        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    56.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         56.895    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                 48.125    

Slack (MET) :             48.125ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.331ns (20.662%)  route 1.271ns (79.338%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 52.671 - 50.000 ) 
    Source Clock Delay      (SCD):    7.168ns
    Clock Pessimism Removal (CPR):    4.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.372ns (routing 0.498ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.454ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.468     5.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.372     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y163        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     7.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.210     7.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X96Y163        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.300     7.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y162        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     8.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.761     8.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X94Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.026    51.491    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.156    52.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X94Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.325    56.996    
                         clock uncertainty           -0.035    56.961    
    SLICE_X94Y118        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    56.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         56.895    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                 48.125    

Slack (MET) :             48.125ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.331ns (20.662%)  route 1.271ns (79.338%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 52.671 - 50.000 ) 
    Source Clock Delay      (SCD):    7.168ns
    Clock Pessimism Removal (CPR):    4.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.372ns (routing 0.498ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.454ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.468     5.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.372     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y163        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     7.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.210     7.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X96Y163        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.300     7.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y162        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     8.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.761     8.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X94Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.026    51.491    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.156    52.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X94Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.325    56.996    
                         clock uncertainty           -0.035    56.961    
    SLICE_X94Y118        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    56.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         56.895    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                 48.125    

Slack (MET) :             48.125ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.331ns (20.662%)  route 1.271ns (79.338%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 52.671 - 50.000 ) 
    Source Clock Delay      (SCD):    7.168ns
    Clock Pessimism Removal (CPR):    4.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.372ns (routing 0.498ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.454ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.468     5.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.372     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y163        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     7.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.210     7.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X96Y163        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.300     7.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y162        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     8.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.761     8.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X94Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.026    51.491    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.156    52.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X94Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.325    56.996    
                         clock uncertainty           -0.035    56.961    
    SLICE_X94Y118        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    56.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         56.895    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                 48.125    

Slack (MET) :             48.125ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.331ns (20.662%)  route 1.271ns (79.338%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 52.671 - 50.000 ) 
    Source Clock Delay      (SCD):    7.168ns
    Clock Pessimism Removal (CPR):    4.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.372ns (routing 0.498ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.454ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.468     5.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.372     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y163        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     7.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.210     7.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X96Y163        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.300     7.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y162        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     8.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.761     8.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X94Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.026    51.491    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.156    52.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X94Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.325    56.996    
                         clock uncertainty           -0.035    56.961    
    SLICE_X94Y118        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    56.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         56.895    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                 48.125    

Slack (MET) :             48.125ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.331ns (20.662%)  route 1.271ns (79.338%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 52.671 - 50.000 ) 
    Source Clock Delay      (SCD):    7.168ns
    Clock Pessimism Removal (CPR):    4.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.372ns (routing 0.498ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.454ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.468     5.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.372     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y163        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     7.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.210     7.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X96Y163        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.300     7.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y162        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     8.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.761     8.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X94Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.026    51.491    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.156    52.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X94Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.325    56.996    
                         clock uncertainty           -0.035    56.961    
    SLICE_X94Y118        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    56.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         56.895    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                 48.125    

Slack (MET) :             48.125ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.331ns (20.662%)  route 1.271ns (79.338%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 52.671 - 50.000 ) 
    Source Clock Delay      (SCD):    7.168ns
    Clock Pessimism Removal (CPR):    4.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.372ns (routing 0.498ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.454ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.468     5.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.372     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y163        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     7.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.210     7.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X96Y163        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.300     7.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y162        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     8.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.761     8.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X94Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.026    51.491    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.156    52.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X94Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.325    56.996    
                         clock uncertainty           -0.035    56.961    
    SLICE_X94Y118        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    56.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         56.895    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                 48.125    

Slack (MET) :             48.166ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.331ns (21.272%)  route 1.225ns (78.728%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 52.666 - 50.000 ) 
    Source Clock Delay      (SCD):    7.168ns
    Clock Pessimism Removal (CPR):    4.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.372ns (routing 0.498ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.454ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.468     5.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.372     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y163        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     7.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.210     7.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X96Y163        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.300     7.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y162        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     8.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.715     8.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X94Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.026    51.491    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.151    52.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X94Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.325    56.991    
                         clock uncertainty           -0.035    56.956    
    SLICE_X94Y119        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    56.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         56.890    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                 48.166    

Slack (MET) :             48.166ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.331ns (21.272%)  route 1.225ns (78.728%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 52.666 - 50.000 ) 
    Source Clock Delay      (SCD):    7.168ns
    Clock Pessimism Removal (CPR):    4.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.372ns (routing 0.498ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.454ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.468     5.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.372     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y163        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     7.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.210     7.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X96Y163        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.300     7.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y162        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     8.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.715     8.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X94Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.026    51.491    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.151    52.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X94Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.325    56.991    
                         clock uncertainty           -0.035    56.956    
    SLICE_X94Y119        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    56.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         56.890    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                 48.166    

Slack (MET) :             48.166ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.331ns (21.272%)  route 1.225ns (78.728%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 52.666 - 50.000 ) 
    Source Clock Delay      (SCD):    7.168ns
    Clock Pessimism Removal (CPR):    4.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.372ns (routing 0.498ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.454ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.468     5.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.372     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y163        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     7.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.210     7.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X96Y163        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.300     7.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y162        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     8.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.715     8.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X94Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.026    51.491    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.151    52.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X94Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.325    56.991    
                         clock uncertainty           -0.035    56.956    
    SLICE_X94Y119        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    56.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         56.890    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                 48.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.179ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    4.178ns
  Clock Net Delay (Source):      0.731ns (routing 0.273ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.831ns (routing 0.305ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.778     1.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.731     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y101        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.030 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.074     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X95Y101        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.029     5.329    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.831     6.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X95Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -4.178     2.001    
    SLICE_X95Y101        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.179ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    4.178ns
  Clock Net Delay (Source):      0.731ns (routing 0.273ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.831ns (routing 0.305ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.778     1.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.731     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y101        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.030 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.074     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X95Y101        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.029     5.329    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.831     6.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X95Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -4.178     2.001    
    SLICE_X95Y101        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.179ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    4.178ns
  Clock Net Delay (Source):      0.731ns (routing 0.273ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.831ns (routing 0.305ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.778     1.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.731     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y101        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.030 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.074     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X95Y101        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.029     5.329    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.831     6.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X95Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -4.178     2.001    
    SLICE_X95Y101        FDPE (Remov_BFF_SLICEL_C_PRE)
                                                     -0.020     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.179ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    4.178ns
  Clock Net Delay (Source):      0.731ns (routing 0.273ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.831ns (routing 0.305ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.778     1.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.731     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y101        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.030 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.074     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X95Y101        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.029     5.329    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.831     6.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X95Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -4.178     2.001    
    SLICE_X95Y101        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.179ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    4.178ns
  Clock Net Delay (Source):      0.731ns (routing 0.273ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.831ns (routing 0.305ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.778     1.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.731     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y101        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.030 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.074     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X95Y101        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.029     5.329    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.831     6.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X95Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -4.178     2.001    
    SLICE_X95Y101        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.179ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    4.178ns
  Clock Net Delay (Source):      0.731ns (routing 0.273ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.831ns (routing 0.305ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.778     1.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.731     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y101        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.030 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.074     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X95Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.029     5.329    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.831     6.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X95Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -4.178     2.001    
    SLICE_X95Y101        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.170ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    4.143ns
  Clock Net Delay (Source):      0.731ns (routing 0.273ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.822ns (routing 0.305ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.778     1.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.731     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y101        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.030 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.102     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X92Y101        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.029     5.329    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.822     6.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X92Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -4.143     2.027    
    SLICE_X92Y101        FDPE (Remov_HFF_SLICEL_C_PRE)
                                                     -0.020     2.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.170ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    4.143ns
  Clock Net Delay (Source):      0.731ns (routing 0.273ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.822ns (routing 0.305ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.778     1.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.731     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y101        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.030 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.102     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X92Y101        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.029     5.329    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.822     6.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X92Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -4.143     2.027    
    SLICE_X92Y101        FDPE (Remov_GFF_SLICEL_C_PRE)
                                                     -0.020     2.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.170ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    4.143ns
  Clock Net Delay (Source):      0.731ns (routing 0.273ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.822ns (routing 0.305ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.778     1.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.731     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y101        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.030 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.102     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X92Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.029     5.329    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.822     6.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X92Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -4.143     2.027    
    SLICE_X92Y101        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.170ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    4.143ns
  Clock Net Delay (Source):      0.731ns (routing 0.273ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.822ns (routing 0.305ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.778     1.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.731     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y101        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.030 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.102     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X92Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.029     5.329    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.822     6.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X92Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -4.143     2.027    
    SLICE_X92Y101        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout2
  To Clock:  mmcm_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        1.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.999ns  (mmcm_clkout2 rise@3.999ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.080ns (4.215%)  route 1.818ns (95.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 8.490 - 3.999 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.425ns (routing 0.171ns, distribution 1.254ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.155ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.965    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.993 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.425     4.418    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X64Y16         FDPE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.498 f  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.818     6.316    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X66Y39         FDPE                                         f  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      3.999     3.999 r  
    H9                                                0.000     3.999 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.999    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     4.557 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.597    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.597 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.883    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     6.496    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     7.126 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.342    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.366 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.124     8.490    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X66Y39         FDPE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.289     8.202    
                         clock uncertainty           -0.053     8.148    
    SLICE_X66Y39         FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.066     8.082    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.082    
                         arrival time                          -6.316    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.999ns  (mmcm_clkout2 rise@3.999ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.080ns (4.215%)  route 1.818ns (95.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 8.490 - 3.999 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.425ns (routing 0.171ns, distribution 1.254ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.155ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.965    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.993 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.425     4.418    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X64Y16         FDPE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.498 f  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.818     6.316    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X66Y39         FDPE                                         f  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      3.999     3.999 r  
    H9                                                0.000     3.999 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.999    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     4.557 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.597    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.597 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.883    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     6.496    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     7.126 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.342    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.366 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.124     8.490    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X66Y39         FDPE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.289     8.202    
                         clock uncertainty           -0.053     8.148    
    SLICE_X66Y39         FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     8.082    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.082    
                         arrival time                          -6.316    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.999ns  (mmcm_clkout2 rise@3.999ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.080ns (4.215%)  route 1.818ns (95.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 8.490 - 3.999 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.425ns (routing 0.171ns, distribution 1.254ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.155ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.965    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.993 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.425     4.418    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X64Y16         FDPE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.498 f  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.818     6.316    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X66Y39         FDPE                                         f  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      3.999     3.999 r  
    H9                                                0.000     3.999 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.999    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     4.557 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.597    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.597 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.883    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     6.496    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     7.126 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.342    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.366 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.124     8.490    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X66Y39         FDPE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.289     8.202    
                         clock uncertainty           -0.053     8.148    
    SLICE_X66Y39         FDPE (Recov_BFF_SLICEL_C_PRE)
                                                     -0.066     8.082    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          8.082    
                         arrival time                          -6.316    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.999ns  (mmcm_clkout2 rise@3.999ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.080ns (4.215%)  route 1.818ns (95.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 8.490 - 3.999 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.425ns (routing 0.171ns, distribution 1.254ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.155ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.965    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.993 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.425     4.418    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X64Y16         FDPE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.498 f  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.818     6.316    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X66Y39         FDCE                                         f  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      3.999     3.999 r  
    H9                                                0.000     3.999 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.999    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     4.557 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.597    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.597 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.883    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     6.496    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     7.126 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.342    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.366 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.124     8.490    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X66Y39         FDCE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.289     8.202    
                         clock uncertainty           -0.053     8.148    
    SLICE_X66Y39         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066     8.082    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.082    
                         arrival time                          -6.316    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.999ns  (mmcm_clkout2 rise@3.999ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.080ns (4.215%)  route 1.818ns (95.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 8.490 - 3.999 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.425ns (routing 0.171ns, distribution 1.254ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.155ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.965    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.993 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.425     4.418    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X64Y16         FDPE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.498 f  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.818     6.316    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X66Y39         FDCE                                         f  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      3.999     3.999 r  
    H9                                                0.000     3.999 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.999    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     4.557 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.597    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.597 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.883    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     6.496    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     7.126 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.342    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.366 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.124     8.490    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X66Y39         FDCE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.289     8.202    
                         clock uncertainty           -0.053     8.148    
    SLICE_X66Y39         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     8.082    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.082    
                         arrival time                          -6.316    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.999ns  (mmcm_clkout2 rise@3.999ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.080ns (4.215%)  route 1.818ns (95.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 8.490 - 3.999 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.425ns (routing 0.171ns, distribution 1.254ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.155ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.965    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.993 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.425     4.418    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X64Y16         FDPE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.498 f  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.818     6.316    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X66Y39         FDCE                                         f  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      3.999     3.999 r  
    H9                                                0.000     3.999 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.999    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     4.557 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.597    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.597 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.883    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     6.496    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     7.126 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.342    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.366 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.124     8.490    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X66Y39         FDCE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.289     8.202    
                         clock uncertainty           -0.053     8.148    
    SLICE_X66Y39         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     8.082    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          8.082    
                         arrival time                          -6.316    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.999ns  (mmcm_clkout2 rise@3.999ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.080ns (4.217%)  route 1.817ns (95.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.493ns = ( 8.492 - 3.999 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.425ns (routing 0.171ns, distribution 1.254ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.155ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.965    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.993 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.425     4.418    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X64Y16         FDPE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.498 f  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.817     6.315    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X66Y39         FDPE                                         f  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      3.999     3.999 r  
    H9                                                0.000     3.999 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.999    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     4.557 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.597    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.597 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.883    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     6.496    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     7.126 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.342    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.366 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.126     8.492    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X66Y39         FDPE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.289     8.204    
                         clock uncertainty           -0.053     8.150    
    SLICE_X66Y39         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066     8.084    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          8.084    
                         arrival time                          -6.315    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.999ns  (mmcm_clkout2 rise@3.999ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.080ns (4.217%)  route 1.817ns (95.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.493ns = ( 8.492 - 3.999 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.425ns (routing 0.171ns, distribution 1.254ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.155ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.965    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.993 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.425     4.418    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X64Y16         FDPE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.498 f  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.817     6.315    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X66Y39         FDPE                                         f  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      3.999     3.999 r  
    H9                                                0.000     3.999 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.999    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     4.557 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.597    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.597 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.883    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     6.496    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     7.126 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.342    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.366 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.126     8.492    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X66Y39         FDPE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.289     8.204    
                         clock uncertainty           -0.053     8.150    
    SLICE_X66Y39         FDPE (Recov_HFF2_SLICEL_C_PRE)
                                                     -0.066     8.084    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          8.084    
                         arrival time                          -6.315    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.999ns  (mmcm_clkout2 rise@3.999ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.080ns (4.217%)  route 1.817ns (95.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.493ns = ( 8.492 - 3.999 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.425ns (routing 0.171ns, distribution 1.254ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.155ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.965    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.993 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.425     4.418    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X64Y16         FDPE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.498 f  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.817     6.315    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_1
    SLICE_X66Y39         FDPE                                         f  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      3.999     3.999 r  
    H9                                                0.000     3.999 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.999    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     4.557 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.597    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.597 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.883    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     6.496    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     7.126 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.342    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.366 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.126     8.492    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X66Y39         FDPE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.289     8.204    
                         clock uncertainty           -0.053     8.150    
    SLICE_X66Y39         FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.066     8.084    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.084    
                         arrival time                          -6.315    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.999ns  (mmcm_clkout2 rise@3.999ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.080ns (4.217%)  route 1.817ns (95.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.493ns = ( 8.492 - 3.999 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.425ns (routing 0.171ns, distribution 1.254ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.155ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.965    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.993 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.425     4.418    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X64Y16         FDPE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.498 f  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.817     6.315    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_1
    SLICE_X66Y39         FDPE                                         f  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      3.999     3.999 r  
    H9                                                0.000     3.999 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     3.999    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     4.557 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.597    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.597 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     4.883    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.907 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589     6.496    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     7.126 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     7.342    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.366 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       1.126     8.492    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X66Y39         FDPE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.289     8.204    
                         clock uncertainty           -0.053     8.150    
    SLICE_X66Y39         FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.066     8.084    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          8.084    
                         arrival time                          -6.315    
  -------------------------------------------------------------------
                         slack                                  1.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout2 rise@0.000ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.676%)  route 0.097ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.697ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Net Delay (Source):      0.788ns (routing 0.096ns, distribution 0.692ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.108ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.981     1.516    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.746 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.892    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.909 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       0.788     2.697    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X61Y84         FDPE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.736 f  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.097     2.833    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X60Y84         FDCE                                         f  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.102     1.792    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.497 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.663    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.682 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       0.911     2.593    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X60Y84         FDCE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.170     2.763    
    SLICE_X60Y84         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.743    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout2 rise@0.000ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.676%)  route 0.097ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.697ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Net Delay (Source):      0.788ns (routing 0.096ns, distribution 0.692ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.108ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.981     1.516    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.746 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.892    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.909 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       0.788     2.697    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X61Y84         FDPE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.736 f  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.097     2.833    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X60Y84         FDCE                                         f  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.102     1.792    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.497 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.663    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.682 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       0.911     2.593    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X60Y84         FDCE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.170     2.763    
    SLICE_X60Y84         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.743    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout2 rise@0.000ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.676%)  route 0.097ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    2.697ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Net Delay (Source):      0.788ns (routing 0.096ns, distribution 0.692ns)
  Clock Net Delay (Destination): 0.907ns (routing 0.108ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.981     1.516    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.746 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.892    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.909 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       0.788     2.697    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X61Y84         FDPE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.736 f  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.097     2.833    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X60Y84         FDPE                                         f  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.102     1.792    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.497 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.663    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.682 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       0.907     2.589    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X60Y84         FDPE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.170     2.759    
    SLICE_X60Y84         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     2.739    design_1_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout2 rise@0.000ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.041ns (30.147%)  route 0.095ns (69.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Net Delay (Source):      0.827ns (routing 0.096ns, distribution 0.731ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.108ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.981     1.516    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.746 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.892    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.909 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       0.827     2.736    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X55Y233        FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y233        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.777 f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.095     2.872    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y233        FDPE                                         f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.102     1.792    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.497 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.663    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.682 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       0.935     2.617    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X52Y233        FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.170     2.787    
    SLICE_X52Y233        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     2.767    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout2 rise@0.000ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.041ns (30.147%)  route 0.095ns (69.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Net Delay (Source):      0.827ns (routing 0.096ns, distribution 0.731ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.108ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.981     1.516    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.746 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.892    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.909 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       0.827     2.736    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X55Y233        FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y233        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.777 f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.095     2.872    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y233        FDCE                                         f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.102     1.792    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.497 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.663    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.682 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       0.935     2.617    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X52Y233        FDCE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.170     2.787    
    SLICE_X52Y233        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     2.767    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout2 rise@0.000ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.041ns (30.147%)  route 0.095ns (69.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Net Delay (Source):      0.827ns (routing 0.096ns, distribution 0.731ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.108ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.981     1.516    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.746 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.892    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.909 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       0.827     2.736    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X55Y233        FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y233        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.777 f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.095     2.872    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y233        FDCE                                         f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.102     1.792    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.497 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.663    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.682 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       0.935     2.617    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X52Y233        FDCE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.170     2.787    
    SLICE_X52Y233        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     2.767    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout2 rise@0.000ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.041ns (30.147%)  route 0.095ns (69.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Net Delay (Source):      0.827ns (routing 0.096ns, distribution 0.731ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.108ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.981     1.516    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.746 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.892    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.909 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       0.827     2.736    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X55Y233        FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y233        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.777 f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.095     2.872    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y233        FDCE                                         f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.102     1.792    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.497 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.663    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.682 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       0.935     2.617    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X52Y233        FDCE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.170     2.787    
    SLICE_X52Y233        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     2.767    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout2 rise@0.000ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.041ns (30.147%)  route 0.095ns (69.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Net Delay (Source):      0.827ns (routing 0.096ns, distribution 0.731ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.108ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.981     1.516    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.746 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.892    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.909 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       0.827     2.736    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X55Y233        FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y233        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.777 f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.095     2.872    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y233        FDCE                                         f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.102     1.792    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.497 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.663    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.682 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       0.935     2.617    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X52Y233        FDCE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.170     2.787    
    SLICE_X52Y233        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     2.767    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout2 rise@0.000ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.041ns (30.147%)  route 0.095ns (69.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Net Delay (Source):      0.827ns (routing 0.096ns, distribution 0.731ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.108ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.981     1.516    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.746 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.892    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.909 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       0.827     2.736    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X55Y233        FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y233        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.777 f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.095     2.872    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y233        FDCE                                         f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.102     1.792    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.497 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.663    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.682 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       0.935     2.617    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X52Y233        FDCE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.170     2.787    
    SLICE_X52Y233        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     2.767    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Destination:            design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout2  {rise@0.000ns fall@2.000ns period=3.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout2 rise@0.000ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.041ns (30.147%)  route 0.095ns (69.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Net Delay (Source):      0.827ns (routing 0.096ns, distribution 0.731ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.108ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.981     1.516    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.746 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.892    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.909 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       0.827     2.736    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X55Y233        FDPE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y233        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.777 f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.095     2.872    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y233        FDCE                                         f  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.102     1.792    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.497 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.663    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.682 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=11709, routed)       0.935     2.617    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X52Y233        FDCE                                         r  design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.170     2.787    
    SLICE_X52Y233        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.767    design_1_i/mpsoc_ss/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.106    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       12.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.313ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.330ns  (mmcm_clkout5 rise@13.330ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.076ns (9.360%)  route 0.736ns (90.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 18.109 - 13.330 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.606ns (routing 0.696ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.421ns (routing 0.632ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.954    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.982 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.606     4.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X96Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y109        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.664 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.736     5.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X91Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.330    13.330 r  
    H9                                                0.000    13.330 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000    13.330    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558    13.888 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.928    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.928 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    14.214    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.238 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589    15.827    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    16.457 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207    16.664    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.688 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.421    18.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X91Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism             -0.269    17.840    
                         clock uncertainty           -0.061    17.779    
    SLICE_X91Y111        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    17.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         17.713    
                         arrival time                          -5.400    
  -------------------------------------------------------------------
                         slack                                 12.313    

Slack (MET) :             12.313ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.330ns  (mmcm_clkout5 rise@13.330ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.076ns (9.360%)  route 0.736ns (90.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 18.109 - 13.330 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.606ns (routing 0.696ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.421ns (routing 0.632ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.954    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.982 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.606     4.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X96Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y109        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.664 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.736     5.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X92Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.330    13.330 r  
    H9                                                0.000    13.330 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000    13.330    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558    13.888 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.928    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.928 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    14.214    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.238 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589    15.827    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    16.457 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207    16.664    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.688 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.421    18.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X92Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism             -0.269    17.840    
                         clock uncertainty           -0.061    17.779    
    SLICE_X92Y111        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    17.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         17.713    
                         arrival time                          -5.400    
  -------------------------------------------------------------------
                         slack                                 12.313    

Slack (MET) :             12.313ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.330ns  (mmcm_clkout5 rise@13.330ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.076ns (9.360%)  route 0.736ns (90.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 18.109 - 13.330 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.606ns (routing 0.696ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.421ns (routing 0.632ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.954    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.982 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.606     4.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X96Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y109        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.664 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.736     5.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X91Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.330    13.330 r  
    H9                                                0.000    13.330 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000    13.330    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558    13.888 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.928    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.928 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    14.214    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.238 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589    15.827    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    16.457 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207    16.664    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.688 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.421    18.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X91Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.269    17.840    
                         clock uncertainty           -0.061    17.779    
    SLICE_X91Y111        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    17.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         17.713    
                         arrival time                          -5.400    
  -------------------------------------------------------------------
                         slack                                 12.313    

Slack (MET) :             12.313ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.330ns  (mmcm_clkout5 rise@13.330ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.076ns (9.360%)  route 0.736ns (90.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 18.109 - 13.330 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.606ns (routing 0.696ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.421ns (routing 0.632ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.954    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.982 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.606     4.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X96Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y109        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.664 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.736     5.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X91Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.330    13.330 r  
    H9                                                0.000    13.330 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000    13.330    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558    13.888 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.928    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.928 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    14.214    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.238 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589    15.827    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    16.457 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207    16.664    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.688 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.421    18.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X91Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism             -0.269    17.840    
                         clock uncertainty           -0.061    17.779    
    SLICE_X91Y111        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    17.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         17.713    
                         arrival time                          -5.400    
  -------------------------------------------------------------------
                         slack                                 12.313    

Slack (MET) :             12.316ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.330ns  (mmcm_clkout5 rise@13.330ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.076ns (9.371%)  route 0.735ns (90.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 18.111 - 13.330 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.606ns (routing 0.696ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.632ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.954    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.982 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.606     4.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X96Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y109        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.664 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.735     5.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X91Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.330    13.330 r  
    H9                                                0.000    13.330 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000    13.330    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558    13.888 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.928    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.928 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    14.214    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.238 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589    15.827    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    16.457 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207    16.664    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.688 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.423    18.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X91Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism             -0.269    17.842    
                         clock uncertainty           -0.061    17.781    
    SLICE_X91Y111        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    17.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         17.715    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                 12.316    

Slack (MET) :             12.316ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.330ns  (mmcm_clkout5 rise@13.330ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.076ns (9.371%)  route 0.735ns (90.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 18.111 - 13.330 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.606ns (routing 0.696ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.632ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.954    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.982 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.606     4.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X96Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y109        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.664 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.735     5.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X91Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.330    13.330 r  
    H9                                                0.000    13.330 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000    13.330    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558    13.888 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.928    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.928 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    14.214    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.238 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589    15.827    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    16.457 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207    16.664    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.688 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.423    18.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X91Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism             -0.269    17.842    
                         clock uncertainty           -0.061    17.781    
    SLICE_X91Y111        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    17.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         17.715    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                 12.316    

Slack (MET) :             12.316ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.330ns  (mmcm_clkout5 rise@13.330ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.076ns (9.371%)  route 0.735ns (90.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 18.111 - 13.330 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.606ns (routing 0.696ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.632ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.954    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.982 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.606     4.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X96Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y109        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.664 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.735     5.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X91Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.330    13.330 r  
    H9                                                0.000    13.330 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000    13.330    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558    13.888 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.928    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.928 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    14.214    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.238 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589    15.827    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    16.457 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207    16.664    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.688 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.423    18.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X91Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism             -0.269    17.842    
                         clock uncertainty           -0.061    17.781    
    SLICE_X91Y111        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    17.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         17.715    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                 12.316    

Slack (MET) :             12.316ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.330ns  (mmcm_clkout5 rise@13.330ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.076ns (9.371%)  route 0.735ns (90.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 18.111 - 13.330 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.606ns (routing 0.696ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.632ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.954    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.982 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.606     4.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X96Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y109        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.664 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.735     5.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X92Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.330    13.330 r  
    H9                                                0.000    13.330 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000    13.330    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558    13.888 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.928    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.928 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    14.214    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.238 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589    15.827    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    16.457 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207    16.664    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.688 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.423    18.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X92Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.269    17.842    
                         clock uncertainty           -0.061    17.781    
    SLICE_X92Y111        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    17.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         17.715    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                 12.316    

Slack (MET) :             12.416ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.330ns  (mmcm_clkout5 rise@13.330ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.180ns (25.788%)  route 0.518ns (74.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 18.106 - 13.330 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.614ns (routing 0.696ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.418ns (routing 0.632ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.954    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.982 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.614     4.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y107        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.677 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.244     4.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X95Y107        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     5.020 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.274     5.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X96Y106        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.330    13.330 r  
    H9                                                0.000    13.330 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000    13.330    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558    13.888 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.928    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.928 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    14.214    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.238 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589    15.827    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    16.457 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207    16.664    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.688 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.418    18.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y106        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.269    17.837    
                         clock uncertainty           -0.061    17.776    
    SLICE_X96Y106        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066    17.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.710    
                         arrival time                          -5.294    
  -------------------------------------------------------------------
                         slack                                 12.416    

Slack (MET) :             12.416ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.330ns  (mmcm_clkout5 rise@13.330ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.180ns (25.788%)  route 0.518ns (74.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 18.106 - 13.330 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.614ns (routing 0.696ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.418ns (routing 0.632ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.042    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.775     2.845    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.718 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.954    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.982 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.614     4.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y107        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.677 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.244     4.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X95Y107        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     5.020 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.274     5.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X96Y106        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.330    13.330 r  
    H9                                                0.000    13.330 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000    13.330    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558    13.888 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.928    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.928 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    14.214    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.238 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.589    15.827    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    16.457 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207    16.664    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.688 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.418    18.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y106        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.269    17.837    
                         clock uncertainty           -0.061    17.776    
    SLICE_X96Y106        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.066    17.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.710    
                         arrival time                          -5.294    
  -------------------------------------------------------------------
                         slack                                 12.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Net Delay (Source):      0.888ns (routing 0.385ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.432ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.981     1.516    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.746 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.140     1.886    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.903 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.888     2.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y99         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.094     2.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X92Y99         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.102     1.792    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     1.497 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.159     1.656    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.675 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.007     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.155     2.836    
    SLICE_X92Y99         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     2.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.816    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Net Delay (Source):      0.893ns (routing 0.385ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.432ns, distribution 0.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.981     1.516    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.746 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.140     1.886    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.903 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.893     2.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X91Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y113        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.835 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.100     2.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X89Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.102     1.792    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     1.497 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.159     1.656    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.675 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.016     2.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X89Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.155     2.845    
    SLICE_X89Y113        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     2.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.040ns (24.540%)  route 0.123ns (75.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Net Delay (Source):      0.888ns (routing 0.385ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.432ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.981     1.516    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.746 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.140     1.886    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.903 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.888     2.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X91Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y99         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.831 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.123     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X90Y101        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.102     1.792    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     1.497 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.159     1.656    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.675 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.011     2.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X90Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.155     2.840    
    SLICE_X90Y101        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.040ns (24.540%)  route 0.123ns (75.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Net Delay (Source):      0.888ns (routing 0.385ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.432ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.981     1.516    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.746 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.140     1.886    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.903 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.888     2.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X91Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y99         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.831 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.123     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X90Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.102     1.792    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     1.497 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.159     1.656    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.675 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.011     2.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X90Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.155     2.840    
    SLICE_X90Y101        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.040ns (24.540%)  route 0.123ns (75.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Net Delay (Source):      0.888ns (routing 0.385ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.432ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.981     1.516    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.746 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.140     1.886    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.903 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.888     2.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X91Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y99         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.831 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.123     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X90Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.102     1.792    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     1.497 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.159     1.656    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.675 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.011     2.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X90Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.155     2.840    
    SLICE_X90Y101        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.040ns (24.540%)  route 0.123ns (75.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Net Delay (Source):      0.888ns (routing 0.385ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.432ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.981     1.516    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.746 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.140     1.886    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.903 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.888     2.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X91Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y99         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.831 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.123     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X90Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.102     1.792    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     1.497 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.159     1.656    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.675 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.011     2.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X90Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.155     2.840    
    SLICE_X90Y101        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.040ns (24.540%)  route 0.123ns (75.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Net Delay (Source):      0.888ns (routing 0.385ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.432ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.981     1.516    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.746 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.140     1.886    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.903 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.888     2.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X91Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y99         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.831 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.123     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X90Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.102     1.792    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     1.497 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.159     1.656    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.675 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.011     2.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X90Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.155     2.840    
    SLICE_X90Y101        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.040ns (24.540%)  route 0.123ns (75.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Net Delay (Source):      0.888ns (routing 0.385ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.432ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.981     1.516    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.746 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.140     1.886    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.903 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.888     2.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X91Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y99         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.831 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.123     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X90Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.102     1.792    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     1.497 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.159     1.656    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.675 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.011     2.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X90Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.155     2.840    
    SLICE_X90Y101        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.040ns (24.540%)  route 0.123ns (75.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Net Delay (Source):      0.888ns (routing 0.385ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.432ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.981     1.516    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.746 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.140     1.886    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.903 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.888     2.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X91Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y99         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.831 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.123     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X90Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.102     1.792    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     1.497 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.159     1.656    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.675 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.011     2.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X90Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.155     2.840    
    SLICE_X90Y101        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.665ns period=13.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.040ns (24.540%)  route 0.123ns (75.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Net Delay (Source):      0.888ns (routing 0.385ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.432ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.518    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.981     1.516    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.746 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.140     1.886    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.903 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.888     2.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X91Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y99         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.831 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.123     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X90Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  mig_sys_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.671    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y123        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.102     1.792    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     1.497 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.159     1.656    design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.675 r  design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.011     2.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X90Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.155     2.840    
    SLICE_X90Y101        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.134    





