strict digraph "" {
	node [label="\N"];
	"331:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79df516110>",
		fillcolor=springgreen,
		label="331:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"331:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79df5163d0>",
		fillcolor=firebrick,
		label="331:NS
pwm_ff_2 <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79df5163d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"331:IF" -> "331:NS"	 [cond="['rst_i']",
		label=rst_i,
		lineno=331];
	"332:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79df516210>",
		fillcolor=firebrick,
		label="332:NS
pwm_ff_2 <= pwm_ff_1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79df516210>]",
		style=filled,
		typ=NonblockingSubstitution];
	"331:IF" -> "332:NS"	 [cond="['rst_i']",
		label="!(rst_i)",
		lineno=331];
	"Leaf_329:AL"	 [def_var="['pwm_ff_2']",
		label="Leaf_329:AL"];
	"329:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f79df516590>",
		clk_sens=True,
		fillcolor=gold,
		label="329:AL",
		sens="['clk_i']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst_i', 'pwm_ff_1']"];
	"330:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f79df516690>",
		fillcolor=turquoise,
		label="330:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"329:AL" -> "330:BL"	 [cond="[]",
		lineno=None];
	"331:NS" -> "Leaf_329:AL"	 [cond="[]",
		lineno=None];
	"332:NS" -> "Leaf_329:AL"	 [cond="[]",
		lineno=None];
	"330:BL" -> "331:IF"	 [cond="[]",
		lineno=None];
}
