###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro04)
#  Generated on:      Sat May  7 14:24:05 2022
#  Design:            top
#  Command:           opt_design -pre_cts
###############################################################
Path 1: MET (0.308 ns) Clock Gating Setup Check with Pin top_INST/RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST4/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          2.292
            Slack:=          0.308
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                               (ns)    (ns)   Given     (ns)  
#                                                                                                 To           
#                                                                                              Start           
#                                                                                              Point           
#------------------------------------------------------------------------------------------------------------
  CLK                                  -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                  -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y              -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                -      -       -     (net)          73      -       -       -        -  
  top_INST/RC_CG_HIER_INST4/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.200   0.238   2.055    4.892  
  top_INST/RC_CG_HIER_INST4/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/RC_CG_HIER_INST4/g12/B      -      B       F     AND2X1          1  0.100   0.000       -    4.892  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                           (ns)    (ns)  Given     (ns)  
#                                                                                            To           
#                                                                                         Start           
#                                                                                         Point           
#-------------------------------------------------------------------------------------------------------
  CLK                              -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                              -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y          -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                            -      -       -     (net)          73      -       -      -        -  
  top_INST/RC_CG_HIER_INST4/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#-------------------------------------------------------------------------------------------------------
Path 2: MET (0.363 ns) Clock Gating Setup Check with Pin top_INST/RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST3/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          2.237
            Slack:=          0.363
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                               (ns)    (ns)   Given     (ns)  
#                                                                                                 To           
#                                                                                              Start           
#                                                                                              Point           
#------------------------------------------------------------------------------------------------------------
  CLK                                  -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                  -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y              -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                -      -       -     (net)          73      -       -       -        -  
  top_INST/RC_CG_HIER_INST3/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.200   0.223   2.014    4.837  
  top_INST/RC_CG_HIER_INST3/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/RC_CG_HIER_INST3/g12/B      -      B       F     AND2X1          1  0.085   0.000       -    4.837  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                           (ns)    (ns)  Given     (ns)  
#                                                                                            To           
#                                                                                         Start           
#                                                                                         Point           
#-------------------------------------------------------------------------------------------------------
  CLK                              -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                              -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y          -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                            -      -       -     (net)          73      -       -      -        -  
  top_INST/RC_CG_HIER_INST3/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#-------------------------------------------------------------------------------------------------------
Path 3: MET (1.399 ns) Clock Gating Setup Check with Pin top_INST/RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST2/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          1.201
            Slack:=          1.399
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                               (ns)    (ns)   Given     (ns)  
#                                                                                                 To           
#                                                                                              Start           
#                                                                                              Point           
#------------------------------------------------------------------------------------------------------------
  CLK                                  -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                  -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y              -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                -      -       -     (net)          73      -       -       -        -  
  top_INST/RC_CG_HIER_INST2/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.200   0.231   0.970    3.801  
  top_INST/RC_CG_HIER_INST2/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/RC_CG_HIER_INST2/g12/B      -      B       F     AND2X1          1  0.093   0.000       -    3.801  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                           (ns)    (ns)  Given     (ns)  
#                                                                                            To           
#                                                                                         Start           
#                                                                                         Point           
#-------------------------------------------------------------------------------------------------------
  CLK                              -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                              -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y          -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                            -      -       -     (net)          73      -       -      -        -  
  top_INST/RC_CG_HIER_INST2/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#-------------------------------------------------------------------------------------------------------
Path 4: MET (1.524 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST10/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_RC_CG_HIER_INST10/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          1.076
            Slack:=          1.524
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                         (ns)    (ns)   Given     (ns)  
#                                                                                                           To           
#                                                                                                        Start           
#                                                                                                        Point           
#----------------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                            -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                          -      -       -     (net)          73      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.200   0.208   0.867    3.676  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/g12/B      -      B       R     AND2X1          1  0.128   0.000       -    3.676  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                     (ns)    (ns)  Given     (ns)  
#                                                                                                      To           
#                                                                                                   Start           
#                                                                                                   Point           
#-----------------------------------------------------------------------------------------------------------------
  CLK                                        -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                        -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                    -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                                      -      -       -     (net)          73      -       -      -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#-----------------------------------------------------------------------------------------------------------------
Path 5: MET (1.604 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.996
            Slack:=          1.604
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                                  -      -       -     (net)          73      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.200   0.259   0.737    3.596  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12/B      -      B       R     AND2X1          1  0.206   0.001       -    3.596  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#-------------------------------------------------------------------------------------------------------------------------
Path 6: MET (1.618 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.982
            Slack:=          1.618
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                                  -      -       -     (net)          73      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.200   0.242   0.740    3.582  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g12/B      -      B       R     AND2X1          1  0.179   0.001       -    3.582  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#-------------------------------------------------------------------------------------------------------------------------
Path 7: MET (1.619 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.981
            Slack:=          1.619
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                                  -      -       -     (net)          73      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.200   0.253   0.728    3.581  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g12/B      -      B       R     AND2X1          1  0.196   0.001       -    3.581  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#-------------------------------------------------------------------------------------------------------------------------
Path 8: MET (1.619 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.981
            Slack:=          1.619
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                                  -      -       -     (net)          73      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.200   0.234   0.747    3.581  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g12/B      -      B       R     AND2X1          1  0.165   0.001       -    3.581  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#-------------------------------------------------------------------------------------------------------------------------
Path 9: MET (1.625 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.975
            Slack:=          1.625
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                                  -      -       -     (net)          73      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.200   0.237   0.738    3.575  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g12/B      -      B       R     AND2X1          1  0.171   0.001       -    3.575  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#-------------------------------------------------------------------------------------------------------------------------
Path 10: MET (1.628 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.972
            Slack:=          1.628
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                                  -      -       -     (net)          73      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.200   0.246   0.726    3.572  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/B      -      B       F     AND2X1          1  0.109   0.000       -    3.572  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#-------------------------------------------------------------------------------------------------------------------------
Path 11: MET (1.630 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.970
            Slack:=          1.630
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                                  -      -       -     (net)          73      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.200   0.225   0.745    3.570  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/B      -      B       F     AND2X1          1  0.087   0.000       -    3.570  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#-------------------------------------------------------------------------------------------------------------------------
Path 12: MET (1.631 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.969
            Slack:=          1.631
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                                  -      -       -     (net)          73      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.200   0.233   0.736    3.569  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/B      -      B       F     AND2X1          1  0.094   0.000       -    3.569  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#-------------------------------------------------------------------------------------------------------------------------
Path 13: MET (1.640 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.960
            Slack:=          1.640
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                                  -      -       -     (net)          73      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.200   0.235   0.725    3.560  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12/B      -      B       F     AND2X1          1  0.097   0.000       -    3.560  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#-------------------------------------------------------------------------------------------------------------------------
Path 14: MET (1.644 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.956
            Slack:=          1.644
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                                  -      -       -     (net)          73      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.200   0.230   0.726    3.556  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g12/B      -      B       R     AND2X1          1  0.160   0.001       -    3.556  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#-------------------------------------------------------------------------------------------------------------------------
Path 15: MET (1.645 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.955
            Slack:=          1.645
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                                  -      -       -     (net)          73      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.200   0.219   0.736    3.555  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/B      -      B       F     AND2X1          1  0.081   0.000       -    3.555  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#-------------------------------------------------------------------------------------------------------------------------
Path 16: MET (1.646 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.954
            Slack:=          1.646
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                                  -      -       -     (net)          73      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.200   0.220   0.734    3.554  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/B      -      B       F     AND2X1          1  0.081   0.000       -    3.554  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#-------------------------------------------------------------------------------------------------------------------------
Path 17: MET (1.650 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.950
            Slack:=          1.650
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                                  -      -       -     (net)          73      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.200   0.218   0.732    3.550  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/B      -      B       F     AND2X1          1  0.079   0.000       -    3.550  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#-------------------------------------------------------------------------------------------------------------------------
Path 18: MET (1.653 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.947
            Slack:=          1.653
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                                  -      -       -     (net)          73      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.200   0.218   0.729    3.547  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g12/B      -      B       R     AND2X1          1  0.141   0.000       -    3.547  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#-------------------------------------------------------------------------------------------------------------------------
Path 19: MET (1.658 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.942
            Slack:=          1.658
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                                  -      -       -     (net)          73      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.200   0.215   0.728    3.542  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/B      -      B       F     AND2X1          1  0.076   0.000       -    3.542  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#-------------------------------------------------------------------------------------------------------------------------
Path 20: MET (1.665 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.935
            Slack:=          1.665
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                                  -      -       -     (net)          73      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.200   0.202   0.733    3.535  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g12/B      -      B       R     AND2X1          1  0.119   0.000       -    3.535  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#-------------------------------------------------------------------------------------------------------------------------
Path 21: MET (1.702 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.898
            Slack:=          1.702
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                                  -      -       -     (net)          73      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.200   0.214   0.684    3.498  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g12/B      -      B       R     AND2X1          1  0.135   0.000       -    3.498  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#-------------------------------------------------------------------------------------------------------------------------
Path 22: MET (1.756 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.844
            Slack:=          1.756
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                                  -      -       -     (net)          73      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.200   0.216   0.628    3.444  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/B      -      B       F     AND2X1          1  0.077   0.000       -    3.444  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#-------------------------------------------------------------------------------------------------------------------------
Path 23: MET (1.757 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.843
            Slack:=          1.757
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                                  -      -       -     (net)          73      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.200   0.217   0.626    3.443  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/B      -      B       F     AND2X1          1  0.078   0.000       -    3.443  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#-------------------------------------------------------------------------------------------------------------------------
Path 24: MET (1.782 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.818
            Slack:=          1.782
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                                  -      -       -     (net)          73      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.200   0.254   0.564    3.418  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g12/B      -      B       R     AND2X1          1  0.199   0.001       -    3.418  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#-------------------------------------------------------------------------------------------------------------------------
Path 25: MET (1.787 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.813
            Slack:=          1.787
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                                  -      -       -     (net)          73      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.200   0.251   0.562    3.413  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/B      -      B       F     AND2X1          1  0.113   0.001       -    3.413  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#-------------------------------------------------------------------------------------------------------------------------
Path 26: MET (1.819 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.781
            Slack:=          1.819
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                                  -      -       -     (net)          73      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.200   0.215   0.566    3.381  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/B      -      B       F     AND2X1          1  0.075   0.000       -    3.381  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#-------------------------------------------------------------------------------------------------------------------------
Path 27: MET (1.834 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.766
            Slack:=          1.834
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                                  -      -       -     (net)          73      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.200   0.210   0.555    3.365  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g12/B      -      B       R     AND2X1          1  0.130   0.000       -    3.365  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#-------------------------------------------------------------------------------------------------------------------------
Path 28: MET (1.838 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.762
            Slack:=          1.838
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                                  -      -       -     (net)          73      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.200   0.245   0.517    3.362  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g12/B      -      B       R     AND2X1          1  0.184   0.001       -    3.362  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#-------------------------------------------------------------------------------------------------------------------------
Path 29: MET (1.846 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.754
            Slack:=          1.846
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                                  -      -       -     (net)          73      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.200   0.195   0.559    3.354  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g12/B      -      B       R     AND2X1          1  0.108   0.000       -    3.354  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#-------------------------------------------------------------------------------------------------------------------------
Path 30: MET (1.847 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.753
            Slack:=          1.847
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                                  -      -       -     (net)          73      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.200   0.240   0.513    3.353  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/B      -      B       F     AND2X1          1  0.102   0.000       -    3.353  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#-------------------------------------------------------------------------------------------------------------------------
Path 31: MET (1.948 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST8/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_RC_CG_HIER_INST8/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.652
            Slack:=          1.948
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                        (ns)    (ns)   Given     (ns)  
#                                                                                                          To           
#                                                                                                       Start           
#                                                                                                       Point           
#---------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                           -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                       -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                         -      -       -     (net)          73      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.200   0.193   0.459    3.252  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/g12/B      -      B       R     AND2X1          1  0.104   0.000       -    3.252  
#---------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                    (ns)    (ns)  Given     (ns)  
#                                                                                                     To           
#                                                                                                  Start           
#                                                                                                  Point           
#----------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                       -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                   -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                                     -      -       -     (net)          73      -       -      -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#----------------------------------------------------------------------------------------------------------------
Path 32: MET (2.187 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST5/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST5/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.413
            Slack:=          2.187
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                        (ns)    (ns)   Given     (ns)  
#                                                                                                          To           
#                                                                                                       Start           
#                                                                                                       Point           
#---------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                           -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                       -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                         -      -       -     (net)          73      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.200   0.268   0.145    3.013  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/g12/B      -      B       F     AND2X1          1  0.130   0.001       -    3.013  
#---------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                    (ns)    (ns)  Given     (ns)  
#                                                                                                     To           
#                                                                                                  Start           
#                                                                                                  Point           
#----------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                       -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                   -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                                     -      -       -     (net)          73      -       -      -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#----------------------------------------------------------------------------------------------------------------
Path 33: MET (2.199 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST6/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST6/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.401
            Slack:=          2.199
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                        (ns)    (ns)   Given     (ns)  
#                                                                                                          To           
#                                                                                                       Start           
#                                                                                                       Point           
#---------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK     F     (arrival)       1  0.200   0.000       -    2.600  
  CLK                                           -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                       -      PAD->Y  F     ICP            73  0.200   0.000       -    2.600  
  CLK_I                                         -      -       -     (net)          73      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.200   0.268   0.133    3.001  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/g12/B      -      B       F     AND2X1          1  0.130   0.001       -    3.001  
#---------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                    (ns)    (ns)  Given     (ns)  
#                                                                                                     To           
#                                                                                                  Start           
#                                                                                                  Point           
#----------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                       -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                   -      PAD->Y  R     ICP            73  0.200   0.000      -    5.200  
  CLK_I                                     -      -       -     (net)          73      -       -      -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/g12/A  -      A       R     AND2X1         73  0.200   0.000      -    5.200  
#----------------------------------------------------------------------------------------------------------------
Path 34: MET (2.251 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST7/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST7/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.349
            Slack:=          2.251
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                       -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                         -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.349    2.948  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/g12/B      -      B       F     AND2X1          1  0.115   0.001    2.948  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                   -      PAD->Y  R     ICP            73  0.200   0.000    5.200  
  CLK_I                                     -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/g12/A  -      A       R     AND2X1         73  0.200   0.000    5.200  
#---------------------------------------------------------------------------------------------------------
Path 35: MET (2.267 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST9/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST9/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.333
            Slack:=          2.267
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                       -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                         -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.333    2.933  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/g12/B      -      B       F     AND2X1          1  0.099   0.000    2.933  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                   -      PAD->Y  R     ICP            73  0.200   0.000    5.200  
  CLK_I                                     -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/g12/A  -      A       R     AND2X1         73  0.200   0.000    5.200  
#---------------------------------------------------------------------------------------------------------
Path 36: MET (2.271 ns) Clock Gating Setup Check with Pin top_INST/RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST1/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.329
            Slack:=          2.271
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  CLK                                  -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y              -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                -      -       -     (net)          73      -       -        -  
  top_INST/RC_CG_HIER_INST1/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.200   0.329    2.929  
  top_INST/RC_CG_HIER_INST1/enl        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST1/g12/B      -      B       F     AND2X1          1  0.094   0.000    2.929  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  CLK                              -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                              -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y          -      PAD->Y  R     ICP            73  0.200   0.000    5.200  
  CLK_I                            -      -       -     (net)          73      -       -        -  
  top_INST/RC_CG_HIER_INST1/g12/A  -      A       R     AND2X1         73  0.200   0.000    5.200  
#------------------------------------------------------------------------------------------------

