// Seed: 2414804932
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri id_3,
    input wor id_4,
    input tri1 id_5,
    input tri id_6,
    input wand id_7,
    input wand id_8,
    input supply1 id_9,
    output supply0 id_10,
    input wor id_11,
    input wire id_12,
    input wand id_13,
    output tri id_14,
    input uwire id_15,
    output uwire id_16,
    output wor id_17,
    input supply1 id_18,
    output wand id_19,
    input wire id_20,
    output wand id_21
);
  assign id_10 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input logic id_3,
    input tri0 id_4,
    input tri0 id_5,
    output logic id_6,
    input tri0 id_7,
    input wire id_8,
    input wire id_9,
    output wor id_10,
    input wand id_11,
    output supply0 id_12,
    output wand id_13
);
  tri id_15;
  always @(posedge id_4 or posedge id_15) begin
    id_13 = id_9;
    force id_15.id_0 = id_3;
  end
  module_0(
      id_8,
      id_11,
      id_4,
      id_4,
      id_9,
      id_4,
      id_7,
      id_4,
      id_1,
      id_5,
      id_13,
      id_7,
      id_7,
      id_8,
      id_15,
      id_1,
      id_10,
      id_12,
      id_4,
      id_10,
      id_9,
      id_12
  );
  always @(posedge 1'b0) $display;
  tri1 id_16;
  assign id_16 = 1;
  always @(posedge id_5) begin
    id_6 <= "";
  end
endmodule
