


## Caliptra Subsystem Coverage Dashboard
This section provides an overview of the coverage for the Caliptra Subsystem (SS) and its components. Each subsystem block is linked to its coverage dashboard and notes for further insights.

| Subsystem Block      | Description                     | Link to Coverage                                                                 | Coverage Analysis Notes       | 
|----------------------|---------------------------------|---------------------------------------------------------------------------------|-------------------------------|
| **Caliptra SS Top**  | Top-level block of the Caliptra Subsystem. | [SS Top Coverage](https://chipsalliance.github.io/caliptra-cov/?path=caliptra-ss-min.zip#/) | [Coming Soon](#)              |
| **MCU**              | Instance of the VeeR-EL2 RISC-V core. | [RISCV VeeR El2 Coverage](https://chipsalliance.github.io/Cores-VeeR-EL2/html/main/coverage_dashboard/all/#/) | [Coming Soon](#)              |
| **I3C**              | Core implementing the I3C protocol. | [I3C Coverage](https://chipsalliance.github.io/i3c-core/coverview.html#/)                     | [Coming Soon](#)              |
| **MCI**              | Memory Controller Interface.    | [MCI Coverage](https://chipsalliance.github.io/caliptra-cov/?path=caliptra-ss-min.zip#/src%2Fmci?dataset=v) | [Coming Soon](#)              |
| **FCC (Baseline)**   | Fuse Controller for baseline configuration. | [FCC Baseline Coverage](https://opentitan.org/dashboard/index.html)                         | [Coming Soon](#)              |
| **FCC (Baseline + Delta)** | Fuse Controller with delta changes. | [FCC Coverage](https://chipsalliance.github.io/caliptra-cov/?path=caliptra-ss-min.zip#/src%2Ffuse_ctrl?dataset=v)                                                                  | [Coming Soon](#)              |
| **LCC (Baseline)**   | Life cycle controller baseline config. | [LCC Baseline Coverage](https://opentitan.org/dashboard/index.html)                         | [Coming Soon](#)              |
| **AXI2TLUL**         | AXI to TLUL protocol conversion gasket. | [AXI2TLUL Gasket Coverage](https://chipsalliance.github.io/caliptra-cov/?path=caliptra-ss-min.zip#/src%2Faxi2tlul?dataset=v)                                                                  | [Coming Soon](#)              |
---

## Caliptra Core Coverage Dashboard
This section provides coverage details for the Caliptra Core and its associated components. Each component is linked to its coverage dashboard and notes for further insights.
 
| Subsystem Block      | Description                     | Link to Coverage                                                                 | Coverage Analysis Notes       | 
|----------------------|---------------------------------|---------------------------------------------------------------------------------|-------------------------------|
| **Caliptra Core Top** | Top-level block of the Caliptra Core. | [Caliptra Core Coverage Dashboard](#)                                           | [Coming Soon](#)              |
| **VeerEl2 Core**      | Instance of the VeeR-EL2 RISC-V core. | [RISCV VeeR El2 Coverage](https://chipsalliance.github.io/Cores-VeeR-EL2/html/main/coverage_dashboard/all/#/) | [Coming Soon](#)              |
| **MLDSA**             | Multi-Lane Digital Signature Accelerator. | [Coming Soon](#)                                                                  | [Coming Soon](#)              |
| **AES**               | Advanced Encryption Standard block for cryptographic operations. | [Coming Soon](#)                                                                  | [Coming Soon](#)              |
| **SOC Interface**     | Interface block for System-on-Chip communication. | [Coming Soon](#)                                                                  | [Coming Soon](#)              |