data = {
 'file_state'         :
{
 'file_path'        : '/home/eda/Project/rvseed_2/tb/tb_rvseed.v'
,'last_modify_time' : 1649490372
}
,'code_inf_list'      :
[
{
 'logic_line_range'       : [0, -1]
,'real_line_range'        : [0, -1]
,'file_path'              : '/home/eda/Project/rvseed_2/tb/tb_rvseed.v'
,'real_code_line_boundry' :
[]
}
]
,'module_inf_list'    :
[
{
 'module_name_sr'    : 
{
 'str'   : 'tb_rvseed'
,'range' : (16,7,16,15)
}
,'module_line_range' : (16,113)
,'inst_inf_list'     : 
[
{
 'submodule_name_sr' : 
{
 'str'   : 'pc_reg'
,'range' : (84,0,84,5)
}
,'inst_name_sr'      : 
{
 'str'   : 'u_pc_reg_0'
,'range' : (84,7,84,16)
}
,'inst_line_range'   : (84,90)
,'parm_cnt_inf_list' : 
[]
,'iocnt_inf_list'    : 
[
{
 'sub_name_sr'    : 
{
 'str'   : 'clk'
,'range' : (85,5,85,7)
}
,'cnt_name_range' : (85,36,85,68)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'rst_n'
,'range' : (86,5,86,9)
}
,'cnt_name_range' : (86,36,86,68)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'ena'
,'range' : (87,5,87,7)
}
,'cnt_name_range' : (87,36,87,68)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'next_pc'
,'range' : (88,5,88,11)
}
,'cnt_name_range' : (88,36,88,68)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'curr_pc'
,'range' : (89,5,89,11)
}
,'cnt_name_range' : (89,36,89,68)
}
]
}
,
{
 'submodule_name_sr' : 
{
 'str'   : 'inst_mem'
,'range' : (92,0,92,7)
}
,'inst_name_sr'      : 
{
 'str'   : 'u_inst_mem_0'
,'range' : (92,9,92,20)
}
,'inst_line_range'   : (92,95)
,'parm_cnt_inf_list' : 
[]
,'iocnt_inf_list'    : 
[
{
 'sub_name_sr'    : 
{
 'str'   : 'curr_pc'
,'range' : (93,5,93,11)
}
,'cnt_name_range' : (93,36,93,68)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'inst'
,'range' : (94,5,94,8)
}
,'cnt_name_range' : (94,36,94,68)
}
]
}
,
{
 'submodule_name_sr' : 
{
 'str'   : 'mux_pc'
,'range' : (97,0,97,5)
}
,'inst_name_sr'      : 
{
 'str'   : 'u_mux_pc_0'
,'range' : (97,7,97,16)
}
,'inst_line_range'   : (97,105)
,'parm_cnt_inf_list' : 
[]
,'iocnt_inf_list'    : 
[
{
 'sub_name_sr'    : 
{
 'str'   : 'ena'
,'range' : (98,5,98,7)
}
,'cnt_name_range' : (98,36,98,68)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'branch'
,'range' : (99,5,99,10)
}
,'cnt_name_range' : (99,36,99,68)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'zero'
,'range' : (100,5,100,8)
}
,'cnt_name_range' : (100,36,100,68)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'jump'
,'range' : (101,5,101,8)
}
,'cnt_name_range' : (101,36,101,68)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'imm'
,'range' : (102,5,102,7)
}
,'cnt_name_range' : (102,36,102,68)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'curr_pc'
,'range' : (103,5,103,11)
}
,'cnt_name_range' : (103,36,103,68)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'next_pc'
,'range' : (104,5,104,11)
}
,'cnt_name_range' : (104,36,104,68)
}
]
}
]
,'parm_inf_list'     : 
[]
,'io_inf_list'       : 
[]
,'code_inf_list'     : 
[
{
 'logic_line_range'       : [16, 113]
,'real_line_range'        : [16, 113]
,'file_path'              : '/home/eda/Project/rvseed_2/tb/tb_rvseed.v'
,'real_code_line_boundry' :
[
[0, 1, 1]
,
[32, 2, 1]
,
[58, 4, 1]
,
[64, 3, 1]
,
[69, 2, 1]
,
[73, 4, 1]
,
[78, 2, 1]
,
[80, 5, 1]
,
[89, 2, 1]
,
[94, 2, 1]
,
[104, 2, 1]
,
[108, 2, 1]
]
}
]
}
]
,'macro_inf_list'     :
[]
,'wild_inst_inf_list' :
[]
}
