-- Elementos de Sistemas
-- by Luciano Soares
-- Register8.vhd

Library ieee;
use ieee.std_logic_1164.all;

entity Register8 is
	port(
		clock:   in STD_LOGIC;
		input:   in STD_LOGIC_VECTOR(7 downto 0);
		load:    in STD_LOGIC;
		output: out STD_LOGIC_VECTOR(7 downto 0)
	);
end entity;

architecture arch of Register8 is
  -- Aqui declaramos sinais (fios auxiliares)
  -- e componentes (outros m√≥dulos) que serao
  -- utilizados nesse modulo.

component BinaryDigit is
	port(
		clock:   in STD_LOGIC;
		input:   in STD_LOGIC;
		load:    in STD_LOGIC;
		output: out STD_LOGIC
	);

end component;

begin

	r0: BinaryDigit port map (clock, input(0),load, output(0));
	r1: BinaryDigit port map (clock, input(1),load, output(1));
	r2: BinaryDigit port map (clock, input(2),load, output(2));
	r3: BinaryDigit port map (clock, input(3),load, output(3));
	r4: BinaryDigit port map (clock, input(4),load, output(4));
	r5: BinaryDigit port map (clock, input(5),load, output(5));
	r6: BinaryDigit port map (clock, input(6),load, output(6));
	r7: BinaryDigit port map (clock, input(7),load, output(7));
	

end architecture;
