{
  "design": {
    "design_info": {
      "boundary_crc": "0xB0325C92D25749F3",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../edit_IP_802_11p_v1_0.gen/sources_1/bd/block_design_atan",
      "name": "block_design_atan",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2.2",
      "validated": "true"
    },
    "design_tree": {
      "cordic_0": ""
    },
    "interface_ports": {
      "M_AXIS_DOUT": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "block_design_atan_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "1000000"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "HAS_TREADY": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": [
              "xilinx.com:interface:datatypes:1.0 {",
              "TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {}",
              "maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_real {name {attribs {resolve_type immediate dependency {}",
              "format string minimum {} maximum {}} value real} enabled {attribs {resolve_type generated dependency polar_mag_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs",
              "{resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency polar_mag_width format long minimum {} maximum {}} value 0}",
              "bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency polar_mag_fractwidth format",
              "long minimum {} maximum {}} value -2} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_phase {name {attribs {resolve_type immediate",
              "dependency {} format string minimum {} maximum {}} value phase} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs",
              "{resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency polar_phase_width format long minimum {} maximum {}} value 16}",
              "bitoffset {attribs {resolve_type generated dependency polar_phase_offset format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency",
              "polar_phase_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}} TDATA_WIDTH 16 TUSER",
              "{datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}}",
              "value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format",
              "string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs",
              "{resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 0}",
              "bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}}",
              "value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency",
              "phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs",
              "{resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value",
              "0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 0",
              "}"
            ],
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "2",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "M_AXIS_DOUT_tdata",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "M_AXIS_DOUT_tvalid",
            "direction": "O"
          }
        }
      },
      "S_AXIS_CARTESIAN": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "block_design_atan_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "1000000"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "8"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "S_AXIS_CARTESIAN_tdata",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "S_AXIS_CARTESIAN_tready",
            "direction": "O"
          },
          "TVALID": {
            "physical_name": "S_AXIS_CARTESIAN_tvalid",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "M_AXIS_DOUT:S_AXIS_CARTESIAN",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "aresetn",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "block_design_atan_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "1000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "cordic_0": {
        "vlnv": "xilinx.com:ip:cordic:6.0",
        "ip_revision": "21",
        "xci_name": "block_design_atan_cordic_0_0",
        "xci_path": "ip\\block_design_atan_cordic_0_0\\block_design_atan_cordic_0_0.xci",
        "inst_hier_path": "cordic_0",
        "parameters": {
          "ARESETN": {
            "value": "true"
          },
          "Architectural_Configuration": {
            "value": "Word_Serial"
          },
          "Data_Format": {
            "value": "SignedFraction"
          },
          "Functional_Selection": {
            "value": "Arc_Tan"
          },
          "Input_Width": {
            "value": "32"
          },
          "Output_Width": {
            "value": "16"
          },
          "Phase_Format": {
            "value": "Scaled_Radians"
          },
          "Pipelining_Mode": {
            "value": "Optimal"
          },
          "flow_control": {
            "value": "NonBlocking"
          }
        }
      }
    },
    "interface_nets": {
      "S_AXIS_CARTESIAN_0_1": {
        "interface_ports": [
          "S_AXIS_CARTESIAN",
          "cordic_0/S_AXIS_CARTESIAN"
        ]
      },
      "cordic_0_M_AXIS_DOUT": {
        "interface_ports": [
          "M_AXIS_DOUT",
          "cordic_0/M_AXIS_DOUT"
        ]
      }
    },
    "nets": {
      "aclk_0_1": {
        "ports": [
          "aclk",
          "cordic_0/aclk"
        ]
      },
      "aresetn_0_1": {
        "ports": [
          "aresetn",
          "cordic_0/aresetn"
        ]
      }
    }
  }
}