#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1767bc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1767d50 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x17592d0 .functor NOT 1, L_0x17c3060, C4<0>, C4<0>, C4<0>;
L_0x17c2e40 .functor XOR 2, L_0x17c2ce0, L_0x17c2da0, C4<00>, C4<00>;
L_0x17c2f50 .functor XOR 2, L_0x17c2e40, L_0x17c2eb0, C4<00>, C4<00>;
v0x17bb0f0_0 .net *"_ivl_10", 1 0, L_0x17c2eb0;  1 drivers
v0x17bb1f0_0 .net *"_ivl_12", 1 0, L_0x17c2f50;  1 drivers
v0x17bb2d0_0 .net *"_ivl_2", 1 0, L_0x17be4b0;  1 drivers
v0x17bb390_0 .net *"_ivl_4", 1 0, L_0x17c2ce0;  1 drivers
v0x17bb470_0 .net *"_ivl_6", 1 0, L_0x17c2da0;  1 drivers
v0x17bb5a0_0 .net *"_ivl_8", 1 0, L_0x17c2e40;  1 drivers
v0x17bb680_0 .net "a", 0 0, v0x17b6130_0;  1 drivers
v0x17bb720_0 .net "b", 0 0, v0x17b61d0_0;  1 drivers
v0x17bb7c0_0 .net "c", 0 0, v0x17b6270_0;  1 drivers
v0x17bb860_0 .var "clk", 0 0;
v0x17bb900_0 .net "d", 0 0, v0x17b63b0_0;  1 drivers
v0x17bb9a0_0 .net "out_pos_dut", 0 0, L_0x17c2970;  1 drivers
v0x17bba40_0 .net "out_pos_ref", 0 0, L_0x17bcf70;  1 drivers
v0x17bbae0_0 .net "out_sop_dut", 0 0, L_0x17bded0;  1 drivers
v0x17bbb80_0 .net "out_sop_ref", 0 0, L_0x17908e0;  1 drivers
v0x17bbc20_0 .var/2u "stats1", 223 0;
v0x17bbcc0_0 .var/2u "strobe", 0 0;
v0x17bbd60_0 .net "tb_match", 0 0, L_0x17c3060;  1 drivers
v0x17bbe30_0 .net "tb_mismatch", 0 0, L_0x17592d0;  1 drivers
v0x17bbed0_0 .net "wavedrom_enable", 0 0, v0x17b6680_0;  1 drivers
v0x17bbfa0_0 .net "wavedrom_title", 511 0, v0x17b6720_0;  1 drivers
L_0x17be4b0 .concat [ 1 1 0 0], L_0x17bcf70, L_0x17908e0;
L_0x17c2ce0 .concat [ 1 1 0 0], L_0x17bcf70, L_0x17908e0;
L_0x17c2da0 .concat [ 1 1 0 0], L_0x17c2970, L_0x17bded0;
L_0x17c2eb0 .concat [ 1 1 0 0], L_0x17bcf70, L_0x17908e0;
L_0x17c3060 .cmp/eeq 2, L_0x17be4b0, L_0x17c2f50;
S_0x1767ee0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1767d50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17596b0 .functor AND 1, v0x17b6270_0, v0x17b63b0_0, C4<1>, C4<1>;
L_0x1759a90 .functor NOT 1, v0x17b6130_0, C4<0>, C4<0>, C4<0>;
L_0x1759e70 .functor NOT 1, v0x17b61d0_0, C4<0>, C4<0>, C4<0>;
L_0x175a0f0 .functor AND 1, L_0x1759a90, L_0x1759e70, C4<1>, C4<1>;
L_0x17727d0 .functor AND 1, L_0x175a0f0, v0x17b6270_0, C4<1>, C4<1>;
L_0x17908e0 .functor OR 1, L_0x17596b0, L_0x17727d0, C4<0>, C4<0>;
L_0x17bc3f0 .functor NOT 1, v0x17b61d0_0, C4<0>, C4<0>, C4<0>;
L_0x17bc460 .functor OR 1, L_0x17bc3f0, v0x17b63b0_0, C4<0>, C4<0>;
L_0x17bc570 .functor AND 1, v0x17b6270_0, L_0x17bc460, C4<1>, C4<1>;
L_0x17bc630 .functor NOT 1, v0x17b6130_0, C4<0>, C4<0>, C4<0>;
L_0x17bc700 .functor OR 1, L_0x17bc630, v0x17b61d0_0, C4<0>, C4<0>;
L_0x17bc770 .functor AND 1, L_0x17bc570, L_0x17bc700, C4<1>, C4<1>;
L_0x17bc8f0 .functor NOT 1, v0x17b61d0_0, C4<0>, C4<0>, C4<0>;
L_0x17bc960 .functor OR 1, L_0x17bc8f0, v0x17b63b0_0, C4<0>, C4<0>;
L_0x17bc880 .functor AND 1, v0x17b6270_0, L_0x17bc960, C4<1>, C4<1>;
L_0x17bcaf0 .functor NOT 1, v0x17b6130_0, C4<0>, C4<0>, C4<0>;
L_0x17bcbf0 .functor OR 1, L_0x17bcaf0, v0x17b63b0_0, C4<0>, C4<0>;
L_0x17bccb0 .functor AND 1, L_0x17bc880, L_0x17bcbf0, C4<1>, C4<1>;
L_0x17bce60 .functor XNOR 1, L_0x17bc770, L_0x17bccb0, C4<0>, C4<0>;
v0x1758c00_0 .net *"_ivl_0", 0 0, L_0x17596b0;  1 drivers
v0x1759000_0 .net *"_ivl_12", 0 0, L_0x17bc3f0;  1 drivers
v0x17593e0_0 .net *"_ivl_14", 0 0, L_0x17bc460;  1 drivers
v0x17597c0_0 .net *"_ivl_16", 0 0, L_0x17bc570;  1 drivers
v0x1759ba0_0 .net *"_ivl_18", 0 0, L_0x17bc630;  1 drivers
v0x1759f80_0 .net *"_ivl_2", 0 0, L_0x1759a90;  1 drivers
v0x175a200_0 .net *"_ivl_20", 0 0, L_0x17bc700;  1 drivers
v0x17b46a0_0 .net *"_ivl_24", 0 0, L_0x17bc8f0;  1 drivers
v0x17b4780_0 .net *"_ivl_26", 0 0, L_0x17bc960;  1 drivers
v0x17b4860_0 .net *"_ivl_28", 0 0, L_0x17bc880;  1 drivers
v0x17b4940_0 .net *"_ivl_30", 0 0, L_0x17bcaf0;  1 drivers
v0x17b4a20_0 .net *"_ivl_32", 0 0, L_0x17bcbf0;  1 drivers
v0x17b4b00_0 .net *"_ivl_36", 0 0, L_0x17bce60;  1 drivers
L_0x7f29df62e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x17b4bc0_0 .net *"_ivl_38", 0 0, L_0x7f29df62e018;  1 drivers
v0x17b4ca0_0 .net *"_ivl_4", 0 0, L_0x1759e70;  1 drivers
v0x17b4d80_0 .net *"_ivl_6", 0 0, L_0x175a0f0;  1 drivers
v0x17b4e60_0 .net *"_ivl_8", 0 0, L_0x17727d0;  1 drivers
v0x17b4f40_0 .net "a", 0 0, v0x17b6130_0;  alias, 1 drivers
v0x17b5000_0 .net "b", 0 0, v0x17b61d0_0;  alias, 1 drivers
v0x17b50c0_0 .net "c", 0 0, v0x17b6270_0;  alias, 1 drivers
v0x17b5180_0 .net "d", 0 0, v0x17b63b0_0;  alias, 1 drivers
v0x17b5240_0 .net "out_pos", 0 0, L_0x17bcf70;  alias, 1 drivers
v0x17b5300_0 .net "out_sop", 0 0, L_0x17908e0;  alias, 1 drivers
v0x17b53c0_0 .net "pos0", 0 0, L_0x17bc770;  1 drivers
v0x17b5480_0 .net "pos1", 0 0, L_0x17bccb0;  1 drivers
L_0x17bcf70 .functor MUXZ 1, L_0x7f29df62e018, L_0x17bc770, L_0x17bce60, C4<>;
S_0x17b5600 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1767d50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x17b6130_0 .var "a", 0 0;
v0x17b61d0_0 .var "b", 0 0;
v0x17b6270_0 .var "c", 0 0;
v0x17b6310_0 .net "clk", 0 0, v0x17bb860_0;  1 drivers
v0x17b63b0_0 .var "d", 0 0;
v0x17b64a0_0 .var/2u "fail", 0 0;
v0x17b6540_0 .var/2u "fail1", 0 0;
v0x17b65e0_0 .net "tb_match", 0 0, L_0x17c3060;  alias, 1 drivers
v0x17b6680_0 .var "wavedrom_enable", 0 0;
v0x17b6720_0 .var "wavedrom_title", 511 0;
E_0x1766530/0 .event negedge, v0x17b6310_0;
E_0x1766530/1 .event posedge, v0x17b6310_0;
E_0x1766530 .event/or E_0x1766530/0, E_0x1766530/1;
S_0x17b5930 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x17b5600;
 .timescale -12 -12;
v0x17b5b70_0 .var/2s "i", 31 0;
E_0x17663d0 .event posedge, v0x17b6310_0;
S_0x17b5c70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x17b5600;
 .timescale -12 -12;
v0x17b5e70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17b5f50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x17b5600;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17b6900 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1767d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17bd120 .functor NOT 1, v0x17b61d0_0, C4<0>, C4<0>, C4<0>;
L_0x17bd2c0 .functor AND 1, v0x17b6130_0, L_0x17bd120, C4<1>, C4<1>;
L_0x17bd3a0 .functor NOT 1, v0x17b6270_0, C4<0>, C4<0>, C4<0>;
L_0x17bd520 .functor AND 1, L_0x17bd2c0, L_0x17bd3a0, C4<1>, C4<1>;
L_0x17bd660 .functor NOT 1, v0x17b63b0_0, C4<0>, C4<0>, C4<0>;
L_0x17bd7e0 .functor AND 1, L_0x17bd520, L_0x17bd660, C4<1>, C4<1>;
L_0x17bd930 .functor NOT 1, v0x17b6130_0, C4<0>, C4<0>, C4<0>;
L_0x17bdab0 .functor AND 1, L_0x17bd930, v0x17b61d0_0, C4<1>, C4<1>;
L_0x17bdbc0 .functor AND 1, L_0x17bdab0, v0x17b6270_0, C4<1>, C4<1>;
L_0x17bdc80 .functor AND 1, L_0x17bdbc0, v0x17b63b0_0, C4<1>, C4<1>;
L_0x17bdda0 .functor OR 1, L_0x17bd7e0, L_0x17bdc80, C4<0>, C4<0>;
L_0x17bde60 .functor AND 1, v0x17b6130_0, v0x17b61d0_0, C4<1>, C4<1>;
L_0x17bdf40 .functor AND 1, L_0x17bde60, v0x17b6270_0, C4<1>, C4<1>;
L_0x17be000 .functor AND 1, L_0x17bdf40, v0x17b63b0_0, C4<1>, C4<1>;
L_0x17bded0 .functor OR 1, L_0x17bdda0, L_0x17be000, C4<0>, C4<0>;
L_0x17be230 .functor NOT 1, v0x17b6130_0, C4<0>, C4<0>, C4<0>;
L_0x17be330 .functor NOT 1, v0x17b61d0_0, C4<0>, C4<0>, C4<0>;
L_0x17be3a0 .functor OR 1, L_0x17be230, L_0x17be330, C4<0>, C4<0>;
L_0x17be550 .functor NOT 1, v0x17b6270_0, C4<0>, C4<0>, C4<0>;
L_0x17be5c0 .functor OR 1, L_0x17be3a0, L_0x17be550, C4<0>, C4<0>;
L_0x17be780 .functor NOT 1, v0x17b63b0_0, C4<0>, C4<0>, C4<0>;
L_0x17be7f0 .functor OR 1, L_0x17be5c0, L_0x17be780, C4<0>, C4<0>;
L_0x17be9c0 .functor NOT 1, v0x17b61d0_0, C4<0>, C4<0>, C4<0>;
L_0x17bea30 .functor OR 1, v0x17b6130_0, L_0x17be9c0, C4<0>, C4<0>;
L_0x17bebc0 .functor NOT 1, v0x17b6270_0, C4<0>, C4<0>, C4<0>;
L_0x17bec30 .functor OR 1, L_0x17bea30, L_0x17bebc0, C4<0>, C4<0>;
L_0x17bee20 .functor NOT 1, v0x17b63b0_0, C4<0>, C4<0>, C4<0>;
L_0x17bee90 .functor OR 1, L_0x17bec30, L_0x17bee20, C4<0>, C4<0>;
L_0x17bf090 .functor AND 1, L_0x17be7f0, L_0x17bee90, C4<1>, C4<1>;
L_0x17bf1a0 .functor OR 1, v0x17b6130_0, v0x17b61d0_0, C4<0>, C4<0>;
L_0x17bf310 .functor NOT 1, v0x17b6270_0, C4<0>, C4<0>, C4<0>;
L_0x17bf380 .functor OR 1, L_0x17bf1a0, L_0x17bf310, C4<0>, C4<0>;
L_0x17bf5a0 .functor NOT 1, v0x17b63b0_0, C4<0>, C4<0>, C4<0>;
L_0x17bf610 .functor OR 1, L_0x17bf380, L_0x17bf5a0, C4<0>, C4<0>;
L_0x17bf840 .functor AND 1, L_0x17bf090, L_0x17bf610, C4<1>, C4<1>;
L_0x17bf950 .functor OR 1, v0x17b6130_0, v0x17b61d0_0, C4<0>, C4<0>;
L_0x17bfaf0 .functor OR 1, L_0x17bf950, v0x17b6270_0, C4<0>, C4<0>;
L_0x17bfbb0 .functor NOT 1, v0x17b63b0_0, C4<0>, C4<0>, C4<0>;
L_0x17bf9c0 .functor OR 1, L_0x17bfaf0, L_0x17bfbb0, C4<0>, C4<0>;
L_0x17bfd60 .functor AND 1, L_0x17bf840, L_0x17bf9c0, C4<1>, C4<1>;
L_0x17bffc0 .functor OR 1, v0x17b6130_0, v0x17b61d0_0, C4<0>, C4<0>;
L_0x17c0030 .functor OR 1, L_0x17bffc0, v0x17b6270_0, C4<0>, C4<0>;
L_0x17c0250 .functor OR 1, L_0x17c0030, v0x17b63b0_0, C4<0>, C4<0>;
L_0x17c0310 .functor AND 1, L_0x17bfd60, L_0x17c0250, C4<1>, C4<1>;
L_0x17c0590 .functor NOT 1, v0x17b6130_0, C4<0>, C4<0>, C4<0>;
L_0x17c0600 .functor NOT 1, v0x17b61d0_0, C4<0>, C4<0>, C4<0>;
L_0x17c07f0 .functor OR 1, L_0x17c0590, L_0x17c0600, C4<0>, C4<0>;
L_0x17c0900 .functor NOT 1, v0x17b6270_0, C4<0>, C4<0>, C4<0>;
L_0x17c0d10 .functor OR 1, L_0x17c07f0, L_0x17c0900, C4<0>, C4<0>;
L_0x17c0e20 .functor OR 1, L_0x17c0d10, v0x17b63b0_0, C4<0>, C4<0>;
L_0x17c1290 .functor AND 1, L_0x17c0310, L_0x17c0e20, C4<1>, C4<1>;
L_0x17c13a0 .functor NOT 1, v0x17b6130_0, C4<0>, C4<0>, C4<0>;
L_0x17c17d0 .functor NOT 1, v0x17b61d0_0, C4<0>, C4<0>, C4<0>;
L_0x17c1840 .functor OR 1, L_0x17c13a0, L_0x17c17d0, C4<0>, C4<0>;
L_0x17c1b10 .functor OR 1, L_0x17c1840, v0x17b6270_0, C4<0>, C4<0>;
L_0x17c1bd0 .functor NOT 1, v0x17b63b0_0, C4<0>, C4<0>, C4<0>;
L_0x17c1e10 .functor OR 1, L_0x17c1b10, L_0x17c1bd0, C4<0>, C4<0>;
L_0x17c1f20 .functor AND 1, L_0x17c1290, L_0x17c1e10, C4<1>, C4<1>;
L_0x17c2210 .functor NOT 1, v0x17b6130_0, C4<0>, C4<0>, C4<0>;
L_0x17c2280 .functor NOT 1, v0x17b61d0_0, C4<0>, C4<0>, C4<0>;
L_0x17c24e0 .functor OR 1, L_0x17c2210, L_0x17c2280, C4<0>, C4<0>;
L_0x17c25f0 .functor OR 1, L_0x17c24e0, v0x17b6270_0, C4<0>, C4<0>;
L_0x17c28b0 .functor OR 1, L_0x17c25f0, v0x17b63b0_0, C4<0>, C4<0>;
L_0x17c2970 .functor AND 1, L_0x17c1f20, L_0x17c28b0, C4<1>, C4<1>;
v0x17b6ac0_0 .net *"_ivl_0", 0 0, L_0x17bd120;  1 drivers
v0x17b6ba0_0 .net *"_ivl_10", 0 0, L_0x17bd7e0;  1 drivers
v0x17b6c80_0 .net *"_ivl_100", 0 0, L_0x17c1290;  1 drivers
v0x17b6d70_0 .net *"_ivl_102", 0 0, L_0x17c13a0;  1 drivers
v0x17b6e50_0 .net *"_ivl_104", 0 0, L_0x17c17d0;  1 drivers
v0x17b6f80_0 .net *"_ivl_106", 0 0, L_0x17c1840;  1 drivers
v0x17b7060_0 .net *"_ivl_108", 0 0, L_0x17c1b10;  1 drivers
v0x17b7140_0 .net *"_ivl_110", 0 0, L_0x17c1bd0;  1 drivers
v0x17b7220_0 .net *"_ivl_112", 0 0, L_0x17c1e10;  1 drivers
v0x17b7390_0 .net *"_ivl_114", 0 0, L_0x17c1f20;  1 drivers
v0x17b7470_0 .net *"_ivl_116", 0 0, L_0x17c2210;  1 drivers
v0x17b7550_0 .net *"_ivl_118", 0 0, L_0x17c2280;  1 drivers
v0x17b7630_0 .net *"_ivl_12", 0 0, L_0x17bd930;  1 drivers
v0x17b7710_0 .net *"_ivl_120", 0 0, L_0x17c24e0;  1 drivers
v0x17b77f0_0 .net *"_ivl_122", 0 0, L_0x17c25f0;  1 drivers
v0x17b78d0_0 .net *"_ivl_124", 0 0, L_0x17c28b0;  1 drivers
v0x17b79b0_0 .net *"_ivl_14", 0 0, L_0x17bdab0;  1 drivers
v0x17b7ba0_0 .net *"_ivl_16", 0 0, L_0x17bdbc0;  1 drivers
v0x17b7c80_0 .net *"_ivl_18", 0 0, L_0x17bdc80;  1 drivers
v0x17b7d60_0 .net *"_ivl_2", 0 0, L_0x17bd2c0;  1 drivers
v0x17b7e40_0 .net *"_ivl_20", 0 0, L_0x17bdda0;  1 drivers
v0x17b7f20_0 .net *"_ivl_22", 0 0, L_0x17bde60;  1 drivers
v0x17b8000_0 .net *"_ivl_24", 0 0, L_0x17bdf40;  1 drivers
v0x17b80e0_0 .net *"_ivl_26", 0 0, L_0x17be000;  1 drivers
v0x17b81c0_0 .net *"_ivl_30", 0 0, L_0x17be230;  1 drivers
v0x17b82a0_0 .net *"_ivl_32", 0 0, L_0x17be330;  1 drivers
v0x17b8380_0 .net *"_ivl_34", 0 0, L_0x17be3a0;  1 drivers
v0x17b8460_0 .net *"_ivl_36", 0 0, L_0x17be550;  1 drivers
v0x17b8540_0 .net *"_ivl_38", 0 0, L_0x17be5c0;  1 drivers
v0x17b8620_0 .net *"_ivl_4", 0 0, L_0x17bd3a0;  1 drivers
v0x17b8700_0 .net *"_ivl_40", 0 0, L_0x17be780;  1 drivers
v0x17b87e0_0 .net *"_ivl_42", 0 0, L_0x17be7f0;  1 drivers
v0x17b88c0_0 .net *"_ivl_44", 0 0, L_0x17be9c0;  1 drivers
v0x17b8bb0_0 .net *"_ivl_46", 0 0, L_0x17bea30;  1 drivers
v0x17b8c90_0 .net *"_ivl_48", 0 0, L_0x17bebc0;  1 drivers
v0x17b8d70_0 .net *"_ivl_50", 0 0, L_0x17bec30;  1 drivers
v0x17b8e50_0 .net *"_ivl_52", 0 0, L_0x17bee20;  1 drivers
v0x17b8f30_0 .net *"_ivl_54", 0 0, L_0x17bee90;  1 drivers
v0x17b9010_0 .net *"_ivl_56", 0 0, L_0x17bf090;  1 drivers
v0x17b90f0_0 .net *"_ivl_58", 0 0, L_0x17bf1a0;  1 drivers
v0x17b91d0_0 .net *"_ivl_6", 0 0, L_0x17bd520;  1 drivers
v0x17b92b0_0 .net *"_ivl_60", 0 0, L_0x17bf310;  1 drivers
v0x17b9390_0 .net *"_ivl_62", 0 0, L_0x17bf380;  1 drivers
v0x17b9470_0 .net *"_ivl_64", 0 0, L_0x17bf5a0;  1 drivers
v0x17b9550_0 .net *"_ivl_66", 0 0, L_0x17bf610;  1 drivers
v0x17b9630_0 .net *"_ivl_68", 0 0, L_0x17bf840;  1 drivers
v0x17b9710_0 .net *"_ivl_70", 0 0, L_0x17bf950;  1 drivers
v0x17b97f0_0 .net *"_ivl_72", 0 0, L_0x17bfaf0;  1 drivers
v0x17b98d0_0 .net *"_ivl_74", 0 0, L_0x17bfbb0;  1 drivers
v0x17b99b0_0 .net *"_ivl_76", 0 0, L_0x17bf9c0;  1 drivers
v0x17b9a90_0 .net *"_ivl_78", 0 0, L_0x17bfd60;  1 drivers
v0x17b9b70_0 .net *"_ivl_8", 0 0, L_0x17bd660;  1 drivers
v0x17b9c50_0 .net *"_ivl_80", 0 0, L_0x17bffc0;  1 drivers
v0x17b9d30_0 .net *"_ivl_82", 0 0, L_0x17c0030;  1 drivers
v0x17b9e10_0 .net *"_ivl_84", 0 0, L_0x17c0250;  1 drivers
v0x17b9ef0_0 .net *"_ivl_86", 0 0, L_0x17c0310;  1 drivers
v0x17b9fd0_0 .net *"_ivl_88", 0 0, L_0x17c0590;  1 drivers
v0x17ba0b0_0 .net *"_ivl_90", 0 0, L_0x17c0600;  1 drivers
v0x17ba190_0 .net *"_ivl_92", 0 0, L_0x17c07f0;  1 drivers
v0x17ba270_0 .net *"_ivl_94", 0 0, L_0x17c0900;  1 drivers
v0x17ba350_0 .net *"_ivl_96", 0 0, L_0x17c0d10;  1 drivers
v0x17ba430_0 .net *"_ivl_98", 0 0, L_0x17c0e20;  1 drivers
v0x17ba510_0 .net "a", 0 0, v0x17b6130_0;  alias, 1 drivers
v0x17ba5b0_0 .net "b", 0 0, v0x17b61d0_0;  alias, 1 drivers
v0x17ba6a0_0 .net "c", 0 0, v0x17b6270_0;  alias, 1 drivers
v0x17baba0_0 .net "d", 0 0, v0x17b63b0_0;  alias, 1 drivers
v0x17bac90_0 .net "out_pos", 0 0, L_0x17c2970;  alias, 1 drivers
v0x17bad50_0 .net "out_sop", 0 0, L_0x17bded0;  alias, 1 drivers
S_0x17baed0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1767d50;
 .timescale -12 -12;
E_0x174e9f0 .event anyedge, v0x17bbcc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17bbcc0_0;
    %nor/r;
    %assign/vec4 v0x17bbcc0_0, 0;
    %wait E_0x174e9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17b5600;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b64a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b6540_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x17b5600;
T_4 ;
    %wait E_0x1766530;
    %load/vec4 v0x17b65e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17b64a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x17b5600;
T_5 ;
    %wait E_0x17663d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b63b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b6270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b61d0_0, 0;
    %assign/vec4 v0x17b6130_0, 0;
    %wait E_0x17663d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b63b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b6270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b61d0_0, 0;
    %assign/vec4 v0x17b6130_0, 0;
    %wait E_0x17663d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b63b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b6270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b61d0_0, 0;
    %assign/vec4 v0x17b6130_0, 0;
    %wait E_0x17663d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b63b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b6270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b61d0_0, 0;
    %assign/vec4 v0x17b6130_0, 0;
    %wait E_0x17663d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b63b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b6270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b61d0_0, 0;
    %assign/vec4 v0x17b6130_0, 0;
    %wait E_0x17663d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b63b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b6270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b61d0_0, 0;
    %assign/vec4 v0x17b6130_0, 0;
    %wait E_0x17663d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b63b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b6270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b61d0_0, 0;
    %assign/vec4 v0x17b6130_0, 0;
    %wait E_0x17663d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b63b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b6270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b61d0_0, 0;
    %assign/vec4 v0x17b6130_0, 0;
    %wait E_0x17663d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b63b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b6270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b61d0_0, 0;
    %assign/vec4 v0x17b6130_0, 0;
    %wait E_0x17663d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b63b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b6270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b61d0_0, 0;
    %assign/vec4 v0x17b6130_0, 0;
    %wait E_0x17663d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b63b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b6270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b61d0_0, 0;
    %assign/vec4 v0x17b6130_0, 0;
    %wait E_0x17663d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b63b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b6270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b61d0_0, 0;
    %assign/vec4 v0x17b6130_0, 0;
    %wait E_0x17663d0;
    %load/vec4 v0x17b64a0_0;
    %store/vec4 v0x17b6540_0, 0, 1;
    %fork t_1, S_0x17b5930;
    %jmp t_0;
    .scope S_0x17b5930;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17b5b70_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x17b5b70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x17663d0;
    %load/vec4 v0x17b5b70_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17b63b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b6270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b61d0_0, 0;
    %assign/vec4 v0x17b6130_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17b5b70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x17b5b70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x17b5600;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1766530;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17b63b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b6270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b61d0_0, 0;
    %assign/vec4 v0x17b6130_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x17b64a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x17b6540_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1767d50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17bb860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17bbcc0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1767d50;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x17bb860_0;
    %inv;
    %store/vec4 v0x17bb860_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1767d50;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17b6310_0, v0x17bbe30_0, v0x17bb680_0, v0x17bb720_0, v0x17bb7c0_0, v0x17bb900_0, v0x17bbb80_0, v0x17bbae0_0, v0x17bba40_0, v0x17bb9a0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1767d50;
T_9 ;
    %load/vec4 v0x17bbc20_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x17bbc20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17bbc20_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x17bbc20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x17bbc20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17bbc20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x17bbc20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17bbc20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17bbc20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17bbc20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1767d50;
T_10 ;
    %wait E_0x1766530;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17bbc20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bbc20_0, 4, 32;
    %load/vec4 v0x17bbd60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x17bbc20_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bbc20_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17bbc20_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bbc20_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x17bbb80_0;
    %load/vec4 v0x17bbb80_0;
    %load/vec4 v0x17bbae0_0;
    %xor;
    %load/vec4 v0x17bbb80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x17bbc20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bbc20_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x17bbc20_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bbc20_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x17bba40_0;
    %load/vec4 v0x17bba40_0;
    %load/vec4 v0x17bb9a0_0;
    %xor;
    %load/vec4 v0x17bba40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x17bbc20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bbc20_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x17bbc20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bbc20_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/ece241_2013_q2/iter2/response1/top_module.sv";
