============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/ARMChina/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Illyasvial Von Einzb
   Run Date =   Fri Jul  5 17:55:30 2024

   Run on =     LAPTOP-4S5LNBPI
============================================================
RUN-1002 : start command "open_project SD-SDRAM-ISP-HDMI.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SOFTFIFO.v
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(92)
HDL-1007 : analyze verilog file ../../al_ip/PLL_hdmi.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_hdmi.v(70)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds.enc.vhd
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v(208)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v(207)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v(209)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v(211)
HDL-1007 : analyze verilog file ../../import/hdmi_top/hdmi_top.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/video_driver.v
HDL-1007 : analyze verilog file ../../import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in ../../import/sd_bmp_hdmi.v(200)
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_ctrl_top.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_init.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_read.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_write.v
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../import/hdmi-rtl/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../import/hdmi-rtl/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_cmd.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_cmd.v' in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_controller.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_ctrl.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_ctrl.v' in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_data.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_data.v' in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_top.v
HDL-1007 : analyze verilog file ../../import/read_rawdata.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_include.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_debayer_l.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_awb_top.v
HDL-1007 : undeclared symbol 'video_de', assumed default net type 'wire' in ../../import/hdmi_top/ISP_awb_top.v(93)
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_cal_awb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_static_awb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_wb.v
RUN-1001 : Project manager successfully analyzed 36 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SD-SDRAM-ISP-HDMI_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc -ip SOFTFIFO ../../import/ddr3-al_ip/SOFTFIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 11063835754496"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 17514876633088"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../sd_HDMI.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 8 trigger nets, 8 data nets.
KIT-1004 : Chipwatcher code = 0101000110101001
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/ARMChina/cw/ -file SD-SDRAM-ISP-HDMI_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_det.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\register.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\tap.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\trigger.sv
HDL-1007 : analyze verilog file SD-SDRAM-ISP-HDMI_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in SD-SDRAM-ISP-HDMI_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=58) in F:/ARMChina/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=58) in F:/ARMChina/cw\register.v(21)
HDL-1007 : elaborate module tap in F:/ARMChina/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in F:/ARMChina/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "sd_bmp_hdmi"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=58)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=58)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model sd_bmp_hdmi
SYN-1032 : 3103/19 useful/useless nets, 2241/14 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 2924/8 useful/useless nets, 2510/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 2908/16 useful/useless nets, 2498/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 252 better
SYN-1014 : Optimize round 2
SYN-1032 : 2760/15 useful/useless nets, 2350/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 12 IOs to PADs
RUN-1002 : start command "update_pll_param -module sd_bmp_hdmi"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 10 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 3070/2 useful/useless nets, 2661/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 10924, tnet num: 3070, tinst num: 2660, tnode num: 14357, tedge num: 17063.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3070 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 129 (4.02), #lev = 6 (2.34)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 125 (4.13), #lev = 6 (2.31)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 370 instances into 125 LUTs, name keeping = 79%.
SYN-1001 : Packing model "sd_bmp_hdmi" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 81 adder to BLE ...
SYN-4008 : Packed 81 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.363217s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (96.3%)

RUN-1004 : used memory is 159 MB, reserved memory is 126 MB, peak memory is 176 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (254 clock/control pins, 1 other pins).
SYN-4016 : Net u_clk_wiz_1/clk0_out driven by BUFG (42 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (133 clock/control pins, 0 other pins).
SYN-4027 : Net u_ddr3_top/clk_sdram is clkc1 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw is clkc3 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg is clkc4 of pll u_clk_wiz_0/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_0/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr is clkc1 of pll u_clk_wiz_1/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_1/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_1/pll_inst.
SYN-4024 : Net "u_sd_ctrl_top/u_sd_init/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_clk_wiz_1/clk0_out as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/clk_sdram as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_init/div_clk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_sd_ctrl_top/u_sd_init/div_clk to drive 101 clock pins.
PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 2145 instances
RUN-0007 : 781 luts, 965 seqs, 199 mslices, 117 lslices, 71 pads, 3 brams, 0 dsps
RUN-1001 : There are total 2554 nets
RUN-1001 : 1690 nets have 2 pins
RUN-1001 : 664 nets have [3 - 5] pins
RUN-1001 : 115 nets have [6 - 10] pins
RUN-1001 : 49 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     40      
RUN-1001 :   No   |  No   |  Yes  |     501     
RUN-1001 :   No   |  Yes  |  No   |      9      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     415     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  20   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 40
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2143 instances, 781 luts, 965 seqs, 316 slices, 61 macros(316 instances: 199 mslices 117 lslices)
PHY-0007 : Cell area utilization is 7%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 9802, tnet num: 2552, tinst num: 2143, tnode num: 13136, tedge num: 15949.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.434271s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (89.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 553660
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 2143.
PHY-3001 : End clustering;  0.000038s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 417529, overlap = 9
PHY-3002 : Step(2): len = 292506, overlap = 4.5
PHY-3002 : Step(3): len = 234530, overlap = 9
PHY-3002 : Step(4): len = 185435, overlap = 9
PHY-3002 : Step(5): len = 160963, overlap = 6.75
PHY-3002 : Step(6): len = 141751, overlap = 4.5
PHY-3002 : Step(7): len = 124804, overlap = 4.5
PHY-3002 : Step(8): len = 113458, overlap = 6.75
PHY-3002 : Step(9): len = 104847, overlap = 4.5
PHY-3002 : Step(10): len = 95121.4, overlap = 4.5
PHY-3002 : Step(11): len = 90903.6, overlap = 6.75
PHY-3002 : Step(12): len = 80732.6, overlap = 5.5
PHY-3002 : Step(13): len = 78033.7, overlap = 6
PHY-3002 : Step(14): len = 73259.2, overlap = 7
PHY-3002 : Step(15): len = 71830.1, overlap = 7
PHY-3002 : Step(16): len = 67157.6, overlap = 7.1875
PHY-3002 : Step(17): len = 64536.9, overlap = 9.5625
PHY-3002 : Step(18): len = 62737.6, overlap = 9.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00386835
PHY-3002 : Step(19): len = 81460.4, overlap = 9.625
PHY-3002 : Step(20): len = 81338.2, overlap = 9.6875
PHY-3002 : Step(21): len = 76175, overlap = 10.1875
PHY-3002 : Step(22): len = 72900.4, overlap = 10.1875
PHY-3002 : Step(23): len = 69872.1, overlap = 6.0625
PHY-3002 : Step(24): len = 62463.4, overlap = 10.5625
PHY-3002 : Step(25): len = 62341, overlap = 10.5625
PHY-3002 : Step(26): len = 62397.7, overlap = 6.0625
PHY-3002 : Step(27): len = 62189.6, overlap = 6.0625
PHY-3002 : Step(28): len = 62061.5, overlap = 6.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00773671
PHY-3002 : Step(29): len = 62035.5, overlap = 5.9375
PHY-3002 : Step(30): len = 61962.7, overlap = 6
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0154734
PHY-3002 : Step(31): len = 61898.5, overlap = 6
PHY-3002 : Step(32): len = 61836.1, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008140s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.043064s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (72.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0030987
PHY-3002 : Step(33): len = 62435.2, overlap = 19.3125
PHY-3002 : Step(34): len = 63742.6, overlap = 19.5938
PHY-3002 : Step(35): len = 58591.7, overlap = 23.3438
PHY-3002 : Step(36): len = 57554.9, overlap = 24
PHY-3002 : Step(37): len = 55280.6, overlap = 27.3438
PHY-3002 : Step(38): len = 54365.5, overlap = 27.3438
PHY-3002 : Step(39): len = 54459.5, overlap = 27.3438
PHY-3002 : Step(40): len = 52042.1, overlap = 27.6875
PHY-3002 : Step(41): len = 51746, overlap = 27.875
PHY-3002 : Step(42): len = 49863.2, overlap = 27.625
PHY-3002 : Step(43): len = 49685.5, overlap = 29.2188
PHY-3002 : Step(44): len = 49548.3, overlap = 29.5625
PHY-3002 : Step(45): len = 48967.5, overlap = 32.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.045411s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (103.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.83025e-05
PHY-3002 : Step(46): len = 48970.7, overlap = 61.9688
PHY-3002 : Step(47): len = 49086.6, overlap = 61.5
PHY-3002 : Step(48): len = 49325.4, overlap = 56.7188
PHY-3002 : Step(49): len = 49432.5, overlap = 54.7812
PHY-3002 : Step(50): len = 49504.5, overlap = 54.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000116605
PHY-3002 : Step(51): len = 49232.4, overlap = 50.375
PHY-3002 : Step(52): len = 49231.5, overlap = 48.9375
PHY-3002 : Step(53): len = 49211.2, overlap = 50.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00023321
PHY-3002 : Step(54): len = 49270.1, overlap = 47.5625
PHY-3002 : Step(55): len = 49421.3, overlap = 45.9375
PHY-3002 : Step(56): len = 49421.3, overlap = 45.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00046642
PHY-3002 : Step(57): len = 50063.3, overlap = 43.2812
PHY-3002 : Step(58): len = 50163.9, overlap = 43
PHY-3002 : Step(59): len = 50528.4, overlap = 41.5
PHY-3002 : Step(60): len = 50575.3, overlap = 41.3438
PHY-3002 : Step(61): len = 50602.5, overlap = 36.8438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 9802, tnet num: 2552, tinst num: 2143, tnode num: 13136, tedge num: 15949.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 108.56 peak overflow 3.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/2554.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 56224, over cnt = 193(0%), over = 602, worst = 21
PHY-1001 : End global iterations;  0.104922s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (29.8%)

PHY-1001 : Congestion index: top1 = 31.66, top5 = 18.69, top10 = 13.01, top15 = 10.04.
PHY-1001 : End incremental global routing;  0.177411s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (35.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.063665s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (73.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.284682s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (54.9%)

OPT-1001 : Current memory(MB): used = 219, reserve = 184, peak = 219.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1532/2554.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 56224, over cnt = 193(0%), over = 602, worst = 21
PHY-1002 : len = 60680, over cnt = 93(0%), over = 185, worst = 17
PHY-1002 : len = 62328, over cnt = 61(0%), over = 84, worst = 4
PHY-1002 : len = 63208, over cnt = 18(0%), over = 22, worst = 3
PHY-1002 : len = 63584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.087526s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (17.9%)

PHY-1001 : Congestion index: top1 = 30.00, top5 = 19.02, top10 = 13.87, top15 = 10.85.
OPT-1001 : End congestion update;  0.147379s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (53.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.046853s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (100.0%)

OPT-0007 : Start: WNS 999120 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.194424s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (64.3%)

OPT-1001 : Current memory(MB): used = 221, reserve = 186, peak = 221.
OPT-1001 : End physical optimization;  0.915810s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (80.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 781 LUT to BLE ...
SYN-4008 : Packed 781 LUT and 453 SEQ to BLE.
SYN-4003 : Packing 512 remaining SEQ's ...
SYN-4005 : Packed 193 SEQ with LUT/SLICE
SYN-4006 : 193 single LUT's are left
SYN-4006 : 319 single SEQ's are left
SYN-4011 : Packing model "sd_bmp_hdmi" (AL_USER_NORMAL) with 1100/1659 primitive instances ...
PHY-3001 : End packing;  0.066747s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (93.6%)

PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 991 instances
RUN-1001 : 454 mslices, 454 lslices, 71 pads, 3 brams, 0 dsps
RUN-1001 : There are total 2156 nets
RUN-1001 : 1335 nets have 2 pins
RUN-1001 : 615 nets have [3 - 5] pins
RUN-1001 : 128 nets have [6 - 10] pins
RUN-1001 : 46 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 989 instances, 908 slices, 61 macros(316 instances: 199 mslices 117 lslices)
PHY-3001 : Cell area utilization is 11%
PHY-3001 : After packing: Len = 51708.6, Over = 63.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 11%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 8000, tnet num: 2154, tinst num: 989, tnode num: 10342, tedge num: 13698.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2154 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.454643s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (92.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.57249e-05
PHY-3002 : Step(62): len = 51612.1, overlap = 60.25
PHY-3002 : Step(63): len = 51900.2, overlap = 59.25
PHY-3002 : Step(64): len = 52442.7, overlap = 59.75
PHY-3002 : Step(65): len = 51847.6, overlap = 59.25
PHY-3002 : Step(66): len = 51701.7, overlap = 59.25
PHY-3002 : Step(67): len = 51501.4, overlap = 58.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00011145
PHY-3002 : Step(68): len = 51704.3, overlap = 55.25
PHY-3002 : Step(69): len = 51704.3, overlap = 55.25
PHY-3002 : Step(70): len = 51789.3, overlap = 53.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000222899
PHY-3002 : Step(71): len = 53032.3, overlap = 50
PHY-3002 : Step(72): len = 53314.7, overlap = 49
PHY-3002 : Step(73): len = 53520.4, overlap = 46
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.317851s wall, 0.046875s user + 0.140625s system = 0.187500s CPU (59.0%)

PHY-3001 : Trial Legalized: Len = 72262.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 11%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2154 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.034082s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00242523
PHY-3002 : Step(74): len = 67646.9, overlap = 5.25
PHY-3002 : Step(75): len = 61383.6, overlap = 15
PHY-3002 : Step(76): len = 60127.4, overlap = 20.75
PHY-3002 : Step(77): len = 58640.8, overlap = 22.5
PHY-3002 : Step(78): len = 57314.1, overlap = 25
PHY-3002 : Step(79): len = 56611.9, overlap = 26.5
PHY-3002 : Step(80): len = 56176.9, overlap = 28.25
PHY-3002 : Step(81): len = 55919, overlap = 28.75
PHY-3002 : Step(82): len = 55490.2, overlap = 28.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00485047
PHY-3002 : Step(83): len = 55525.5, overlap = 29.5
PHY-3002 : Step(84): len = 55325.2, overlap = 30.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00970093
PHY-3002 : Step(85): len = 55306.6, overlap = 30.25
PHY-3002 : Step(86): len = 55134.9, overlap = 31.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005244s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 63271.3, Over = 0
PHY-3001 : Spreading special nets. 31 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.008471s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 44 instances has been re-located, deltaX = 19, deltaY = 27, maxDist = 2.
PHY-3001 : Final: Len = 64301.3, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 8000, tnet num: 2154, tinst num: 990, tnode num: 10342, tedge num: 13698.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 102/2156.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 73728, over cnt = 163(0%), over = 291, worst = 6
PHY-1002 : len = 75000, over cnt = 94(0%), over = 139, worst = 5
PHY-1002 : len = 76696, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 76760, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 76856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.181498s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (51.7%)

PHY-1001 : Congestion index: top1 = 28.53, top5 = 20.61, top10 = 16.13, top15 = 13.06.
PHY-1001 : End incremental global routing;  0.251416s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (62.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2154 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.050089s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.334351s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (70.1%)

OPT-1001 : Current memory(MB): used = 224, reserve = 190, peak = 224.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1744/2156.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 76856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004933s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (316.7%)

PHY-1001 : Congestion index: top1 = 28.53, top5 = 20.61, top10 = 16.13, top15 = 13.06.
OPT-1001 : End congestion update;  0.081201s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (77.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2154 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.035143s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (88.9%)

OPT-0007 : Start: WNS 999045 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.116507s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (80.5%)

OPT-1001 : Current memory(MB): used = 225, reserve = 191, peak = 225.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2154 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.031253s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1744/2156.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 76856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008087s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (193.2%)

PHY-1001 : Congestion index: top1 = 28.53, top5 = 20.61, top10 = 16.13, top15 = 13.06.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2154 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.033634s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 999045 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 28.172414
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  1.025361s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (83.8%)

RUN-1003 : finish command "place" in  6.347713s wall, 3.796875s user + 1.453125s system = 5.250000s CPU (82.7%)

RUN-1004 : used memory is 201 MB, reserved memory is 168 MB, peak memory is 225 MB
RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 992 instances
RUN-1001 : 454 mslices, 454 lslices, 71 pads, 3 brams, 0 dsps
RUN-1001 : There are total 2156 nets
RUN-1001 : 1335 nets have 2 pins
RUN-1001 : 615 nets have [3 - 5] pins
RUN-1001 : 128 nets have [6 - 10] pins
RUN-1001 : 46 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 8000, tnet num: 2154, tinst num: 990, tnode num: 10342, tedge num: 13698.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 454 mslices, 454 lslices, 71 pads, 3 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2154 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 73352, over cnt = 167(0%), over = 298, worst = 6
PHY-1002 : len = 74968, over cnt = 80(0%), over = 115, worst = 5
PHY-1002 : len = 76456, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 76536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.166071s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (37.6%)

PHY-1001 : Congestion index: top1 = 28.51, top5 = 20.57, top10 = 16.14, top15 = 13.06.
PHY-1001 : End global routing;  0.230063s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (47.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 244, reserve = 211, peak = 260.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr will be routed on clock mesh
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 512, reserve = 483, peak = 512.
PHY-1001 : End build detailed router design. 3.317365s wall, 3.156250s user + 0.031250s system = 3.187500s CPU (96.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 38040, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.754890s wall, 2.718750s user + 0.015625s system = 2.734375s CPU (99.3%)

PHY-1001 : Current memory(MB): used = 544, reserve = 516, peak = 544.
PHY-1001 : End phase 1; 2.760140s wall, 2.718750s user + 0.015625s system = 2.734375s CPU (99.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 87% nets.
PHY-1022 : len = 225528, over cnt = 40(0%), over = 40, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 546, reserve = 518, peak = 546.
PHY-1001 : End initial routed; 2.084046s wall, 1.640625s user + 0.093750s system = 1.734375s CPU (83.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1887(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.562547s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (97.2%)

PHY-1001 : Current memory(MB): used = 549, reserve = 521, peak = 549.
PHY-1001 : End phase 2; 2.646732s wall, 2.187500s user + 0.093750s system = 2.281250s CPU (86.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 225528, over cnt = 40(0%), over = 40, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.007331s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 225360, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.026832s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 225472, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.024774s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 225512, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.023313s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1887(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.519138s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (99.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 6 feed throughs used by 6 nets
PHY-1001 : End commit to database; 0.203814s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (84.3%)

PHY-1001 : Current memory(MB): used = 565, reserve = 537, peak = 565.
PHY-1001 : End phase 3; 0.935000s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (90.2%)

PHY-1003 : Routed, final wirelength = 225512
PHY-1001 : Current memory(MB): used = 565, reserve = 537, peak = 565.
PHY-1001 : End export database. 0.010044s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (155.6%)

PHY-1001 : End detail routing;  9.881326s wall, 9.140625s user + 0.140625s system = 9.281250s CPU (93.9%)

RUN-1003 : finish command "route" in  10.655798s wall, 9.750000s user + 0.156250s system = 9.906250s CPU (93.0%)

RUN-1004 : used memory is 520 MB, reserved memory is 492 MB, peak memory is 565 MB
RUN-1002 : start command "report_area -io_info -file SD-SDRAM-ISP-HDMI_phy.area"
RUN-1001 : standard
***Report Model: sd_bmp_hdmi Device: EG4S20BG256***

IO Statistics
#IO                        12
  #input                    5
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     1423   out of  19600    7.26%
#reg                      980   out of  19600    5.00%
#le                      1742
  #lut only               762   out of   1742   43.74%
  #reg only               319   out of   1742   18.31%
  #lut&reg                661   out of   1742   37.94%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.12%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    1   out of     16    6.25%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                                    Type               DriverType         Driver                                                       Fanout
#1        u_clk_wiz_0/clk0_buf                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc0                                   161
#2        u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw    GCLK               pll                u_clk_wiz_0/pll_inst.clkc3                                   159
#3        config_inst_syn_9                           GCLK               config             config_inst.jtck                                             75
#4        u_sd_ctrl_top/u_sd_init/div_clk             GCLK               mslice             u_ddr3_top/u_sdram_controller/u_sdram_cmd/sel2_syn_280.q0    62
#5        sys_clk_dup_1                               GCLK               io                 sys_clk_syn_2.di                                             53
#6        u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr    GCLK               pll                u_clk_wiz_1/pll_inst.clkc1                                   48
#7        u_clk_wiz_1/clk0_buf                        GCLK               pll                u_clk_wiz_1/pll_inst.clkc0                                   26
#8        u_sd_ctrl_top/u_sd_read/clk_ref_180deg      GCLK               pll                u_clk_wiz_0/pll_inst.clkc4                                   25
#9        u_ddr3_top/clk_sdram                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc1                                   0


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
       sd_miso           INPUT        D14        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[1]       INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[0]       INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       sys_clk           INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      sys_rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
       sd_clk           OUTPUT        F15        LVCMOS33           8            NONE       NONE    
        sd_cs           OUTPUT        F13        LVCMOS33           8            NONE       NONE    
       sd_mosi          OUTPUT        F14        LVCMOS33           8            NONE       NONE    
     tmds_clk_p         OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
    tmds_clk_p(n)       OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[2]       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[2](n)     OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[1]       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[1](n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[0]       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[0](n)     OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
       dq[23]            INPUT        S31        LVCMOS25           8           PULLUP      NONE    
       dq[22]            INPUT        S32        LVCMOS25           8           PULLUP      NONE    
       dq[21]            INPUT        S35        LVCMOS25           8           PULLUP      NONE    
       dq[20]            INPUT        S36        LVCMOS25           8           PULLUP      NONE    
       dq[19]            INPUT        S37        LVCMOS25           8           PULLUP      NONE    
       dq[18]            INPUT        S38        LVCMOS25           8           PULLUP      NONE    
       dq[17]            INPUT        S41        LVCMOS25           8           PULLUP      NONE    
       dq[16]            INPUT        S42        LVCMOS25           8           PULLUP      NONE    
       dq[31]            INPUT        S48        LVCMOS25           8           PULLUP      NONE    
       dq[30]            INPUT        S49        LVCMOS25           8           PULLUP      NONE    
       dq[29]            INPUT        S52        LVCMOS25           8           PULLUP      NONE    
       dq[28]            INPUT        S53        LVCMOS25           8           PULLUP      NONE    
       dq[27]            INPUT        S54        LVCMOS25           8           PULLUP      NONE    
       dq[26]            INPUT        S55        LVCMOS25           8           PULLUP      NONE    
       dq[25]            INPUT        S58        LVCMOS25           8           PULLUP      NONE    
       dq[24]            INPUT        S59        LVCMOS25           8           PULLUP      NONE    
         dm0            OUTPUT        S14        LVCMOS25           8            NONE       NONE    
         cke            OUTPUT        S18        LVCMOS25           8            NONE       OREG    
        we_n            OUTPUT        S19        LVCMOS25           8            NONE       OREG    
        cas_n           OUTPUT        S20        LVCMOS25           8            NONE       OREG    
        ras_n           OUTPUT        S21        LVCMOS25           8            NONE       OREG    
        cs_n            OUTPUT        S22        LVCMOS25           8            NONE       OREG    
       addr[9]          OUTPUT        S23        LVCMOS25           8            NONE       OREG    
       addr[8]          OUTPUT        S24        LVCMOS25           8            NONE       OREG    
       addr[7]          OUTPUT        S25        LVCMOS25           8            NONE       OREG    
       addr[6]          OUTPUT        S26        LVCMOS25           8            NONE       OREG    
       addr[5]          OUTPUT        S27        LVCMOS25           8            NONE       OREG    
       addr[4]          OUTPUT        S28        LVCMOS25           8            NONE       OREG    
         dm2            OUTPUT        S29        LVCMOS25           8            NONE       NONE    
         dm3            OUTPUT        S61        LVCMOS25           8            NONE       NONE    
       addr[3]          OUTPUT        S64        LVCMOS25           8            NONE       OREG    
       addr[2]          OUTPUT        S65        LVCMOS25           8            NONE       OREG    
       addr[1]          OUTPUT        S66        LVCMOS25           8            NONE       OREG    
       addr[0]          OUTPUT        S67        LVCMOS25           8            NONE       OREG    
      addr[10]          OUTPUT        S68        LVCMOS25           8            NONE       OREG    
        ba[0]           OUTPUT        S69        LVCMOS25           8            NONE       OREG    
        ba[1]           OUTPUT        S70        LVCMOS25           8            NONE       OREG    
         clk            OUTPUT        S73        LVCMOS25           8            NONE       NONE    
         dm1            OUTPUT        S76        LVCMOS25           8            NONE       NONE    
        dq[0]            INOUT         S1        LVCMOS25           8           PULLUP      OREG    
        dq[6]            INOUT        S11        LVCMOS25           8           PULLUP      OREG    
        dq[7]            INOUT        S12        LVCMOS25           8           PULLUP      OREG    
        dq[1]            INOUT         S2        LVCMOS25           8           PULLUP      OREG    
        dq[2]            INOUT         S5        LVCMOS25           8           PULLUP      OREG    
        dq[3]            INOUT         S6        LVCMOS25           8           PULLUP      OREG    
        dq[4]            INOUT         S7        LVCMOS25           8           PULLUP      OREG    
        dq[8]            INOUT        S78        LVCMOS25           8           PULLUP      OREG    
        dq[9]            INOUT        S79        LVCMOS25           8           PULLUP      OREG    
        dq[5]            INOUT         S8        LVCMOS25           8           PULLUP      OREG    
       dq[10]            INOUT        S82        LVCMOS25           8           PULLUP      OREG    
       dq[11]            INOUT        S83        LVCMOS25           8           PULLUP      OREG    
       dq[12]            INOUT        S84        LVCMOS25           8           PULLUP      OREG    
       dq[13]            INOUT        S85        LVCMOS25           8           PULLUP      OREG    
       dq[14]            INOUT        S88        LVCMOS25           8           PULLUP      OREG    
       dq[15]            INOUT        S89        LVCMOS25           8           PULLUP      OREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |sd_bmp_hdmi                                |1742   |1107    |316     |984     |3       |0       |
|  u_clk_wiz_0                       |PLL                                        |0      |0       |0       |0       |0       |0       |
|  u_clk_wiz_1                       |PLL_hdmi                                   |0      |0       |0       |0       |0       |0       |
|  u_ddr3_top                        |ddr3_top1                                  |586    |354     |103     |325     |1       |0       |
|    physica_sdram                   |SDRAM                                      |0      |0       |0       |0       |0       |0       |
|    u_sdram_controller              |sdram_controller                           |223    |177     |40      |65      |0       |0       |
|      u_sdram_cmd                   |sdram_cmd                                  |50     |50      |0       |16      |0       |0       |
|      u_sdram_ctrl                  |sdram_ctrl                                 |172    |126     |40      |48      |0       |0       |
|      u_sdram_data                  |sdram_data                                 |1      |1       |0       |1       |0       |0       |
|    u_sdram_fifo_ctrl               |sdram_fifo_ctrl                            |363    |177     |63      |260     |1       |0       |
|      rdfifo                        |SOFTFIFO                                   |131    |63      |18      |105     |0       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |35     |20      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |37     |20      |0       |37      |0       |0       |
|      wrfifo                        |SOFTFIFO                                   |153    |62      |21      |122     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |16     |0       |0       |16      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |36     |17      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |39     |22      |0       |39      |0       |0       |
|  u_hdmi_top                        |hdmi_top1                                  |193    |110     |61      |73      |0       |0       |
|    awb                             |ISP_awb_top                                |3      |2       |0       |3       |0       |0       |
|      stat                          |isp_stat_awb                               |3      |2       |0       |3       |0       |0       |
|    u3_hdmi_tx                      |hdmi_tx                                    |38     |17      |0       |38      |0       |0       |
|      Inst_DVITransmitter           |DVITransmitter                             |38     |17      |0       |38      |0       |0       |
|        Inst_TMDSEncoder_blue       |TMDSEncoder                                |5      |2       |0       |5       |0       |0       |
|        Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                        |14     |10      |0       |14      |0       |0       |
|        Inst_clk_serializer_10_1    |Serial_N_1_lvds                            |5      |2       |0       |5       |0       |0       |
|        Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                        |14     |3       |0       |14      |0       |0       |
|    u_video_driver                  |video_driver                               |152    |91      |61      |32      |0       |0       |
|  u_sd_ctrl_top                     |sd_ctrl_top                                |382    |265     |49      |211     |0       |0       |
|    u_sd_init                       |sd_init                                    |227    |154     |32      |110     |0       |0       |
|    u_sd_read                       |sd_read                                    |155    |111     |17      |101     |0       |0       |
|  u_sd_read_photo                   |read_rawdata                               |230    |180     |32      |149     |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                             |347    |194     |71      |220     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                    |347    |194     |71      |220     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                |126    |57      |0       |126     |0       |0       |
|        reg_inst                    |register                                   |124    |55      |0       |124     |0       |0       |
|        tap_inst                    |tap                                        |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger                                    |221    |137     |71      |94      |0       |0       |
|        bus_inst                    |bus_top                                    |21     |13      |6       |12      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                    |1      |0       |0       |1       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                    |3      |3       |0       |3       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                    |15     |8       |6       |6       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                   |119    |86      |33      |56      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1322  
    #2          2       364   
    #3          3       163   
    #4          4        88   
    #5        5-10      137   
    #6        11-50      56   
    #7       51-100      1    
    #8       101-500     2    
  Average     2.45            

RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 8000, tnet num: 2154, tinst num: 990, tnode num: 10342, tedge num: 13698.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SD-SDRAM-ISP-HDMI_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 2154 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 9 (9 unconstrainted).
TMR-5009 WARNING: No clock constraint on 9 clock net(s): 
		config_inst_syn_10
		sys_clk_dup_1
		u_clk_wiz_1/clk0_out
		u_ddr3_top/clk_sdram
		u_ddr3_top/u_sdram_fifo_ctrl/clk_ref
		u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr
		u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw
		u_sd_ctrl_top/u_sd_init/div_clk_syn_4
		u_sd_ctrl_top/u_sd_read/clk_ref_180deg
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_0/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_1/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SD-SDRAM-ISP-HDMI_phy.timing, timing summary in SD-SDRAM-ISP-HDMI_phy.tsm.
RUN-1002 : start command "export_bid SD-SDRAM-ISP-HDMI_inst.bid"
PRG-1000 : <!-- HMAC is: 74a58b26ffee9ac0697db9435fa48f992105298fccbd6e877ca15d478def5cf3 -->
RUN-1002 : start command "bitgen -bit SD-SDRAM-ISP-HDMI.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 990
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 2156, pip num: 17973
BIT-1002 : Init feedthrough completely, num: 6
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1670 valid insts, and 52143 bits set as '1'.
BIT-1004 : the usercode register value: 00000000001111010101000110101001
BIT-1004 : PLL setting string = 0110
BIT-1004 : Generate bits file SD-SDRAM-ISP-HDMI.bit.
RUN-1003 : finish command "bitgen -bit SD-SDRAM-ISP-HDMI.bit" in  2.392487s wall, 11.984375s user + 0.109375s system = 12.093750s CPU (505.5%)

RUN-1004 : used memory is 532 MB, reserved memory is 506 MB, peak memory is 707 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240705_175530.log"
