<stg><name>fir_hls_Pipeline_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %shift_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="shift_reg"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %shift_reg_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shift_reg_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %shift_reg_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shift_reg_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %shift_reg_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shift_reg_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %shift_reg_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shift_reg_4"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %shift_reg_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shift_reg_5"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %shift_reg_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shift_reg_6"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4">
<![CDATA[
newFuncRoot:8 %muxLogicData_to_store_ln0 = muxlogic i4 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="4">
<![CDATA[
newFuncRoot:9 %muxLogicAddr_to_store_ln0 = muxlogic i4 %empty

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i4 0, i4 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4">
<![CDATA[
memset.loop:0 %MuxLogicAddr_to_p_load = muxlogic i4 %empty

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_p_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
memset.loop:1 %p_load = load i4 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
memset.loop:2 %MuxLogicAddr_to_shift_reg_7 = muxlogic i32 %shift_reg

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_shift_reg_7"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
memset.loop:3 %shift_reg_7 = load i32 %shift_reg

]]></Node>
<StgValue><ssdm name="shift_reg_7"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
memset.loop:4 %MuxLogicAddr_to_shift_reg_8 = muxlogic i32 %shift_reg_1

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_shift_reg_8"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
memset.loop:5 %shift_reg_8 = load i32 %shift_reg_1

]]></Node>
<StgValue><ssdm name="shift_reg_8"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
memset.loop:6 %MuxLogicAddr_to_shift_reg_9 = muxlogic i32 %shift_reg_2

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_shift_reg_9"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
memset.loop:7 %shift_reg_9 = load i32 %shift_reg_2

]]></Node>
<StgValue><ssdm name="shift_reg_9"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
memset.loop:8 %MuxLogicAddr_to_shift_reg_10 = muxlogic i32 %shift_reg_3

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_shift_reg_10"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
memset.loop:9 %shift_reg_10 = load i32 %shift_reg_3

]]></Node>
<StgValue><ssdm name="shift_reg_10"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
memset.loop:10 %MuxLogicAddr_to_shift_reg_11 = muxlogic i32 %shift_reg_4

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_shift_reg_11"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
memset.loop:11 %shift_reg_11 = load i32 %shift_reg_4

]]></Node>
<StgValue><ssdm name="shift_reg_11"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
memset.loop:12 %MuxLogicAddr_to_shift_reg_12 = muxlogic i32 %shift_reg_5

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_shift_reg_12"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
memset.loop:13 %shift_reg_12 = load i32 %shift_reg_5

]]></Node>
<StgValue><ssdm name="shift_reg_12"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
memset.loop:14 %MuxLogicAddr_to_shift_reg_13 = muxlogic i32 %shift_reg_6

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_shift_reg_13"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
memset.loop:15 %shift_reg_13 = load i32 %shift_reg_6

]]></Node>
<StgValue><ssdm name="shift_reg_13"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop:16 %empty_10 = add i4 %p_load, i4 1

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="29" op_0_bw="32">
<![CDATA[
memset.loop:17 %empty_11 = trunc i32 %shift_reg_7

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="29" op_0_bw="32">
<![CDATA[
memset.loop:18 %empty_12 = trunc i32 %shift_reg_8

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="29" op_0_bw="32">
<![CDATA[
memset.loop:19 %empty_13 = trunc i32 %shift_reg_9

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="29" op_0_bw="32">
<![CDATA[
memset.loop:20 %empty_14 = trunc i32 %shift_reg_10

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="29" op_0_bw="32">
<![CDATA[
memset.loop:21 %empty_15 = trunc i32 %shift_reg_11

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="29" op_0_bw="32">
<![CDATA[
memset.loop:22 %empty_16 = trunc i32 %shift_reg_12

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="29" op_0_bw="32">
<![CDATA[
memset.loop:23 %empty_17 = trunc i32 %shift_reg_13

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop:24 %exitcond82 = icmp_eq  i4 %p_load, i4 8

]]></Node>
<StgValue><ssdm name="exitcond82"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:25 %br_ln0 = br i1 %exitcond82, void %memset.loop.split, void %VITIS_LOOP_15_2.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop.split:0 %specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln10"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop.split:1 %speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln10"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="4">
<![CDATA[
memset.loop.split:2 %empty_18 = trunc i4 %p_load

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
memset.loop.split:3 %switch_ln0 = switch i3 %empty_18, void %.exit, i3 0, void %memset.loop.split..exit_crit_edge9, i3 1, void %.case.1, i3 2, void %.case.2, i3 3, void %.case.3, i3 4, void %.case.4, i3 5, void %.case.5, i3 6, void %memset.loop.split..exit_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
<literal name="empty_18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32">
<![CDATA[
memset.loop.split..exit_crit_edge:0 %muxLogicData_to_store_ln10 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln10"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
<literal name="empty_18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32">
<![CDATA[
memset.loop.split..exit_crit_edge:1 %muxLogicAddr_to_store_ln10 = muxlogic i32 %shift_reg_6

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln10"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
<literal name="empty_18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
memset.loop.split..exit_crit_edge:2 %store_ln10 = store i32 0, i32 %shift_reg_6

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
<literal name="empty_18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split..exit_crit_edge:3 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
<literal name="empty_18" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32">
<![CDATA[
.case.5:0 %muxLogicData_to_store_ln10 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln10"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
<literal name="empty_18" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32">
<![CDATA[
.case.5:1 %muxLogicAddr_to_store_ln10 = muxlogic i32 %shift_reg_5

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln10"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
<literal name="empty_18" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.case.5:2 %store_ln10 = store i32 0, i32 %shift_reg_5

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
<literal name="empty_18" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
.case.5:3 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
<literal name="empty_18" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32">
<![CDATA[
.case.4:0 %muxLogicData_to_store_ln10 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln10"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
<literal name="empty_18" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32">
<![CDATA[
.case.4:1 %muxLogicAddr_to_store_ln10 = muxlogic i32 %shift_reg_4

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln10"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
<literal name="empty_18" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.case.4:2 %store_ln10 = store i32 0, i32 %shift_reg_4

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
<literal name="empty_18" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
.case.4:3 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
<literal name="empty_18" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32">
<![CDATA[
.case.3:0 %muxLogicData_to_store_ln10 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln10"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
<literal name="empty_18" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32">
<![CDATA[
.case.3:1 %muxLogicAddr_to_store_ln10 = muxlogic i32 %shift_reg_3

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln10"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
<literal name="empty_18" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.case.3:2 %store_ln10 = store i32 0, i32 %shift_reg_3

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
<literal name="empty_18" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
.case.3:3 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
<literal name="empty_18" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32">
<![CDATA[
.case.2:0 %muxLogicData_to_store_ln10 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln10"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
<literal name="empty_18" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32">
<![CDATA[
.case.2:1 %muxLogicAddr_to_store_ln10 = muxlogic i32 %shift_reg_2

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln10"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
<literal name="empty_18" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.case.2:2 %store_ln10 = store i32 0, i32 %shift_reg_2

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
<literal name="empty_18" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.case.2:3 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
<literal name="empty_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32">
<![CDATA[
.case.1:0 %muxLogicData_to_store_ln10 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln10"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
<literal name="empty_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32">
<![CDATA[
.case.1:1 %muxLogicAddr_to_store_ln10 = muxlogic i32 %shift_reg_1

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln10"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
<literal name="empty_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.case.1:2 %store_ln10 = store i32 0, i32 %shift_reg_1

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
<literal name="empty_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
.case.1:3 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
<literal name="empty_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32">
<![CDATA[
memset.loop.split..exit_crit_edge9:0 %muxLogicData_to_store_ln10 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln10"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
<literal name="empty_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32">
<![CDATA[
memset.loop.split..exit_crit_edge9:1 %muxLogicAddr_to_store_ln10 = muxlogic i32 %shift_reg

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln10"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
<literal name="empty_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
memset.loop.split..exit_crit_edge9:2 %store_ln10 = store i32 0, i32 %shift_reg

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
<literal name="empty_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split..exit_crit_edge9:3 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="4">
<![CDATA[
.exit:0 %muxLogicData_to_store_ln0 = muxlogic i4 %empty_10

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="4">
<![CDATA[
.exit:1 %muxLogicAddr_to_store_ln0 = muxlogic i4 %empty

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.exit:2 %store_ln0 = store i4 %empty_10, i4 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
.exit:3 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.preheader.exitStub:0 %muxLogicData_to_write_ln0 = muxlogic i29 %empty_17

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="29" op_2_bw="29">
<![CDATA[
VITIS_LOOP_15_2.preheader.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %shift_reg_6_out, i29 %empty_17

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.preheader.exitStub:2 %muxLogicData_to_write_ln0 = muxlogic i29 %empty_16

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="29" op_2_bw="29">
<![CDATA[
VITIS_LOOP_15_2.preheader.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %shift_reg_5_out, i29 %empty_16

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.preheader.exitStub:4 %muxLogicData_to_write_ln0 = muxlogic i29 %empty_15

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="29" op_2_bw="29">
<![CDATA[
VITIS_LOOP_15_2.preheader.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %shift_reg_4_out, i29 %empty_15

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.preheader.exitStub:6 %muxLogicData_to_write_ln0 = muxlogic i29 %empty_14

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="29" op_2_bw="29">
<![CDATA[
VITIS_LOOP_15_2.preheader.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %shift_reg_3_out, i29 %empty_14

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.preheader.exitStub:8 %muxLogicData_to_write_ln0 = muxlogic i29 %empty_13

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="29" op_2_bw="29">
<![CDATA[
VITIS_LOOP_15_2.preheader.exitStub:9 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %shift_reg_2_out, i29 %empty_13

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.preheader.exitStub:10 %muxLogicData_to_write_ln0 = muxlogic i29 %empty_12

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="29" op_2_bw="29">
<![CDATA[
VITIS_LOOP_15_2.preheader.exitStub:11 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %shift_reg_1_out, i29 %empty_12

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="29">
<![CDATA[
VITIS_LOOP_15_2.preheader.exitStub:12 %muxLogicData_to_write_ln0 = muxlogic i29 %empty_11

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="29" op_2_bw="29">
<![CDATA[
VITIS_LOOP_15_2.preheader.exitStub:13 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %shift_reg_out, i29 %empty_11

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0">
<![CDATA[
VITIS_LOOP_15_2.preheader.exitStub:14 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="99" name="shift_reg_6_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_6_out"/></StgValue>
</port>
<port id="100" name="shift_reg_5_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_5_out"/></StgValue>
</port>
<port id="101" name="shift_reg_4_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_4_out"/></StgValue>
</port>
<port id="102" name="shift_reg_3_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_3_out"/></StgValue>
</port>
<port id="103" name="shift_reg_2_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_2_out"/></StgValue>
</port>
<port id="104" name="shift_reg_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_1_out"/></StgValue>
</port>
<port id="105" name="shift_reg_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="107" from="StgValue_106" to="empty" fromId="106" toId="4">
</dataflow>
<dataflow id="108" from="StgValue_106" to="shift_reg" fromId="106" toId="5">
</dataflow>
<dataflow id="109" from="StgValue_106" to="shift_reg_1" fromId="106" toId="6">
</dataflow>
<dataflow id="110" from="StgValue_106" to="shift_reg_2" fromId="106" toId="7">
</dataflow>
<dataflow id="111" from="StgValue_106" to="shift_reg_3" fromId="106" toId="8">
</dataflow>
<dataflow id="112" from="StgValue_106" to="shift_reg_4" fromId="106" toId="9">
</dataflow>
<dataflow id="113" from="StgValue_106" to="shift_reg_5" fromId="106" toId="10">
</dataflow>
<dataflow id="114" from="StgValue_106" to="shift_reg_6" fromId="106" toId="11">
</dataflow>
<dataflow id="116" from="StgValue_115" to="muxLogicData_to_store_ln0" fromId="115" toId="12">
</dataflow>
<dataflow id="117" from="empty" to="muxLogicAddr_to_store_ln0" fromId="4" toId="13">
</dataflow>
<dataflow id="118" from="StgValue_115" to="store_ln0" fromId="115" toId="14">
</dataflow>
<dataflow id="119" from="empty" to="store_ln0" fromId="4" toId="14">
</dataflow>
<dataflow id="120" from="empty" to="MuxLogicAddr_to_p_load" fromId="4" toId="16">
</dataflow>
<dataflow id="121" from="empty" to="p_load" fromId="4" toId="17">
</dataflow>
<dataflow id="122" from="shift_reg" to="MuxLogicAddr_to_shift_reg_7" fromId="5" toId="18">
</dataflow>
<dataflow id="123" from="shift_reg" to="shift_reg_7" fromId="5" toId="19">
</dataflow>
<dataflow id="124" from="shift_reg_1" to="MuxLogicAddr_to_shift_reg_8" fromId="6" toId="20">
</dataflow>
<dataflow id="125" from="shift_reg_1" to="shift_reg_8" fromId="6" toId="21">
</dataflow>
<dataflow id="126" from="shift_reg_2" to="MuxLogicAddr_to_shift_reg_9" fromId="7" toId="22">
</dataflow>
<dataflow id="127" from="shift_reg_2" to="shift_reg_9" fromId="7" toId="23">
</dataflow>
<dataflow id="128" from="shift_reg_3" to="MuxLogicAddr_to_shift_reg_10" fromId="8" toId="24">
</dataflow>
<dataflow id="129" from="shift_reg_3" to="shift_reg_10" fromId="8" toId="25">
</dataflow>
<dataflow id="130" from="shift_reg_4" to="MuxLogicAddr_to_shift_reg_11" fromId="9" toId="26">
</dataflow>
<dataflow id="131" from="shift_reg_4" to="shift_reg_11" fromId="9" toId="27">
</dataflow>
<dataflow id="132" from="shift_reg_5" to="MuxLogicAddr_to_shift_reg_12" fromId="10" toId="28">
</dataflow>
<dataflow id="133" from="shift_reg_5" to="shift_reg_12" fromId="10" toId="29">
</dataflow>
<dataflow id="134" from="shift_reg_6" to="MuxLogicAddr_to_shift_reg_13" fromId="11" toId="30">
</dataflow>
<dataflow id="135" from="shift_reg_6" to="shift_reg_13" fromId="11" toId="31">
</dataflow>
<dataflow id="136" from="p_load" to="empty_10" fromId="17" toId="32">
</dataflow>
<dataflow id="138" from="StgValue_137" to="empty_10" fromId="137" toId="32">
</dataflow>
<dataflow id="139" from="shift_reg_7" to="empty_11" fromId="19" toId="33">
</dataflow>
<dataflow id="140" from="shift_reg_8" to="empty_12" fromId="21" toId="34">
</dataflow>
<dataflow id="141" from="shift_reg_9" to="empty_13" fromId="23" toId="35">
</dataflow>
<dataflow id="142" from="shift_reg_10" to="empty_14" fromId="25" toId="36">
</dataflow>
<dataflow id="143" from="shift_reg_11" to="empty_15" fromId="27" toId="37">
</dataflow>
<dataflow id="144" from="shift_reg_12" to="empty_16" fromId="29" toId="38">
</dataflow>
<dataflow id="145" from="shift_reg_13" to="empty_17" fromId="31" toId="39">
</dataflow>
<dataflow id="146" from="p_load" to="exitcond82" fromId="17" toId="40">
</dataflow>
<dataflow id="148" from="StgValue_147" to="exitcond82" fromId="147" toId="40">
</dataflow>
<dataflow id="149" from="exitcond82" to="br_ln0" fromId="40" toId="41">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecPipeline" to="specpipeline_ln10" fromId="150" toId="42">
</dataflow>
<dataflow id="153" from="StgValue_152" to="specpipeline_ln10" fromId="152" toId="42">
</dataflow>
<dataflow id="155" from="StgValue_154" to="specpipeline_ln10" fromId="154" toId="42">
</dataflow>
<dataflow id="156" from="StgValue_154" to="specpipeline_ln10" fromId="154" toId="42">
</dataflow>
<dataflow id="157" from="StgValue_154" to="specpipeline_ln10" fromId="154" toId="42">
</dataflow>
<dataflow id="159" from="empty_1" to="specpipeline_ln10" fromId="158" toId="42">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln10" fromId="160" toId="43">
</dataflow>
<dataflow id="163" from="StgValue_162" to="speclooptripcount_ln10" fromId="162" toId="43">
</dataflow>
<dataflow id="164" from="StgValue_162" to="speclooptripcount_ln10" fromId="162" toId="43">
</dataflow>
<dataflow id="165" from="StgValue_162" to="speclooptripcount_ln10" fromId="162" toId="43">
</dataflow>
<dataflow id="166" from="p_load" to="empty_18" fromId="17" toId="44">
</dataflow>
<dataflow id="167" from="empty_18" to="switch_ln0" fromId="44" toId="45">
</dataflow>
<dataflow id="169" from="StgValue_168" to="switch_ln0" fromId="168" toId="45">
</dataflow>
<dataflow id="171" from="StgValue_170" to="switch_ln0" fromId="170" toId="45">
</dataflow>
<dataflow id="173" from="StgValue_172" to="switch_ln0" fromId="172" toId="45">
</dataflow>
<dataflow id="175" from="StgValue_174" to="switch_ln0" fromId="174" toId="45">
</dataflow>
<dataflow id="177" from="StgValue_176" to="switch_ln0" fromId="176" toId="45">
</dataflow>
<dataflow id="179" from="StgValue_178" to="switch_ln0" fromId="178" toId="45">
</dataflow>
<dataflow id="181" from="StgValue_180" to="switch_ln0" fromId="180" toId="45">
</dataflow>
<dataflow id="182" from="StgValue_154" to="muxLogicData_to_store_ln10" fromId="154" toId="46">
</dataflow>
<dataflow id="183" from="shift_reg_6" to="muxLogicAddr_to_store_ln10" fromId="11" toId="47">
</dataflow>
<dataflow id="184" from="StgValue_154" to="store_ln10" fromId="154" toId="48">
</dataflow>
<dataflow id="185" from="shift_reg_6" to="store_ln10" fromId="11" toId="48">
</dataflow>
<dataflow id="186" from="StgValue_154" to="muxLogicData_to_store_ln10" fromId="154" toId="50">
</dataflow>
<dataflow id="187" from="shift_reg_5" to="muxLogicAddr_to_store_ln10" fromId="10" toId="51">
</dataflow>
<dataflow id="188" from="StgValue_154" to="store_ln10" fromId="154" toId="52">
</dataflow>
<dataflow id="189" from="shift_reg_5" to="store_ln10" fromId="10" toId="52">
</dataflow>
<dataflow id="190" from="StgValue_154" to="muxLogicData_to_store_ln10" fromId="154" toId="54">
</dataflow>
<dataflow id="191" from="shift_reg_4" to="muxLogicAddr_to_store_ln10" fromId="9" toId="55">
</dataflow>
<dataflow id="192" from="StgValue_154" to="store_ln10" fromId="154" toId="56">
</dataflow>
<dataflow id="193" from="shift_reg_4" to="store_ln10" fromId="9" toId="56">
</dataflow>
<dataflow id="194" from="StgValue_154" to="muxLogicData_to_store_ln10" fromId="154" toId="58">
</dataflow>
<dataflow id="195" from="shift_reg_3" to="muxLogicAddr_to_store_ln10" fromId="8" toId="59">
</dataflow>
<dataflow id="196" from="StgValue_154" to="store_ln10" fromId="154" toId="60">
</dataflow>
<dataflow id="197" from="shift_reg_3" to="store_ln10" fromId="8" toId="60">
</dataflow>
<dataflow id="198" from="StgValue_154" to="muxLogicData_to_store_ln10" fromId="154" toId="62">
</dataflow>
<dataflow id="199" from="shift_reg_2" to="muxLogicAddr_to_store_ln10" fromId="7" toId="63">
</dataflow>
<dataflow id="200" from="StgValue_154" to="store_ln10" fromId="154" toId="64">
</dataflow>
<dataflow id="201" from="shift_reg_2" to="store_ln10" fromId="7" toId="64">
</dataflow>
<dataflow id="202" from="StgValue_154" to="muxLogicData_to_store_ln10" fromId="154" toId="66">
</dataflow>
<dataflow id="203" from="shift_reg_1" to="muxLogicAddr_to_store_ln10" fromId="6" toId="67">
</dataflow>
<dataflow id="204" from="StgValue_154" to="store_ln10" fromId="154" toId="68">
</dataflow>
<dataflow id="205" from="shift_reg_1" to="store_ln10" fromId="6" toId="68">
</dataflow>
<dataflow id="206" from="StgValue_154" to="muxLogicData_to_store_ln10" fromId="154" toId="70">
</dataflow>
<dataflow id="207" from="shift_reg" to="muxLogicAddr_to_store_ln10" fromId="5" toId="71">
</dataflow>
<dataflow id="208" from="StgValue_154" to="store_ln10" fromId="154" toId="72">
</dataflow>
<dataflow id="209" from="shift_reg" to="store_ln10" fromId="5" toId="72">
</dataflow>
<dataflow id="210" from="empty_10" to="muxLogicData_to_store_ln0" fromId="32" toId="74">
</dataflow>
<dataflow id="211" from="empty" to="muxLogicAddr_to_store_ln0" fromId="4" toId="75">
</dataflow>
<dataflow id="212" from="empty_10" to="store_ln0" fromId="32" toId="76">
</dataflow>
<dataflow id="213" from="empty" to="store_ln0" fromId="4" toId="76">
</dataflow>
<dataflow id="214" from="empty_17" to="muxLogicData_to_write_ln0" fromId="39" toId="78">
</dataflow>
<dataflow id="216" from="_ssdm_op_Write.ap_auto.i29P0A" to="write_ln0" fromId="215" toId="79">
</dataflow>
<dataflow id="217" from="shift_reg_6_out" to="write_ln0" fromId="99" toId="79">
</dataflow>
<dataflow id="218" from="empty_17" to="write_ln0" fromId="39" toId="79">
</dataflow>
<dataflow id="219" from="empty_16" to="muxLogicData_to_write_ln0" fromId="38" toId="80">
</dataflow>
<dataflow id="220" from="_ssdm_op_Write.ap_auto.i29P0A" to="write_ln0" fromId="215" toId="81">
</dataflow>
<dataflow id="221" from="shift_reg_5_out" to="write_ln0" fromId="100" toId="81">
</dataflow>
<dataflow id="222" from="empty_16" to="write_ln0" fromId="38" toId="81">
</dataflow>
<dataflow id="223" from="empty_15" to="muxLogicData_to_write_ln0" fromId="37" toId="82">
</dataflow>
<dataflow id="224" from="_ssdm_op_Write.ap_auto.i29P0A" to="write_ln0" fromId="215" toId="83">
</dataflow>
<dataflow id="225" from="shift_reg_4_out" to="write_ln0" fromId="101" toId="83">
</dataflow>
<dataflow id="226" from="empty_15" to="write_ln0" fromId="37" toId="83">
</dataflow>
<dataflow id="227" from="empty_14" to="muxLogicData_to_write_ln0" fromId="36" toId="84">
</dataflow>
<dataflow id="228" from="_ssdm_op_Write.ap_auto.i29P0A" to="write_ln0" fromId="215" toId="85">
</dataflow>
<dataflow id="229" from="shift_reg_3_out" to="write_ln0" fromId="102" toId="85">
</dataflow>
<dataflow id="230" from="empty_14" to="write_ln0" fromId="36" toId="85">
</dataflow>
<dataflow id="231" from="empty_13" to="muxLogicData_to_write_ln0" fromId="35" toId="86">
</dataflow>
<dataflow id="232" from="_ssdm_op_Write.ap_auto.i29P0A" to="write_ln0" fromId="215" toId="87">
</dataflow>
<dataflow id="233" from="shift_reg_2_out" to="write_ln0" fromId="103" toId="87">
</dataflow>
<dataflow id="234" from="empty_13" to="write_ln0" fromId="35" toId="87">
</dataflow>
<dataflow id="235" from="empty_12" to="muxLogicData_to_write_ln0" fromId="34" toId="88">
</dataflow>
<dataflow id="236" from="_ssdm_op_Write.ap_auto.i29P0A" to="write_ln0" fromId="215" toId="89">
</dataflow>
<dataflow id="237" from="shift_reg_1_out" to="write_ln0" fromId="104" toId="89">
</dataflow>
<dataflow id="238" from="empty_12" to="write_ln0" fromId="34" toId="89">
</dataflow>
<dataflow id="239" from="empty_11" to="muxLogicData_to_write_ln0" fromId="33" toId="90">
</dataflow>
<dataflow id="240" from="_ssdm_op_Write.ap_auto.i29P0A" to="write_ln0" fromId="215" toId="91">
</dataflow>
<dataflow id="241" from="shift_reg_out" to="write_ln0" fromId="105" toId="91">
</dataflow>
<dataflow id="242" from="empty_11" to="write_ln0" fromId="33" toId="91">
</dataflow>
<dataflow id="243" from="exitcond82" to="StgValue_2" fromId="40" toId="2">
</dataflow>
<dataflow id="244" from="empty_18" to="StgValue_2" fromId="44" toId="2">
</dataflow>
</dataflows>


</stg>
