tb_pw.v
../hdl/usb_reg_main.v 
../hdl/phywhisperer_top.v 
../hdl/reg_main.v 
../hdl/reg_usb.v 
../hdl/fifo.v 
../hdl/fe_capture_main.v
../hdl/fe_capture_usb.v
../hdl/pw_trigger.v
../hdl/pattern_matcher_usb.v
../hdl/usb_autodetect.v
../hdl/cdc_pulse.v
../hdl/userio.v
../vivado/pw_fpga.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v
-y/mnt/c/Xilinx/Vivado/2018.3/ids_lite/ISE/verilog/src/unisims/
