

================================================================
== Vivado HLS Report for 'i_convolution1'
================================================================
* Date:           Sun Oct 30 00:20:25 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1383325|  1383325|  1383325|  1383325|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  1383324|  1383324|    230554|          -|          -|     6|    no    |
        | + Loop 1.1              |   230552|   230552|      8234|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1          |     8232|     8232|       294|          -|          -|    28|    no    |
        |   +++ Loop 1.1.1.1      |      285|      285|        57|          -|          -|     5|    no    |
        |    ++++ Loop 1.1.1.1.1  |       55|       55|        11|          -|          -|     5|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    272|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    206|    -|
|Register         |        -|      -|     342|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     690|   1189|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |lenet_top_fadd_32bkb_U7  |lenet_top_fadd_32bkb  |        0|      2|  205|  390|    0|
    |lenet_top_fmul_32cud_U8  |lenet_top_fmul_32cud  |        0|      3|  143|  321|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  348|  711|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln21_1_fu_401_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln21_2_fu_227_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln21_3_fu_338_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln21_4_fu_359_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln21_5_fu_391_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln21_fu_365_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln23_1_fu_423_p2  |     +    |      0|  0|  19|          14|          14|
    |add_ln23_fu_271_p2    |     +    |      0|  0|  14|          10|          10|
    |co_fu_196_p2          |     +    |      0|  0|  12|           3|           1|
    |h_fu_261_p2           |     +    |      0|  0|  15|           5|           1|
    |m_fu_328_p2           |     +    |      0|  0|  12|           3|           1|
    |n_fu_381_p2           |     +    |      0|  0|  12|           3|           1|
    |w_fu_312_p2           |     +    |      0|  0|  15|           5|           1|
    |sub_ln23_1_fu_300_p2  |     -    |      0|  0|  19|          14|          14|
    |sub_ln23_fu_245_p2    |     -    |      0|  0|  15|           9|           9|
    |icmp_ln13_fu_190_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln14_fu_255_p2   |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln15_fu_306_p2   |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln18_fu_322_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln20_fu_375_p2   |   icmp   |      0|  0|   9|           3|           3|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 272|         125|         109|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  113|         24|    1|         24|
    |co_0_reg_99    |    9|          2|    3|          6|
    |grp_fu_180_p0  |   15|          3|   32|         96|
    |grp_fu_180_p1  |   15|          3|   32|         96|
    |h_0_reg_110    |    9|          2|    5|         10|
    |m_0_reg_146    |    9|          2|    3|          6|
    |n_0_reg_169    |    9|          2|    3|          6|
    |sum_0_reg_134  |    9|          2|   32|         64|
    |sum_1_reg_157  |    9|          2|   32|         64|
    |w_0_reg_122    |    9|          2|    5|         10|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  206|         44|  148|        382|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln21_2_reg_440      |   6|   0|    6|          0|
    |add_ln21_4_reg_484      |   9|   0|    9|          0|
    |add_ln21_reg_489        |   5|   0|    5|          0|
    |add_ln23_1_reg_537      |  14|   0|   14|          0|
    |ap_CS_fsm               |  23|   0|   23|          0|
    |bias_addr_reg_450       |   3|   0|    3|          0|
    |bias_load_reg_532       |  32|   0|   32|          0|
    |co_0_reg_99             |   3|   0|    3|          0|
    |co_reg_435              |   3|   0|    3|          0|
    |h_0_reg_110             |   5|   0|    5|          0|
    |h_reg_458               |   5|   0|    5|          0|
    |input_0_load_reg_517    |  32|   0|   32|          0|
    |m_0_reg_146             |   3|   0|    3|          0|
    |m_reg_479               |   3|   0|    3|          0|
    |n_0_reg_169             |   3|   0|    3|          0|
    |n_reg_497               |   3|   0|    3|          0|
    |sext_ln23_reg_445       |   8|   0|   10|          2|
    |sub_ln23_1_reg_463      |  12|   0|   14|          2|
    |sum_0_reg_134           |  32|   0|   32|          0|
    |sum_1_reg_157           |  32|   0|   32|          0|
    |tmp_7_reg_522           |  32|   0|   32|          0|
    |tmp_reg_542             |  32|   0|   32|          0|
    |w_0_reg_122             |   5|   0|    5|          0|
    |w_reg_471               |   5|   0|    5|          0|
    |weights_0_load_reg_512  |  32|   0|   32|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 342|   0|  346|          4|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------------+-----+-----+------------+----------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | i_convolution1 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | i_convolution1 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | i_convolution1 | return value |
|ap_done             | out |    1| ap_ctrl_hs | i_convolution1 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | i_convolution1 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | i_convolution1 | return value |
|input_0_address0    | out |   10|  ap_memory |     input_0    |     array    |
|input_0_ce0         | out |    1|  ap_memory |     input_0    |     array    |
|input_0_q0          |  in |   32|  ap_memory |     input_0    |     array    |
|weights_0_address0  | out |    8|  ap_memory |    weights_0   |     array    |
|weights_0_ce0       | out |    1|  ap_memory |    weights_0   |     array    |
|weights_0_q0        |  in |   32|  ap_memory |    weights_0   |     array    |
|bias_address0       | out |    3|  ap_memory |      bias      |     array    |
|bias_ce0            | out |    1|  ap_memory |      bias      |     array    |
|bias_q0             |  in |   32|  ap_memory |      bias      |     array    |
|output_r_address0   | out |   13|  ap_memory |    output_r    |     array    |
|output_r_ce0        | out |    1|  ap_memory |    output_r    |     array    |
|output_r_we0        | out |    1|  ap_memory |    output_r    |     array    |
|output_r_d0         | out |   32|  ap_memory |    output_r    |     array    |
+--------------------+-----+-----+------------+----------------+--------------+

