<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="MSS_DCC" id="MSS_DCC">
  
  
  <register acronym="DCCGCTRL" description="         Starts / stops the counters clears the  error signal    " id="DCCGCTRL" offset="0x0" width="32">
    
  <bitfield begin="31" description="Reserved" end="16" id="NU" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="The DONEENA bit enables/disables the done signal. 0101 =  disabled &amp; 1010 = enabled    " end="12" id="DONENA" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description="Single/Continuous checking mode. 0101 = Continuous &amp; 1010 =  Single    " end="8" id="SINGLESHOT" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="The ERRENA bit enables/disables the error signal. 0101 =  disabled &amp; 1010 = enabled    " end="4" id="ERRENA" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="3" description="The DCCENA bit starts and stops the operation of the dcc  0101 = disabled &amp; 1010 = enabled    " end="0" id="DCCENA" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="DCCREV" description="         Module version    " id="DCCREV" offset="0x4" width="32">
    
  <bitfield begin="31" description="Reserved" end="31" id="NU2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" SCHEME. - (RO  )    " end="28" id="SCHEME" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="27" description="Reserved" end="26" id="NU1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="25" description="Functional release number - (RO  )    " end="14" id="FUNC" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="13" description="Design Release Number - (RO  )    " end="9" id="RTL" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="8" description="Major Revision Number - (RO  )    " end="6" id="MAJOR" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="5" description="Indicates a special version of the module. May not be  supported  by standard software - (RO  )    " end="5" id="CUSTOM" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="Minor revision number. - (RO  )    " end="0" id="MINOR" rwaccess="R" width="5"></bitfield>
  </register>
  
  
  <register acronym="DCCCNTSEED0" description="         Seed value for the counter attached to  clock source 0    " id="DCCCNTSEED0" offset="0x8" width="32">
    
  <bitfield begin="31" description="Reserved" end="20" id="NU3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="The seed value for Counter 0. The seed value that gets  loaded into counter 0 (clock  source 0)     " end="0" id="COUNTSEED0" rwaccess="RW" width="20"></bitfield>
  </register>
  
  
  <register acronym="DCCVALIDSEED0" description="         Seed value for the timeout counter  attached to clock source 0    " id="DCCVALIDSEED0" offset="0xC" width="32">
    
  <bitfield begin="31" description="Reserved" end="16" id="NU4" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="The seed value for Valid Duration Counter 0.The seed value  that gets loaded into the valid duration counter for clock  source 0    " end="0" id="VALIDSEED0" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="DCCCNTSEED1" description="         Seed value for the counter attached to  clock source 1    " id="DCCCNTSEED1" offset="0x10" width="32">
    
  <bitfield begin="31" description="Reserved" end="20" id="NU5" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="The seed value for Counter 1. The seed value that gets  loaded into counter 1 (clock  source 1     " end="0" id="COUNTSEED1" rwaccess="RW" width="20"></bitfield>
  </register>
  
  
  <register acronym="DCCSTAT" description="         Contains the error &amp; done flag bit    " id="DCCSTAT" offset="0x14" width="32">
    
  <bitfield begin="31" description="Reserved" end="2" id="NU6" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description="Indicates whether or not an done has occured. Writing a 1 to this bit clears  the flag.     " end="1" id="DONE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Indicates whether or not an error has occured. Writing a 1 to this bit clears  the flag.     " end="0" id="ERR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DCCCNT0" description="         Value of the counter attached to clock  source 0    " id="DCCCNT0" offset="0x18" width="32">
    
  <bitfield begin="31" description=" Reserved" end="20" id="NU7" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="This field contains the current value of counter 0. - (RO   )   " end="0" id="COUNT0" rwaccess="R" width="20"></bitfield>
  </register>
  
  
  <register acronym="DCCVALID0" description="         Value of the valid counter attached to  clock source 0    " id="DCCVALID0" offset="0x1C" width="32">
    
  <bitfield begin="31" description="Reserved" end="16" id="NU8" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="This field contains the current value of valid counter 0. -  (RO  )   " end="0" id="VALID0" rwaccess="R" width="16"></bitfield>
  </register>
  
  
  <register acronym="DCCCNT1" description="         Value of the counter attached to clock  source 1    " id="DCCCNT1" offset="0x20" width="32">
    
  <bitfield begin="31" description=" Reserved" end="20" id="NU9" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="This field contains the current value of counter 1. - (RO   )   " end="0" id="COUNT1" rwaccess="R" width="20"></bitfield>
  </register>
  
  
  <register acronym="DCCCLKSSRC1" description="         Clock source1 selection control    " id="DCCCLKSSRC1" offset="0x24" width="32">
    
  <bitfield begin="31" description=" Reserved" end="16" id="NU11" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="Key Programing (1010 is the KEY Value)" end="12" id="KEY_B4" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description="Reserved" end="4" id="NU10" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="3" description="Clock source selection for Source 0 DCC-A Clock source-0 selection Program value and its respective clock selected   0x0 - REF_CLK 0x1 - CPU_CLK 0x2 - RC_CLK 0x3 - RC_CLK 0x4 - RC_CLK 0x5 - RC_CLK 0x6 - RC_CLK 0x7 - RC_CLK DCC-B Clock source-0 selection Program value and its respective clock selected   0x0 - VCLK 0x1 - DSS_CLK 0x2 - BSS_CLK 0x3 - QSPI_CLK 0x4 - FDCAN_CLK 0x5 - REF_CLK 0x6 - CPU_CLK 0x7 - RC_CLK" end="0" id="CLK_SRC1" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="DCCCLKSSRC0" description="         Clock source0 selection control    " id="DCCCLKSSRC0" offset="0x28" width="32">
    
  <bitfield begin="31" description="Reserved" end="4" id="NU12" rwaccess="R" width="28"></bitfield>
    
  <bitfield begin="3" description="Clock source selection for Source 0 DCC-A Clock source-0 selection Program value and its respective clock selected   0 - REF_CLK A - PLL_600 5 - PLL_240 DCC-B Clock source-0 selection Program value and its respective clock selected   0 - PLL_600 A - VCLK 5 - CPU_CLK" end="0" id="CLK_SRC0" rwaccess="RW" width="4"></bitfield>
  </register>
</module>
