// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then
 * the in value is loaded into the memory location specified by address
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    DMux8Way(in=load, sel=address[0..2], a=rld0, b=rld1, c=rld2, d=rld3, e=rld4, f=rld5, g=rld6, h=rld7);
    RAM512(in=in, load=rld0, address=address[3..11], out=rm0);
    RAM512(in=in, load=rld1, address=address[3..11], out=rm1);
    RAM512(in=in, load=rld2, address=address[3..11], out=rm2);
    RAM512(in=in, load=rld3, address=address[3..11], out=rm3);
    RAM512(in=in, load=rld4, address=address[3..11], out=rm4);
    RAM512(in=in, load=rld5, address=address[3..11], out=rm5);
    RAM512(in=in, load=rld6, address=address[3..11], out=rm6);
    RAM512(in=in, load=rld7, address=address[3..11], out=rm7);
    Mux8Way16(a=rm0, b=rm1, c=rm2, d=rm3, e=rm4, f=rm5, g=rm6, h=rm7, sel=address[0..2], out=out);
}
