Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 12 14:52:44 2024
| Host         : LAPTOP-EVQDCN9M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adc_resampler_timing_summary_routed.rpt -pb adc_resampler_timing_summary_routed.pb -rpx adc_resampler_timing_summary_routed.rpx -warn_on_violation
| Design       : adc_resampler
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  159         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (159)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (252)
5. checking no_input_delay (32)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (159)
--------------------------
 There are 159 register/latch pins with no clock driven by root clock pin: i_dds_clk_50MHz (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (252)
--------------------------------------------------
 There are 252 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (32)
-------------------------------
 There are 32 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  253          inf        0.000                      0                  253           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           253 Endpoints
Min Delay           253 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            TEST_DDS_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.482ns  (logic 3.963ns (52.970%)  route 3.519ns (47.030%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y17          DSP48E1                      0.000     0.000 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_CLK_P[41])
                                                      0.434     0.434 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=1, routed)           3.519     3.953    TEST_DDS_OUT_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.529     7.482 r  TEST_DDS_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     7.482    TEST_DDS_OUT
    G17                                                               r  TEST_DDS_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[45]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.748ns  (logic 1.947ns (51.953%)  route 1.801ns (48.047%))
  Logic Levels:           9  (CARRY4=7 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE                         0.000     0.000 r  sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/C
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/Q
                         net (fo=1, routed)           1.801     2.319    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[23]
    SLICE_X59Y40         LUT2 (Prop_lut2_I1_O)        0.124     2.443 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[23]_i_2/O
                         net (fo=1, routed)           0.000     2.443    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_0[3]
    SLICE_X59Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.844 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.844    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.958 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.958    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.072 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.072    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.186 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.186    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.300 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.300    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.414 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.414    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.748 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.748    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1_n_6
    SLICE_X59Y46         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.727ns  (logic 1.926ns (51.682%)  route 1.801ns (48.318%))
  Logic Levels:           9  (CARRY4=7 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE                         0.000     0.000 r  sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/C
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/Q
                         net (fo=1, routed)           1.801     2.319    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[23]
    SLICE_X59Y40         LUT2 (Prop_lut2_I1_O)        0.124     2.443 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[23]_i_2/O
                         net (fo=1, routed)           0.000     2.443    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_0[3]
    SLICE_X59Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.844 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.844    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.958 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.958    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.072 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.072    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.186 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.186    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.300 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.300    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.414 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.414    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.727 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.727    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1_n_4
    SLICE_X59Y46         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[46]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.653ns  (logic 1.852ns (50.703%)  route 1.801ns (49.297%))
  Logic Levels:           9  (CARRY4=7 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE                         0.000     0.000 r  sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/C
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/Q
                         net (fo=1, routed)           1.801     2.319    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[23]
    SLICE_X59Y40         LUT2 (Prop_lut2_I1_O)        0.124     2.443 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[23]_i_2/O
                         net (fo=1, routed)           0.000     2.443    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_0[3]
    SLICE_X59Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.844 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.844    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.958 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.958    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.072 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.072    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.186 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.186    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.300 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.300    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.414 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.414    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.653 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.653    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1_n_5
    SLICE_X59Y46         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[44]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.637ns  (logic 1.836ns (50.486%)  route 1.801ns (49.514%))
  Logic Levels:           9  (CARRY4=7 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE                         0.000     0.000 r  sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/C
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/Q
                         net (fo=1, routed)           1.801     2.319    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[23]
    SLICE_X59Y40         LUT2 (Prop_lut2_I1_O)        0.124     2.443 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[23]_i_2/O
                         net (fo=1, routed)           0.000     2.443    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_0[3]
    SLICE_X59Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.844 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.844    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.958 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.958    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.072 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.072    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.186 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.186    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.300 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.300    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.414 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.414    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.637 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.637    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1_n_7
    SLICE_X59Y46         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[41]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.634ns  (logic 1.833ns (50.445%)  route 1.801ns (49.555%))
  Logic Levels:           8  (CARRY4=6 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE                         0.000     0.000 r  sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/C
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/Q
                         net (fo=1, routed)           1.801     2.319    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[23]
    SLICE_X59Y40         LUT2 (Prop_lut2_I1_O)        0.124     2.443 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[23]_i_2/O
                         net (fo=1, routed)           0.000     2.443    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_0[3]
    SLICE_X59Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.844 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.844    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.958 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.958    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.072 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.072    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.186 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.186    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.300 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.300    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.634 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.634    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1_n_6
    SLICE_X59Y45         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.613ns  (logic 1.812ns (50.157%)  route 1.801ns (49.843%))
  Logic Levels:           8  (CARRY4=6 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE                         0.000     0.000 r  sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/C
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/Q
                         net (fo=1, routed)           1.801     2.319    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[23]
    SLICE_X59Y40         LUT2 (Prop_lut2_I1_O)        0.124     2.443 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[23]_i_2/O
                         net (fo=1, routed)           0.000     2.443    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_0[3]
    SLICE_X59Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.844 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.844    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.958 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.958    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.072 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.072    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.186 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.186    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.300 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.300    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.613 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.613    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1_n_4
    SLICE_X59Y45         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[42]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.539ns  (logic 1.738ns (49.115%)  route 1.801ns (50.885%))
  Logic Levels:           8  (CARRY4=6 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE                         0.000     0.000 r  sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/C
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/Q
                         net (fo=1, routed)           1.801     2.319    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[23]
    SLICE_X59Y40         LUT2 (Prop_lut2_I1_O)        0.124     2.443 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[23]_i_2/O
                         net (fo=1, routed)           0.000     2.443    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_0[3]
    SLICE_X59Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.844 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.844    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.958 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.958    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.072 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.072    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.186 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.186    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.300 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.300    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.539 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.539    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1_n_5
    SLICE_X59Y45         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[42]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[40]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.523ns  (logic 1.722ns (48.884%)  route 1.801ns (51.116%))
  Logic Levels:           8  (CARRY4=6 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE                         0.000     0.000 r  sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/C
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/Q
                         net (fo=1, routed)           1.801     2.319    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[23]
    SLICE_X59Y40         LUT2 (Prop_lut2_I1_O)        0.124     2.443 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[23]_i_2/O
                         net (fo=1, routed)           0.000     2.443    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_0[3]
    SLICE_X59Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.844 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.844    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.958 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.958    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.072 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.072    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.186 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.186    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.300 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.300    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.523 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.523    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1_n_7
    SLICE_X59Y45         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[37]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.520ns  (logic 1.719ns (48.840%)  route 1.801ns (51.160%))
  Logic Levels:           7  (CARRY4=5 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE                         0.000     0.000 r  sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/C
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/Q
                         net (fo=1, routed)           1.801     2.319    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[23]
    SLICE_X59Y40         LUT2 (Prop_lut2_I1_O)        0.124     2.443 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[23]_i_2/O
                         net (fo=1, routed)           0.000     2.443    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_0[3]
    SLICE_X59Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.844 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.844    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.958 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.958    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.072 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.072    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.186 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.186    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.520 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.520    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_6
    SLICE_X59Y44         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[37]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[38]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE                         0.000     0.000 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[2]/C
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.105     0.246    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[47]_0[2]
    SLICE_X55Y44         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[41]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE                         0.000     0.000 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[5]/C
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.116     0.257    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[47]_0[5]
    SLICE_X54Y44         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[46]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE                         0.000     0.000 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[10]/C
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.110     0.274    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[47]_0[10]
    SLICE_X54Y40         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[44]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE                         0.000     0.000 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[8]/C
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.113     0.277    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[47]_0[8]
    SLICE_X54Y44         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[41]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.042%)  route 0.091ns (32.958%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE                         0.000     0.000 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[41]/C
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[41]/Q
                         net (fo=4, routed)           0.091     0.232    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q[41]
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.045     0.277 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.277    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[9]_0[4]
    SLICE_X58Y45         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/MULT_PI_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_DX_PI/opt_has_pipe.first_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.126ns (43.238%)  route 0.165ns (56.762%))
  Logic Levels:           1  (DSP48E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1                      0.000     0.000 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/MULT_PI_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.126     0.126 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/MULT_PI_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[22]
                         net (fo=1, routed)           0.165     0.291    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_DX_PI/D[4]
    SLICE_X55Y41         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_DX_PI/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/MULT_PI_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_DX_PI/opt_has_pipe.first_q_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.126ns (43.212%)  route 0.166ns (56.788%))
  Logic Levels:           1  (DSP48E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1                      0.000     0.000 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/MULT_PI_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[34])
                                                      0.126     0.126 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/MULT_PI_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[34]
                         net (fo=1, routed)           0.166     0.292    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_DX_PI/D[16]
    SLICE_X54Y44         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_DX_PI/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/MULT_PI_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_DX_PI/opt_has_pipe.first_q_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.126ns (42.977%)  route 0.167ns (57.023%))
  Logic Levels:           1  (DSP48E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1                      0.000     0.000 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/MULT_PI_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[33])
                                                      0.126     0.126 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/MULT_PI_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[33]
                         net (fo=1, routed)           0.167     0.293    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_DX_PI/D[15]
    SLICE_X54Y43         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_DX_PI/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[39]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.666%)  route 0.168ns (54.334%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE                         0.000     0.000 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[3]/C
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.168     0.309    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[47]_0[3]
    SLICE_X55Y44         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[46]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/opt_has_pipe.first_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.820%)  route 0.125ns (40.180%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE                         0.000     0.000 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[46]/C
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[46]/Q
                         net (fo=21, routed)          0.125     0.266    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q[46]
    SLICE_X58Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.311 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.311    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/D[1]
    SLICE_X58Y46         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------





