Voltageboard settings: [1.175, 1, 0, 0, 1, 1.1, 0, 0]
Digital: {'interrupt_pushpull': 1, 'En_Inj1': 0, 'En_Inj2': 0, 'En_Inj3': 0, 'En_Inj4': 0, 'En_Inj5': 0, 'En_Inj6': 0, 'En_Inj7': 0, 'En_Inj8': 0, 'En_Inj9': 0, 'En_Inj10': 0, 'En_Inj11': 0, 'En_Inj12': 0, 'En_Inj13': 0, 'En_Inj14': 0, 'En_Inj15': 0, 'En_Inj16': 0, 'En_Inj17': 0, 'En_Inj18': 0, 'ResetB': 0, 'Extrabit0': 1, 'Extrabit1': 1, 'Extrabit2': 1, 'Extrabit3': 1, 'Extrabit4': 1, 'Extrabit5': 1, 'Extrabit6': 1, 'Extrabit7': 1, 'Extrabit8': 0, 'Extrabit9': 0, 'Extrabit10': 0, 'Extrabit11': 0, 'Extrabit12': 0, 'Extrabit13': 0, 'Extrabit14': 0}
Biasblock: {'DisHiDR': 0, 'q01': 0, 'qon0': 0, 'qon1': 1, 'qon2': 0, 'qon3': 1}
DAC: {'blres': 0, 'nu1': 0, 'vn1': 20, 'vnfb': 1, 'vnfoll': 10, 'nu5': 0, 'nu6': 0, 'nu7': 0, 'nu8': 0, 'vn2': 0, 'vnfoll2': 1, 'vnbias': 0, 'vpload': 5, 'nu13': 0, 'vncomp': 2, 'vpfoll': 60, 'nu16': 0, 'vprec': 30, 'vnrec': 30}
Receiver: {'ColConfig0': 240764202705, 'ColConfig1': 60951882640, 'ColConfig2': 46140120418, 'ColConfig3': 53669388124, 'ColConfig4': 63212012530, 'ColConfig5': 66417570346, 'ColConfig6': 68038882846, 'ColConfig7': 47729065702, 'ColConfig8': 59945999166, 'ColConfig9': 55820206162, 'ColConfig10': 68144843706, 'ColConfig11': 48030561194, 'ColConfig12': 49190318632, 'ColConfig13': 36502151100, 'ColConfig14': 53481254244, 'ColConfig15': 68039523890, 'ColConfig16': 43169140558, 'ColConfig17': 40262844334, 'ColConfig18': 40707875710, 'ColConfig19': 57029854170, 'ColConfig20': 37915145648, 'ColConfig21': 45894180094, 'ColConfig22': 53575929482, 'ColConfig23': 48049913754, 'ColConfig24': 58350780042, 'ColConfig25': 58448658238, 'ColConfig26': 62184751034, 'ColConfig27': 68417478330, 'ColConfig28': 64424344062, 'ColConfig29': 51526950910, 'ColConfig30': 63349587066, 'ColConfig31': 67509157886, 'ColConfig32': 59591622654, 'ColConfig33': 67637215230, 'ColConfig34': 66840297470}

NEvent	ChipId	Payload	Locatn	Row/Col	tStamp	MSB	LSB	ToT	ToT(us)	RealTime
0	0	 4	 29	Row	135	 9	68 	 2372 	 23.72	1656233139.4300473 
0	0	 4	 2	Col	134	 9	66 	 2370 	 23.7	1656233139.4300473 

1	0	 4	 28	Row	6	 4	199 	 1223 	 12.23	1656233140.180377 
1	0	 4	 32	Row	158	 15	249 	 4089 	 40.89	1656233140.180377 
1	0	 4	 0	Col	158	 15	243 	 4083 	 40.83	1656233140.180377 
1	0	 4	 7	Col	6	 4	180 	 1204 	 12.04	1656233140.180377 

2	0	 4	 17	Row	244	 13	90 	 3418 	 34.18	1656233140.9323773 
2	0	 4	 21	Col	244	 13	77 	 3405 	 34.05	1656233140.9323773 

3	0	 4	 15	Row	143	 6	184 	 1720 	 17.2	1656233141.776234 
3	0	 4	 2	Col	143	 6	172 	 1708 	 17.08	1656233141.776234 

4	0	 4	 18	Row	252	 9	231 	 2535 	 25.35	1656233142.75663 
4	0	 4	 21	Col	252	 9	239 	 2543 	 25.43	1656233142.75663 

5	0	 4	 24	Row	57	 5	82 	 1362 	 13.62	1656233143.724033 
5	0	 4	 7	Col	57	 5	84 	 1364 	 13.64	1656233143.724033 

6	0	 4	 13	Row	123	 13	112 	 3440 	 34.4	1656233144.4722874 
6	0	 4	 5	Col	123	 13	108 	 3436 	 34.36	1656233144.4722874 

7	0	 4	 7	Row	179	 0	78 	 78 	 0.78	1656233145.206196 
7	0	 4	 22	Col	179	 0	93 	 93 	 0.93	1656233145.206196 

8	0	 4	 26	Row	45	 14	117 	 3701 	 37.01	1656233145.9532325 
8	0	 4	 6	Col	45	 14	127 	 3711 	 37.11	1656233145.9532325 

9	0	 4	 5	Row	172	 14	126 	 3710 	 37.1	1656233146.7021117 
9	0	 4	 17	Row	125	 10	144 	 2704 	 27.04	1656233146.7021117 
9	0	 4	 19	Row	127	 2	24 	 536 	 5.36	1656233146.7021117 
9	0	 4	 2	Col	125	 10	144 	 2704 	 27.04	1656233146.7021117 
9	0	 4	 17	Col	172	 14	127 	 3711 	 37.11	1656233146.7021117 

10	0	 4	 15	Row	101	 1	31 	 287 	 2.87	1656233147.4823995 
10	0	 4	 16	Row	97	 5	247 	 1527 	 15.27	1656233147.4823995 
10	0	 4	 16	Col	97	 5	243 	 1523 	 15.23	1656233147.4823995 

11	0	 4	 18	Row	95	 11	15 	 2831 	 28.31	1656233148.2125337 
11	0	 4	 3	Col	95	 11	17 	 2833 	 28.33	1656233148.2125337 

12	0	 4	 5	Row	105	 6	155 	 1691 	 16.91	1656233150.2200758 
12	0	 4	 17	Col	105	 6	157 	 1693 	 16.93	1656233150.2200758 

