// Copyright (C) 1991-2011 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP1C20F400C6 Package FBGA400
// 

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "LHCF_FC_SCALER")
  (DATE "05/13/2015 12:12:57")
  (VENDOR "Altera")
  (PROGRAM "Quartus II")
  (VERSION "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[18\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\LAD\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3427:3427:3427) (3427:3427:3427))
        (PORT oe (4676:4676:4676) (4676:4676:4676))
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
        (IOPATH (posedge oe) padio (250:250:250) (250:250:250))
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\LAD\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2976:2976:2976) (2976:2976:2976))
        (PORT oe (4391:4391:4391) (4391:4391:4391))
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
        (IOPATH (posedge oe) padio (250:250:250) (250:250:250))
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\LAD\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3714:3714:3714) (3714:3714:3714))
        (PORT oe (4889:4889:4889) (4889:4889:4889))
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
        (IOPATH (posedge oe) padio (250:250:250) (250:250:250))
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\LAD\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3897:3897:3897) (3897:3897:3897))
        (PORT oe (5800:5800:5800) (5800:5800:5800))
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
        (IOPATH (posedge oe) padio (250:250:250) (250:250:250))
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\LAD\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3172:3172:3172) (3172:3172:3172))
        (PORT oe (4716:4716:4716) (4716:4716:4716))
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
        (IOPATH (posedge oe) padio (250:250:250) (250:250:250))
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\LAD\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1323:1323:1323) (1323:1323:1323))
        (PORT oe (2584:2584:2584) (2584:2584:2584))
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
        (IOPATH (posedge oe) padio (250:250:250) (250:250:250))
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\LAD\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2604:2604:2604) (2604:2604:2604))
        (PORT oe (3920:3920:3920) (3920:3920:3920))
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
        (IOPATH (posedge oe) padio (250:250:250) (250:250:250))
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\LAD\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1643:1643:1643) (1643:1643:1643))
        (PORT oe (3115:3115:3115) (3115:3115:3115))
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
        (IOPATH (posedge oe) padio (250:250:250) (250:250:250))
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\LAD\[8\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2166:2166:2166) (2166:2166:2166))
        (PORT oe (3562:3562:3562) (3562:3562:3562))
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
        (IOPATH (posedge oe) padio (250:250:250) (250:250:250))
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\LAD\[9\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3764:3764:3764) (3764:3764:3764))
        (PORT oe (5456:5456:5456) (5456:5456:5456))
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
        (IOPATH (posedge oe) padio (250:250:250) (250:250:250))
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\LAD\[10\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2931:2931:2931) (2931:2931:2931))
        (PORT oe (4455:4455:4455) (4455:4455:4455))
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
        (IOPATH (posedge oe) padio (250:250:250) (250:250:250))
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\LAD\[11\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2425:2425:2425) (2425:2425:2425))
        (PORT oe (3960:3960:3960) (3960:3960:3960))
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
        (IOPATH (posedge oe) padio (250:250:250) (250:250:250))
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\LAD\[12\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1112:1112:1112) (1112:1112:1112))
        (PORT oe (2854:2854:2854) (2854:2854:2854))
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
        (IOPATH (posedge oe) padio (250:250:250) (250:250:250))
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\LAD\[13\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3760:3760:3760) (3760:3760:3760))
        (PORT oe (5722:5722:5722) (5722:5722:5722))
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
        (IOPATH (posedge oe) padio (250:250:250) (250:250:250))
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\LAD\[14\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1862:1862:1862) (1862:1862:1862))
        (PORT oe (3603:3603:3603) (3603:3603:3603))
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
        (IOPATH (posedge oe) padio (250:250:250) (250:250:250))
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\LAD\[15\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2894:2894:2894) (2894:2894:2894))
        (PORT oe (4414:4414:4414) (4414:4414:4414))
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
        (IOPATH (posedge oe) padio (250:250:250) (250:250:250))
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\LCLK\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\nADS\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\WnR\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\nLBRES\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|LBSTATE\.LBREADL\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4230:4230:4230) (4230:4230:4230))
        (PORT datac (6018:6018:6018) (6018:6018:6018))
        (PORT datad (490:490:490) (490:490:490))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|LBSTATE\.LBREADL\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5676:5676:5676) (5676:5676:5676))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|LBSTATE\.LBREADH\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1158:1158:1158) (1158:1158:1158))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|LBSTATE\.LBREADH\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\nBLAST\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|Selector34\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (440:440:440) (440:440:440))
        (PORT datac (418:418:418) (418:418:418))
        (PORT datad (5429:5429:5429) (5429:5429:5429))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|LBSTATE\.LBIDLE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1056:1056:1056))
        (PORT datab (462:462:462) (462:462:462))
        (PORT datac (4248:4248:4248) (4248:4248:4248))
        (PORT datad (356:356:356) (356:356:356))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|LBSTATE\.LBIDLE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5676:5676:5676) (5676:5676:5676))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|LBSTATE\.LBWRITEL\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4222:4222:4222) (4222:4222:4222))
        (PORT datac (6020:6020:6020) (6020:6020:6020))
        (PORT datad (492:492:492) (492:492:492))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|LBSTATE\.LBWRITEL\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5676:5676:5676) (5676:5676:5676))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|LBSTATE\.LBWRITEH\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (447:447:447) (447:447:447))
        (PORT datad (5426:5426:5426) (5426:5426:5426))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|LBSTATE\.LBWRITEH\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5676:5676:5676) (5676:5676:5676))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|LBSTATE\~16\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (4246:4246:4246) (4246:4246:4246))
        (PORT datad (482:482:482) (482:482:482))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|ADDR\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (4389:4389:4389) (4389:4389:4389))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|ADDR\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5748:5748:5748) (5748:5748:5748))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (1763:1763:1763) (1763:1763:1763))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|ADDR\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (6930:6930:6930) (6930:6930:6930))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|ADDR\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (7019:7019:7019) (7019:7019:7019))
        (PORT aclr (5748:5748:5748) (5748:5748:5748))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (1763:1763:1763) (1763:1763:1763))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|ADDR\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (6303:6303:6303) (6303:6303:6303))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|ADDR\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6392:6392:6392) (6392:6392:6392))
        (PORT aclr (5748:5748:5748) (5748:5748:5748))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (1763:1763:1763) (1763:1763:1763))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|ADDR\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (407:407:407))
        (PORT datab (390:390:390) (390:390:390))
        (PORT datac (5027:5027:5027) (5027:5027:5027))
        (PORT datad (404:404:404) (404:404:404))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|ADDR\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5116:5116:5116) (5116:5116:5116))
        (PORT aclr (5748:5748:5748) (5748:5748:5748))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (1763:1763:1763) (1763:1763:1763))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|ADDR\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (6182:6182:6182) (6182:6182:6182))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|ADDR\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5748:5748:5748) (5748:5748:5748))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (1763:1763:1763) (1763:1763:1763))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|ADDR\[14\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (4726:4726:4726) (4726:4726:4726))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|ADDR\[14\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5748:5748:5748) (5748:5748:5748))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (1763:1763:1763) (1763:1763:1763))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|ADDR\[15\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (6899:6899:6899) (6899:6899:6899))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|ADDR\[15\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5748:5748:5748) (5748:5748:5748))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (1763:1763:1763) (1763:1763:1763))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|ADDR\[10\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (407:407:407))
        (PORT datab (391:391:391) (391:391:391))
        (PORT datac (5992:5992:5992) (5992:5992:5992))
        (PORT datad (407:407:407) (407:407:407))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|ADDR\[10\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6081:6081:6081) (6081:6081:6081))
        (PORT aclr (5748:5748:5748) (5748:5748:5748))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (1763:1763:1763) (1763:1763:1763))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|ADDR\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (6641:6641:6641) (6641:6641:6641))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|ADDR\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6730:6730:6730) (6730:6730:6730))
        (PORT aclr (5748:5748:5748) (5748:5748:5748))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (1763:1763:1763) (1763:1763:1763))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|ADDR\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (585:585:585))
        (PORT datab (578:578:578) (578:578:578))
        (PORT datac (6093:6093:6093) (6093:6093:6093))
        (PORT datad (636:636:636) (636:636:636))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|ADDR\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6182:6182:6182) (6182:6182:6182))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1689:1689:1689) (1689:1689:1689))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|ADDR\[13\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (412:412:412))
        (PORT datac (6561:6561:6561) (6561:6561:6561))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|ADDR\[13\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6650:6650:6650) (6650:6650:6650))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1689:1689:1689) (1689:1689:1689))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|ADDR\[12\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (PORT datab (394:394:394) (394:394:394))
        (PORT datac (4534:4534:4534) (4534:4534:4534))
        (PORT datad (1704:1704:1704) (1704:1704:1704))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|ADDR\[12\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4623:4623:4623) (4623:4623:4623))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1689:1689:1689) (1689:1689:1689))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|ADDR\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (891:891:891))
        (PORT datab (326:326:326) (326:326:326))
        (PORT datac (5717:5717:5717) (5717:5717:5717))
        (PORT datad (1670:1670:1670) (1670:1670:1670))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|ADDR\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5806:5806:5806) (5806:5806:5806))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1689:1689:1689) (1689:1689:1689))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|ADDR\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1744:1744:1744) (1744:1744:1744))
        (PORT datab (614:614:614) (614:614:614))
        (PORT datac (7287:7287:7287) (7287:7287:7287))
        (PORT datad (5588:5588:5588) (5588:5588:5588))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|ADDR\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (7376:7376:7376) (7376:7376:7376))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1689:1689:1689) (1689:1689:1689))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|ADDR\[11\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (PORT datab (1655:1655:1655) (1655:1655:1655))
        (PORT datac (6420:6420:6420) (6420:6420:6420))
        (PORT datad (944:944:944) (944:944:944))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|ADDR\[11\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6509:6509:6509) (6509:6509:6509))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1689:1689:1689) (1689:1689:1689))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|ADDR\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (4512:4512:4512) (4512:4512:4512))
        (PORT datad (408:408:408) (408:408:408))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|ADDR\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4601:4601:4601) (4601:4601:4601))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1689:1689:1689) (1689:1689:1689))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|Equal3\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (407:407:407))
        (PORT datac (354:354:354) (354:354:354))
        (PORT datad (403:403:403) (403:403:403))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|WideNor0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (937:937:937))
        (PORT datab (708:708:708) (708:708:708))
        (PORT datac (879:879:879) (879:879:879))
        (PORT datad (695:695:695) (695:695:695))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|Selector16\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1884:1884:1884) (1884:1884:1884))
        (PORT datab (1800:1800:1800) (1800:1800:1800))
        (PORT datac (1429:1429:1429) (1429:1429:1429))
        (PORT datad (1245:1245:1245) (1245:1245:1245))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|Selector16\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1879:1879:1879) (1879:1879:1879))
        (PORT datab (1804:1804:1804) (1804:1804:1804))
        (PORT datac (1427:1427:1427) (1427:1427:1427))
        (PORT datad (1246:1246:1246) (1246:1246:1246))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|Selector16\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1405:1405:1405) (1405:1405:1405))
        (PORT datab (998:998:998) (998:998:998))
        (PORT datac (1077:1077:1077) (1077:1077:1077))
        (PORT datad (1136:1136:1136) (1136:1136:1136))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|DTL\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (5699:5699:5699) (5699:5699:5699))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|DTL\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5748:5748:5748) (5748:5748:5748))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (1807:1807:1807) (1807:1807:1807))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|DTL\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (6102:6102:6102) (6102:6102:6102))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|DTL\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6191:6191:6191) (6191:6191:6191))
        (PORT aclr (5748:5748:5748) (5748:5748:5748))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (1807:1807:1807) (1807:1807:1807))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|DTL\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (6304:6304:6304) (6304:6304:6304))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|DTL\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6393:6393:6393) (6393:6393:6393))
        (PORT aclr (5748:5748:5748) (5748:5748:5748))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (1813:1813:1813) (1813:1813:1813))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[6\]\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1749:1749:1749) (1749:1749:1749))
        (PORT datab (869:869:869) (869:869:869))
        (PORT datac (350:350:350) (350:350:350))
        (PORT datad (5591:5591:5591) (5591:5591:5591))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1007:1007:1007) (1007:1007:1007))
        (PORT datad (1058:1058:1058) (1058:1058:1058))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1096:1096:1096) (1096:1096:1096))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (2440:2440:2440) (2440:2440:2440))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|DTL\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (6612:6612:6612) (6612:6612:6612))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|DTL\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5748:5748:5748) (5748:5748:5748))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (1807:1807:1807) (1807:1807:1807))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1000:1000:1000) (1000:1000:1000))
        (PORT datac (1616:1616:1616) (1616:1616:1616))
        (PORT datad (1312:1312:1312) (1312:1312:1312))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1705:1705:1705) (1705:1705:1705))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (2418:2418:2418) (2418:2418:2418))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[65\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (PORT datab (1196:1196:1196) (1196:1196:1196))
        (PORT datac (420:420:420) (420:420:420))
        (PORT datad (1039:1039:1039) (1039:1039:1039))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[65\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (509:509:509) (509:509:509))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[66\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (337:337:337))
        (PORT datab (1195:1195:1195) (1195:1195:1195))
        (PORT datac (1986:1986:1986) (1986:1986:1986))
        (PORT datad (584:584:584) (584:584:584))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[66\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2075:2075:2075) (2075:2075:2075))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[67\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (602:602:602) (602:602:602))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[67\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[68\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (964:964:964) (964:964:964))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[68\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[69\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (412:412:412))
        (PORT datab (643:643:643) (643:643:643))
        (PORT datac (644:644:644) (644:644:644))
        (PORT datad (1026:1026:1026) (1026:1026:1026))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[69\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (733:733:733) (733:733:733))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[70\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1030:1030:1030))
        (PORT datab (930:930:930) (930:930:930))
        (PORT datac (422:422:422) (422:422:422))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[70\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (511:511:511) (511:511:511))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[71\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (922:922:922) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[71\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1011:1011:1011) (1011:1011:1011))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\IDE\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\IDE\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\IDE\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\E_Expan\[18\]\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6632:6632:6632) (6632:6632:6632))
        (PORT datab (6257:6257:6257) (6257:6257:6257))
        (PORT datac (5686:5686:5686) (5686:5686:5686))
        (PORT datad (6092:6092:6092) (6092:6092:6092))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\SYC_BPTX2\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (951:951:951) (951:951:951))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\SYC_BPTX2\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1975:1975:1975) (1975:1975:1975))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\BPTX2_WIDTH\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (429:429:429))
        (PORT datab (393:393:393) (393:393:393))
        (PORT datac (434:434:434) (434:434:434))
        (PORT datad (455:455:455) (455:455:455))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\BPTX2_WIDTH\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1975:1975:1975) (1975:1975:1975))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\BPTX2_WIDTH\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (427:427:427))
        (PORT datab (396:396:396) (396:396:396))
        (PORT datac (437:437:437) (437:437:437))
        (PORT datad (451:451:451) (451:451:451))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\BPTX2_WIDTH\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1975:1975:1975) (1975:1975:1975))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\BPTX2_WIDTH\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (438:438:438) (438:438:438))
        (PORT datad (449:449:449) (449:449:449))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\BPTX2_WIDTH\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1975:1975:1975) (1975:1975:1975))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1288:1288:1288) (1288:1288:1288))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[32\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (409:409:409))
        (PORT datab (1044:1044:1044) (1044:1044:1044))
        (PORT datac (1316:1316:1316) (1316:1316:1316))
        (PORT datad (1174:1174:1174) (1174:1174:1174))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[32\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1405:1405:1405) (1405:1405:1405))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[33\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1248:1248:1248) (1248:1248:1248))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[33\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1337:1337:1337) (1337:1337:1337))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[34\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (955:955:955) (955:955:955))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[34\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1044:1044:1044) (1044:1044:1044))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[35\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1094:1094:1094))
        (PORT datab (394:394:394) (394:394:394))
        (PORT datac (887:887:887) (887:887:887))
        (PORT datad (1054:1054:1054) (1054:1054:1054))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[35\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (976:976:976) (976:976:976))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1155:1155:1155))
        (PORT datab (394:394:394) (394:394:394))
        (PORT datac (599:599:599) (599:599:599))
        (PORT datad (1110:1110:1110) (1110:1110:1110))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (688:688:688) (688:688:688))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (957:957:957) (957:957:957))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1072:1072:1072))
        (PORT datab (1028:1028:1028) (1028:1028:1028))
        (PORT datac (583:583:583) (583:583:583))
        (PORT datad (400:400:400) (400:400:400))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (672:672:672) (672:672:672))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[36\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (417:417:417) (417:417:417))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[36\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (506:506:506) (506:506:506))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[37\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1095:1095:1095))
        (PORT datab (395:395:395) (395:395:395))
        (PORT datac (910:910:910) (910:910:910))
        (PORT datad (1121:1121:1121) (1121:1121:1121))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[37\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (999:999:999) (999:999:999))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[38\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (995:995:995))
        (PORT datab (905:905:905) (905:905:905))
        (PORT datac (1239:1239:1239) (1239:1239:1239))
        (PORT datad (675:675:675) (675:675:675))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[38\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1328:1328:1328) (1328:1328:1328))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[39\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (982:982:982) (982:982:982))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[39\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1071:1071:1071) (1071:1071:1071))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (419:419:419) (419:419:419))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (508:508:508) (508:508:508))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[40\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1070:1070:1070))
        (PORT datab (1024:1024:1024) (1024:1024:1024))
        (PORT datac (434:434:434) (434:434:434))
        (PORT datad (403:403:403) (403:403:403))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[40\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (523:523:523) (523:523:523))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[41\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (416:416:416) (416:416:416))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[41\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (505:505:505) (505:505:505))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[42\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (947:947:947))
        (PORT datab (894:894:894) (894:894:894))
        (PORT datac (975:975:975) (975:975:975))
        (PORT datad (732:732:732) (732:732:732))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[42\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1064:1064:1064) (1064:1064:1064))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[43\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (914:914:914) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[43\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1003:1003:1003) (1003:1003:1003))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[44\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (910:910:910) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[44\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (999:999:999) (999:999:999))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[45\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1291:1291:1291) (1291:1291:1291))
        (PORT datab (394:394:394) (394:394:394))
        (PORT datac (898:898:898) (898:898:898))
        (PORT datad (1696:1696:1696) (1696:1696:1696))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[45\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (987:987:987) (987:987:987))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[12\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1281:1281:1281) (1281:1281:1281))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[12\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1370:1370:1370) (1370:1370:1370))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[13\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1433:1433:1433) (1433:1433:1433))
        (PORT datab (398:398:398) (398:398:398))
        (PORT datac (398:398:398) (398:398:398))
        (PORT datad (1016:1016:1016) (1016:1016:1016))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[13\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (487:487:487) (487:487:487))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[14\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1117:1117:1117) (1117:1117:1117))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[14\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[15\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (950:950:950))
        (PORT datab (1738:1738:1738) (1738:1738:1738))
        (PORT datac (637:637:637) (637:637:637))
        (PORT datad (404:404:404) (404:404:404))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[15\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (726:726:726) (726:726:726))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[16\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1286:1286:1286) (1286:1286:1286))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[16\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[46\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (676:676:676))
        (PORT datab (959:959:959) (959:959:959))
        (PORT datac (601:601:601) (601:601:601))
        (PORT datad (1218:1218:1218) (1218:1218:1218))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[46\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (690:690:690) (690:690:690))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[47\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (959:959:959) (959:959:959))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[47\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[48\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (PORT datab (1051:1051:1051) (1051:1051:1051))
        (PORT datac (924:924:924) (924:924:924))
        (PORT datad (1179:1179:1179) (1179:1179:1179))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[48\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1013:1013:1013) (1013:1013:1013))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[49\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (960:960:960) (960:960:960))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[49\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[50\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (592:592:592) (592:592:592))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[50\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[58\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1095:1095:1095))
        (PORT datab (398:398:398) (398:398:398))
        (PORT datac (1236:1236:1236) (1236:1236:1236))
        (PORT datad (1051:1051:1051) (1051:1051:1051))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[58\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1325:1325:1325) (1325:1325:1325))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[51\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1095:1095:1095))
        (PORT datab (393:393:393) (393:393:393))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (835:835:835) (835:835:835))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[51\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (518:518:518) (518:518:518))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[52\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (415:415:415))
        (PORT datab (819:819:819) (819:819:819))
        (PORT datac (417:417:417) (417:417:417))
        (PORT datad (1119:1119:1119) (1119:1119:1119))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[52\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (506:506:506) (506:506:506))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[53\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (411:411:411) (411:411:411))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[53\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[22\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (888:888:888) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[22\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (977:977:977) (977:977:977))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[23\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1289:1289:1289))
        (PORT datab (923:923:923) (923:923:923))
        (PORT datac (923:923:923) (923:923:923))
        (PORT datad (676:676:676) (676:676:676))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[23\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1012:1012:1012) (1012:1012:1012))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[54\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (677:677:677))
        (PORT datab (967:967:967) (967:967:967))
        (PORT datac (993:993:993) (993:993:993))
        (PORT datad (262:262:262) (262:262:262))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[54\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1082:1082:1082) (1082:1082:1082))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[55\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (970:970:970) (970:970:970))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[55\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[24\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (959:959:959) (959:959:959))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[24\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[56\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1074:1074:1074))
        (PORT datab (1030:1030:1030) (1030:1030:1030))
        (PORT datac (435:435:435) (435:435:435))
        (PORT datad (405:405:405) (405:405:405))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[56\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (524:524:524) (524:524:524))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[57\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (406:406:406) (406:406:406))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[57\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[59\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (423:423:423) (423:423:423))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[59\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (512:512:512) (512:512:512))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[60\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (328:328:328))
        (PORT datab (393:393:393) (393:393:393))
        (PORT datac (1231:1231:1231) (1231:1231:1231))
        (PORT datad (1697:1697:1697) (1697:1697:1697))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[60\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1320:1320:1320) (1320:1320:1320))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[61\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (416:416:416) (416:416:416))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[61\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (505:505:505) (505:505:505))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[17\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (983:983:983))
        (PORT datab (1157:1157:1157) (1157:1157:1157))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (328:328:328) (328:328:328))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[17\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (518:518:518) (518:518:518))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[18\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (996:996:996) (996:996:996))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[18\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1085:1085:1085) (1085:1085:1085))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[25\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (590:590:590))
        (PORT datab (517:517:517) (517:517:517))
        (PORT datac (920:920:920) (920:920:920))
        (PORT datad (1178:1178:1178) (1178:1178:1178))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[25\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1009:1009:1009) (1009:1009:1009))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[26\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1621:1621:1621) (1621:1621:1621))
        (PORT datab (399:399:399) (399:399:399))
        (PORT datac (991:991:991) (991:991:991))
        (PORT datad (431:431:431) (431:431:431))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[26\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1080:1080:1080) (1080:1080:1080))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[27\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (425:425:425) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[27\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (514:514:514) (514:514:514))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[28\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1434:1434:1434) (1434:1434:1434))
        (PORT datab (390:390:390) (390:390:390))
        (PORT datac (1260:1260:1260) (1260:1260:1260))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[28\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1349:1349:1349) (1349:1349:1349))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[29\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (423:423:423) (423:423:423))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[29\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (512:512:512) (512:512:512))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[30\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1082:1082:1082) (1082:1082:1082))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[30\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[62\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (1008:1008:1008))
        (PORT datab (419:419:419) (419:419:419))
        (PORT datac (1244:1244:1244) (1244:1244:1244))
        (PORT datad (1356:1356:1356) (1356:1356:1356))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[62\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1333:1333:1333) (1333:1333:1333))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[31\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1315:1315:1315))
        (PORT datab (1185:1185:1185) (1185:1185:1185))
        (PORT datac (420:420:420) (420:420:420))
        (PORT datad (406:406:406) (406:406:406))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[31\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (509:509:509) (509:509:509))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (332:332:332))
        (PORT datab (1160:1160:1160) (1160:1160:1160))
        (PORT datac (600:600:600) (600:600:600))
        (PORT datad (1332:1332:1332) (1332:1332:1332))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (689:689:689) (689:689:689))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1208:1208:1208) (1208:1208:1208))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1297:1297:1297) (1297:1297:1297))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (875:875:875))
        (PORT datab (573:573:573) (573:573:573))
        (PORT datac (596:596:596) (596:596:596))
        (PORT datad (1174:1174:1174) (1174:1174:1174))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (685:685:685) (685:685:685))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[10\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1256:1256:1256))
        (PORT datab (1092:1092:1092) (1092:1092:1092))
        (PORT datac (988:988:988) (988:988:988))
        (PORT datad (732:732:732) (732:732:732))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[10\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1077:1077:1077) (1077:1077:1077))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[11\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (958:958:958) (958:958:958))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[11\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (983:983:983))
        (PORT datab (1093:1093:1093) (1093:1093:1093))
        (PORT datac (1267:1267:1267) (1267:1267:1267))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1356:1356:1356) (1356:1356:1356))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (417:417:417) (417:417:417))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (506:506:506) (506:506:506))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[19\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (960:960:960))
        (PORT datab (971:971:971) (971:971:971))
        (PORT datac (1002:1002:1002) (1002:1002:1002))
        (PORT datad (1114:1114:1114) (1114:1114:1114))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[19\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1091:1091:1091) (1091:1091:1091))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[20\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (405:405:405))
        (PORT datab (318:318:318) (318:318:318))
        (PORT datac (609:609:609) (609:609:609))
        (PORT datad (1150:1150:1150) (1150:1150:1150))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[20\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (698:698:698) (698:698:698))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[21\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (395:395:395) (395:395:395))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[21\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|DTL\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (6942:6942:6942) (6942:6942:6942))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|DTL\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (7031:7031:7031) (7031:7031:7031))
        (PORT aclr (5748:5748:5748) (5748:5748:5748))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (1807:1807:1807) (1807:1807:1807))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (624:624:624))
        (PORT datab (856:856:856) (856:856:856))
        (PORT datac (1024:1024:1024) (1024:1024:1024))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1113:1113:1113) (1113:1113:1113))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (2319:2319:2319) (2319:2319:2319))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|DTL\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (7026:7026:7026) (7026:7026:7026))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|DTL\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1742:1742:1742) (1742:1742:1742))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[72\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1254:1254:1254) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[72\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1343:1343:1343) (1343:1343:1343))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[73\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1463:1463:1463) (1463:1463:1463))
        (PORT datab (390:390:390) (390:390:390))
        (PORT datac (1870:1870:1870) (1870:1870:1870))
        (PORT datad (1040:1040:1040) (1040:1040:1040))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[73\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1959:1959:1959) (1959:1959:1959))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[74\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (974:974:974))
        (PORT datab (1197:1197:1197) (1197:1197:1197))
        (PORT datac (426:426:426) (426:426:426))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[74\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (515:515:515) (515:515:515))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[75\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1252:1252:1252) (1252:1252:1252))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[75\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1341:1341:1341) (1341:1341:1341))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (564:564:564))
        (PORT datab (1147:1147:1147) (1147:1147:1147))
        (PORT datac (1177:1177:1177) (1177:1177:1177))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1266:1266:1266) (1266:1266:1266))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (1976:1976:1976) (1976:1976:1976))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[76\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (897:897:897) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[76\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (986:986:986) (986:986:986))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[77\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (433:433:433))
        (PORT datab (999:999:999) (999:999:999))
        (PORT datac (433:433:433) (433:433:433))
        (PORT datad (426:426:426) (426:426:426))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[77\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (522:522:522) (522:522:522))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[78\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (329:329:329))
        (PORT datab (999:999:999) (999:999:999))
        (PORT datac (890:890:890) (890:890:890))
        (PORT datad (417:417:417) (417:417:417))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[78\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (979:979:979) (979:979:979))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[79\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (427:427:427) (427:427:427))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[79\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (516:516:516) (516:516:516))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|Mux0\~13\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1787:1787:1787) (1787:1787:1787))
        (PORT datab (965:965:965) (965:965:965))
        (PORT datac (341:341:341) (341:341:341))
        (PORT datad (1192:1192:1192) (1192:1192:1192))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (332:332:332))
        (PORT datac (1314:1314:1314) (1314:1314:1314))
        (PORT datad (327:327:327) (327:327:327))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1403:1403:1403) (1403:1403:1403))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (1976:1976:1976) (1976:1976:1976))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|DTL\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (5059:5059:5059) (5059:5059:5059))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|DTL\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5148:5148:5148) (5148:5148:5148))
        (PORT aclr (5675:5675:5675) (5675:5675:5675))
        (PORT clk (1272:1272:1272) (1272:1272:1272))
        (PORT ena (2109:2109:2109) (2109:2109:2109))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1157:1157:1157))
        (PORT datab (316:316:316) (316:316:316))
        (PORT datac (1285:1285:1285) (1285:1285:1285))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1374:1374:1374) (1374:1374:1374))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (1983:1983:1983) (1983:1983:1983))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[63\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1256:1256:1256) (1256:1256:1256))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[63\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[64\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (630:630:630) (630:630:630))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[64\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (719:719:719) (719:719:719))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[80\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (584:584:584) (584:584:584))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[80\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (673:673:673) (673:673:673))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[81\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (PORT datab (644:644:644) (644:644:644))
        (PORT datac (418:418:418) (418:418:418))
        (PORT datad (1028:1028:1028) (1028:1028:1028))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[81\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (507:507:507) (507:507:507))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[82\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (313:313:313) (313:313:313))
        (PORT datac (619:619:619) (619:619:619))
        (PORT datad (1021:1021:1021) (1021:1021:1021))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[82\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (708:708:708) (708:708:708))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[83\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (404:404:404) (404:404:404))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[83\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[84\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (412:412:412) (412:412:412))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[84\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[85\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (903:903:903))
        (PORT datab (394:394:394) (394:394:394))
        (PORT datac (394:394:394) (394:394:394))
        (PORT datad (879:879:879) (879:879:879))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[85\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (483:483:483) (483:483:483))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[86\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (998:998:998))
        (PORT datab (942:942:942) (942:942:942))
        (PORT datac (1598:1598:1598) (1598:1598:1598))
        (PORT datad (1070:1070:1070) (1070:1070:1070))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX2\|DELAY_LINE\[86\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1687:1687:1687) (1687:1687:1687))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|Mux0\~24\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1157:1157:1157))
        (PORT datab (318:318:318) (318:318:318))
        (PORT datac (968:968:968) (968:968:968))
        (PORT datad (331:331:331) (331:331:331))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|Mux0\~52\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (988:988:988))
        (PORT datab (316:316:316) (316:316:316))
        (PORT datac (345:345:345) (345:345:345))
        (PORT datad (1703:1703:1703) (1703:1703:1703))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|Mux0\~55\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (990:990:990))
        (PORT datab (1225:1225:1225) (1225:1225:1225))
        (PORT datac (339:339:339) (339:339:339))
        (PORT datad (325:325:325) (325:325:325))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|Mux0\~41\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1048:1048:1048))
        (PORT datab (309:309:309) (309:309:309))
        (PORT datac (343:343:343) (343:343:343))
        (PORT datad (2261:2261:2261) (2261:2261:2261))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|Mux0\~44\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (333:333:333))
        (PORT datab (312:312:312) (312:312:312))
        (PORT datac (1047:1047:1047) (1047:1047:1047))
        (PORT datad (850:850:850) (850:850:850))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|Mux0\~34\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (626:626:626))
        (PORT datab (851:851:851) (851:851:851))
        (PORT datac (341:341:341) (341:341:341))
        (PORT datad (925:925:925) (925:925:925))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|Mux0\~45\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1192:1192:1192) (1192:1192:1192))
        (PORT datab (311:311:311) (311:311:311))
        (PORT datac (1070:1070:1070) (1070:1070:1070))
        (PORT datad (1338:1338:1338) (1338:1338:1338))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX2\|Mux0\~56\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (904:904:904))
        (PORT datab (856:856:856) (856:856:856))
        (PORT datac (1070:1070:1070) (1070:1070:1070))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (976:976:976))
        (PORT datac (1273:1273:1273) (1273:1273:1273))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1362:1362:1362) (1362:1362:1362))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (2319:2319:2319) (2319:2319:2319))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1088:1088:1088))
        (PORT datab (857:857:857) (857:857:857))
        (PORT datac (642:642:642) (642:642:642))
        (PORT datad (1044:1044:1044) (1044:1044:1044))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (731:731:731) (731:731:731))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (1813:1813:1813) (1813:1813:1813))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[1\]\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1427:1427:1427) (1427:1427:1427))
        (PORT datab (1803:1803:1803) (1803:1803:1803))
        (PORT datac (6462:6462:6462) (6462:6462:6462))
        (PORT datad (1109:1109:1109) (1109:1109:1109))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (636:636:636) (636:636:636))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1033:1033:1033) (1033:1033:1033))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2127:2127:2127) (2127:2127:2127))
        (PORT datab (1647:1647:1647) (1647:1647:1647))
        (PORT datac (1947:1947:1947) (1947:1947:1947))
        (PORT datad (689:689:689) (689:689:689))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2036:2036:2036) (2036:2036:2036))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1766:1766:1766) (1766:1766:1766))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|DTL\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (4943:4943:4943) (4943:4943:4943))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|DTL\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5032:5032:5032) (5032:5032:5032))
        (PORT aclr (5748:5748:5748) (5748:5748:5748))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (1807:1807:1807) (1807:1807:1807))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\IDD\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\D\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\IDD\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\IDD\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\PULSES\[15\]\~7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (7018:7018:7018) (7018:7018:7018))
        (PORT datab (4467:4467:4467) (4467:4467:4467))
        (PORT datac (5998:5998:5998) (5998:5998:5998))
        (PORT datad (6176:6176:6176) (6176:6176:6176))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:1\:SYC_FC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (395:395:395) (395:395:395))
        (PORT datac (941:941:941) (941:941:941))
        (PORT datad (457:457:457) (457:457:457))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:1\:SYC_FC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1030:1030:1030) (1030:1030:1030))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[5\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (464:464:464))
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (441:441:441) (441:441:441))
        (PORT datad (961:961:961) (961:961:961))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (958:958:958))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (457:457:457))
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (443:443:443) (443:443:443))
        (PORT datad (961:961:961) (961:961:961))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (464:464:464))
        (PORT datac (439:439:439) (439:439:439))
        (PORT datad (963:963:963) (963:963:963))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (433:433:433))
        (PORT datab (392:392:392) (392:392:392))
        (PORT datac (917:917:917) (917:917:917))
        (PORT datad (455:455:455) (455:455:455))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\D\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\PULSES\[14\]\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (7016:7016:7016) (7016:7016:7016))
        (PORT datab (4997:4997:4997) (4997:4997:4997))
        (PORT datac (6004:6004:6004) (6004:6004:6004))
        (PORT datad (6175:6175:6175) (6175:6175:6175))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:0\:SYC_FC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (975:975:975))
        (PORT datab (464:464:464) (464:464:464))
        (PORT datac (873:873:873) (873:873:873))
        (PORT datad (980:980:980) (980:980:980))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:0\:SYC_FC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (962:962:962) (962:962:962))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[0\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (346:346:346))
        (PORT datab (462:462:462) (462:462:462))
        (PORT datac (436:436:436) (436:436:436))
        (PORT datad (963:963:963) (963:963:963))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (1200:1200:1200))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1807:1807:1807) (1807:1807:1807))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1618:1618:1618) (1618:1618:1618))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1807:1807:1807) (1807:1807:1807))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1618:1618:1618) (1618:1618:1618))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1807:1807:1807) (1807:1807:1807))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1618:1618:1618) (1618:1618:1618))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1807:1807:1807) (1807:1807:1807))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1618:1618:1618) (1618:1618:1618))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1807:1807:1807) (1807:1807:1807))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1618:1618:1618) (1618:1618:1618))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1807:1807:1807) (1807:1807:1807))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1618:1618:1618) (1618:1618:1618))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1807:1807:1807) (1807:1807:1807))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1618:1618:1618) (1618:1618:1618))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1807:1807:1807) (1807:1807:1807))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1618:1618:1618) (1618:1618:1618))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (465:465:465) (465:465:465))
        (PORT datac (436:436:436) (436:436:436))
        (PORT datad (961:961:961) (961:961:961))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (593:593:593))
        (PORT datab (582:582:582) (582:582:582))
        (PORT datac (941:941:941) (941:941:941))
        (PORT datad (477:477:477) (477:477:477))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (910:910:910) (910:910:910))
        (PORT datac (611:611:611) (611:611:611))
        (PORT datad (477:477:477) (477:477:477))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (347:347:347))
        (PORT datab (460:460:460) (460:460:460))
        (PORT datac (437:437:437) (437:437:437))
        (PORT datad (962:962:962) (962:962:962))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\D\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\PULSES\[16\]\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (7018:7018:7018) (7018:7018:7018))
        (PORT datab (5278:5278:5278) (5278:5278:5278))
        (PORT datac (5998:5998:5998) (5998:5998:5998))
        (PORT datad (6177:6177:6177) (6177:6177:6177))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:2\:SYC_FC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (474:474:474))
        (PORT datac (1297:1297:1297) (1297:1297:1297))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:2\:SYC_FC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1386:1386:1386) (1386:1386:1386))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[0\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (473:473:473))
        (PORT datab (318:318:318) (318:318:318))
        (PORT datac (468:468:468) (468:468:468))
        (PORT datad (576:576:576) (576:576:576))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (876:876:876))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1234:1234:1234) (1234:1234:1234))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1234:1234:1234) (1234:1234:1234))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1234:1234:1234) (1234:1234:1234))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1234:1234:1234) (1234:1234:1234))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1234:1234:1234) (1234:1234:1234))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1234:1234:1234) (1234:1234:1234))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1234:1234:1234) (1234:1234:1234))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1234:1234:1234) (1234:1234:1234))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (474:474:474))
        (PORT datac (461:461:461) (461:461:461))
        (PORT datad (578:578:578) (578:578:578))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (463:463:463))
        (PORT datab (394:394:394) (394:394:394))
        (PORT datac (471:471:471) (471:471:471))
        (PORT datad (407:407:407) (407:407:407))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (411:411:411))
        (PORT datab (395:395:395) (395:395:395))
        (PORT datac (474:474:474) (474:474:474))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (471:471:471))
        (PORT datab (318:318:318) (318:318:318))
        (PORT datac (467:467:467) (467:467:467))
        (PORT datad (576:576:576) (576:576:576))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\D\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\PULSES\[17\]\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (7023:7023:7023) (7023:7023:7023))
        (PORT datab (5952:5952:5952) (5952:5952:5952))
        (PORT datac (6013:6013:6013) (6013:6013:6013))
        (PORT datad (6168:6168:6168) (6168:6168:6168))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:3\:SYC_FC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (343:343:343))
        (PORT datab (1262:1262:1262) (1262:1262:1262))
        (PORT datac (565:565:565) (565:565:565))
        (PORT datad (1017:1017:1017) (1017:1017:1017))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:3\:SYC_FC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (654:654:654) (654:654:654))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (960:960:960))
        (PORT datab (431:431:431) (431:431:431))
        (PORT datac (435:435:435) (435:435:435))
        (PORT datad (1013:1013:1013) (1013:1013:1013))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (432:432:432) (432:432:432))
        (PORT datac (434:434:434) (434:434:434))
        (PORT datad (1014:1014:1014) (1014:1014:1014))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[7\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (424:424:424))
        (PORT datab (553:553:553) (553:553:553))
        (PORT datac (441:441:441) (441:441:441))
        (PORT datad (954:954:954) (954:954:954))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (585:585:585))
        (PORT datab (563:563:563) (563:563:563))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1844:1844:1844) (1844:1844:1844))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1232:1232:1232) (1232:1232:1232))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1844:1844:1844) (1844:1844:1844))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1232:1232:1232) (1232:1232:1232))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1844:1844:1844) (1844:1844:1844))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1232:1232:1232) (1232:1232:1232))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (404:404:404))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1844:1844:1844) (1844:1844:1844))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1232:1232:1232) (1232:1232:1232))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (398:398:398) (398:398:398))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1844:1844:1844) (1844:1844:1844))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1232:1232:1232) (1232:1232:1232))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (401:401:401) (401:401:401))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1844:1844:1844) (1844:1844:1844))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1232:1232:1232) (1232:1232:1232))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1844:1844:1844) (1844:1844:1844))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1232:1232:1232) (1232:1232:1232))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1844:1844:1844) (1844:1844:1844))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1232:1232:1232) (1232:1232:1232))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (403:403:403) (403:403:403))
        (PORT datac (428:428:428) (428:428:428))
        (PORT datad (417:417:417) (417:417:417))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (PORT datab (551:551:551) (551:551:551))
        (PORT datac (443:443:443) (443:443:443))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (423:423:423))
        (PORT datab (552:552:552) (552:552:552))
        (PORT datac (441:441:441) (441:441:441))
        (PORT datad (955:955:955) (955:955:955))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FCL_OR\|COUNT\[0\]\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (353:353:353))
        (PORT datab (461:461:461) (461:461:461))
        (PORT datac (360:360:360) (360:360:360))
        (PORT datad (473:473:473) (473:473:473))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FCL_OR\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datab (460:460:460) (460:460:460))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_FCL_OR\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1236:1236:1236) (1236:1236:1236))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1227:1227:1227) (1227:1227:1227))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FCL_OR\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (422:422:422))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_FCL_OR\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1236:1236:1236) (1236:1236:1236))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1227:1227:1227) (1227:1227:1227))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FCL_OR\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (410:410:410) (410:410:410))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_FCL_OR\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1236:1236:1236) (1236:1236:1236))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1227:1227:1227) (1227:1227:1227))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FCL_OR\|TENDMARK\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (433:433:433))
        (PORT datac (441:441:441) (441:441:441))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FCL_OR\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (347:347:347))
        (PORT datab (449:449:449) (449:449:449))
        (PORT datac (359:359:359) (359:359:359))
        (PORT datad (470:470:470) (470:470:470))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_FCL_OR\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|CHECK\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (962:962:962))
        (PORT datac (443:443:443) (443:443:443))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\D\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\PULSES\[12\]\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (7018:7018:7018) (7018:7018:7018))
        (PORT datab (4499:4499:4499) (4499:4499:4499))
        (PORT datac (6007:6007:6007) (6007:6007:6007))
        (PORT datad (6173:6173:6173) (6173:6173:6173))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:2\:SYC_FC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1266:1266:1266) (1266:1266:1266))
        (PORT datad (459:459:459) (459:459:459))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:2\:SYC_FC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1355:1355:1355) (1355:1355:1355))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[0\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (460:460:460))
        (PORT datab (318:318:318) (318:318:318))
        (PORT datac (442:442:442) (442:442:442))
        (PORT datad (577:577:577) (577:577:577))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (573:573:573))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (464:464:464))
        (PORT datac (442:442:442) (442:442:442))
        (PORT datad (576:576:576) (576:576:576))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (PORT datab (412:412:412) (412:412:412))
        (PORT datac (431:431:431) (431:431:431))
        (PORT datad (461:461:461) (461:461:461))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (PORT datac (433:433:433) (433:433:433))
        (PORT datad (455:455:455) (455:455:455))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (457:457:457))
        (PORT datab (316:316:316) (316:316:316))
        (PORT datac (443:443:443) (443:443:443))
        (PORT datad (578:578:578) (578:578:578))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:2\:WIDTH_FC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\D\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\PULSES\[13\]\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4226:4226:4226) (4226:4226:4226))
        (PORT datab (7088:7088:7088) (7088:7088:7088))
        (PORT datac (6012:6012:6012) (6012:6012:6012))
        (PORT datad (6168:6168:6168) (6168:6168:6168))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (472:472:472))
        (PORT datab (933:933:933) (933:933:933))
        (PORT datac (464:464:464) (464:464:464))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (474:474:474))
        (PORT datab (395:395:395) (395:395:395))
        (PORT datac (470:470:470) (470:470:470))
        (PORT datad (405:405:405) (405:405:405))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\D\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\PULSES\[11\]\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (7020:7020:7020) (7020:7020:7020))
        (PORT datab (5018:5018:5018) (5018:5018:5018))
        (PORT datac (6009:6009:6009) (6009:6009:6009))
        (PORT datad (6172:6172:6172) (6172:6172:6172))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:1\:SYC_FC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (472:472:472))
        (PORT datab (395:395:395) (395:395:395))
        (PORT datac (950:950:950) (950:950:950))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:1\:SYC_FC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1039:1039:1039) (1039:1039:1039))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[5\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (472:472:472))
        (PORT datab (935:935:935) (935:935:935))
        (PORT datac (467:467:467) (467:467:467))
        (PORT datad (557:557:557) (557:557:557))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (970:970:970))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1806:1806:1806) (1806:1806:1806))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1619:1619:1619) (1619:1619:1619))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1806:1806:1806) (1806:1806:1806))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1619:1619:1619) (1619:1619:1619))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1806:1806:1806) (1806:1806:1806))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1619:1619:1619) (1619:1619:1619))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (407:407:407))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1806:1806:1806) (1806:1806:1806))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1619:1619:1619) (1619:1619:1619))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1806:1806:1806) (1806:1806:1806))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1619:1619:1619) (1619:1619:1619))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (406:406:406) (406:406:406))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1806:1806:1806) (1806:1806:1806))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1619:1619:1619) (1619:1619:1619))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1806:1806:1806) (1806:1806:1806))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1619:1619:1619) (1619:1619:1619))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1806:1806:1806) (1806:1806:1806))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1619:1619:1619) (1619:1619:1619))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (472:472:472))
        (PORT datab (934:934:934) (934:934:934))
        (PORT datac (468:468:468) (468:468:468))
        (PORT datad (556:556:556) (556:556:556))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\D\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\PULSES\[10\]\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (7022:7022:7022) (7022:7022:7022))
        (PORT datab (5066:5066:5066) (5066:5066:5066))
        (PORT datac (6011:6011:6011) (6011:6011:6011))
        (PORT datad (6167:6167:6167) (6167:6167:6167))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:0\:SYC_FC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (474:474:474))
        (PORT datab (973:973:973) (973:973:973))
        (PORT datac (940:940:940) (940:940:940))
        (PORT datad (964:964:964) (964:964:964))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:0\:SYC_FC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1029:1029:1029) (1029:1029:1029))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (970:970:970))
        (PORT datac (475:475:475) (475:475:475))
        (PORT datad (433:433:433) (433:433:433))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (598:598:598))
        (PORT datab (591:591:591) (591:591:591))
        (PORT datac (477:477:477) (477:477:477))
        (PORT datad (434:434:434) (434:434:434))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (476:476:476))
        (PORT datab (400:400:400) (400:400:400))
        (PORT datac (620:620:620) (620:620:620))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[7\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (973:973:973))
        (PORT datab (329:329:329) (329:329:329))
        (PORT datac (473:473:473) (473:473:473))
        (PORT datad (434:434:434) (434:434:434))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (960:960:960))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1803:1803:1803) (1803:1803:1803))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1616:1616:1616) (1616:1616:1616))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1803:1803:1803) (1803:1803:1803))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1616:1616:1616) (1616:1616:1616))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1803:1803:1803) (1803:1803:1803))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1616:1616:1616) (1616:1616:1616))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1803:1803:1803) (1803:1803:1803))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1616:1616:1616) (1616:1616:1616))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1803:1803:1803) (1803:1803:1803))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1616:1616:1616) (1616:1616:1616))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1803:1803:1803) (1803:1803:1803))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1616:1616:1616) (1616:1616:1616))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1803:1803:1803) (1803:1803:1803))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1616:1616:1616) (1616:1616:1616))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1803:1803:1803) (1803:1803:1803))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1616:1616:1616) (1616:1616:1616))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (971:971:971))
        (PORT datab (328:328:328) (328:328:328))
        (PORT datac (473:473:473) (473:473:473))
        (PORT datad (434:434:434) (434:434:434))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:3\:SYC_FC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (957:957:957))
        (PORT datab (603:603:603) (603:603:603))
        (PORT datac (950:950:950) (950:950:950))
        (PORT datad (335:335:335) (335:335:335))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:3\:SYC_FC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1039:1039:1039) (1039:1039:1039))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (439:439:439))
        (PORT datab (603:603:603) (603:603:603))
        (PORT datac (582:582:582) (582:582:582))
        (PORT datad (415:415:415) (415:415:415))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (601:601:601) (601:601:601))
        (PORT datac (449:449:449) (449:449:449))
        (PORT datad (417:417:417) (417:417:417))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[7\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (432:432:432))
        (PORT datab (403:403:403) (403:403:403))
        (PORT datac (966:966:966) (966:966:966))
        (PORT datad (559:559:559) (559:559:559))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (571:571:571))
        (PORT datab (948:948:948) (948:948:948))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1808:1808:1808) (1808:1808:1808))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1618:1618:1618) (1618:1618:1618))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1808:1808:1808) (1808:1808:1808))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1618:1618:1618) (1618:1618:1618))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1808:1808:1808) (1808:1808:1808))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1618:1618:1618) (1618:1618:1618))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (404:404:404))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1808:1808:1808) (1808:1808:1808))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1618:1618:1618) (1618:1618:1618))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1808:1808:1808) (1808:1808:1808))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1618:1618:1618) (1618:1618:1618))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (401:401:401) (401:401:401))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1808:1808:1808) (1808:1808:1808))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1618:1618:1618) (1618:1618:1618))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1808:1808:1808) (1808:1808:1808))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1618:1618:1618) (1618:1618:1618))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1808:1808:1808) (1808:1808:1808))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1618:1618:1618) (1618:1618:1618))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (403:403:403) (403:403:403))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (417:417:417) (417:417:417))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (433:433:433))
        (PORT datab (402:402:402) (402:402:402))
        (PORT datac (967:967:967) (967:967:967))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (428:428:428))
        (PORT datab (406:406:406) (406:406:406))
        (PORT datac (961:961:961) (961:961:961))
        (PORT datad (559:559:559) (559:559:559))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FCL_OR\|CHECK\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1215:1215:1215) (1215:1215:1215))
        (PORT datab (1566:1566:1566) (1566:1566:1566))
        (PORT datac (1554:1554:1554) (1554:1554:1554))
        (PORT datad (1167:1167:1167) (1167:1167:1167))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FCL_OR\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (429:429:429))
        (PORT datab (454:454:454) (454:454:454))
        (PORT datac (954:954:954) (954:954:954))
        (PORT datad (469:469:469) (469:469:469))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_FCL_OR\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FCL_OR\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1212:1212:1212))
        (PORT datab (452:452:452) (452:452:452))
        (PORT datac (439:439:439) (439:439:439))
        (PORT datad (1235:1235:1235) (1235:1235:1235))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FCL_OR\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (433:433:433))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_FCL_OR\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1236:1236:1236) (1236:1236:1236))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1227:1227:1227) (1227:1227:1227))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FCL_OR\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (434:434:434))
        (PORT datab (456:456:456) (456:456:456))
        (PORT datac (441:441:441) (441:441:441))
        (PORT datad (467:467:467) (467:467:467))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_FCL_OR\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\E_Expan\[2\]\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6631:6631:6631) (6631:6631:6631))
        (PORT datab (6257:6257:6257) (6257:6257:6257))
        (PORT datac (5687:5687:5687) (5687:5687:5687))
        (PORT datad (7728:7728:7728) (7728:7728:7728))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\SYC_BPTX1\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (262:262:262) (262:262:262))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\SYC_BPTX1\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\BPTX1_WIDTH\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (428:428:428))
        (PORT datab (412:412:412) (412:412:412))
        (PORT datac (434:434:434) (434:434:434))
        (PORT datad (454:454:454) (454:454:454))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\BPTX1_WIDTH\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\BPTX1_WIDTH\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (428:428:428))
        (PORT datab (414:414:414) (414:414:414))
        (PORT datac (435:435:435) (435:435:435))
        (PORT datad (452:452:452) (452:452:452))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\BPTX1_WIDTH\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\BPTX1_WIDTH\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (439:439:439) (439:439:439))
        (PORT datad (451:451:451) (451:451:451))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\BPTX1_WIDTH\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1546:1546:1546) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1635:1635:1635) (1635:1635:1635))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (424:424:424) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (513:513:513) (513:513:513))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (965:965:965) (965:965:965))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[39\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (996:996:996) (996:996:996))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[39\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[40\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1269:1269:1269))
        (PORT datab (573:573:573) (573:573:573))
        (PORT datac (418:418:418) (418:418:418))
        (PORT datad (1027:1027:1027) (1027:1027:1027))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[40\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (507:507:507) (507:507:507))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[41\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (981:981:981))
        (PORT datab (986:986:986) (986:986:986))
        (PORT datac (916:916:916) (916:916:916))
        (PORT datad (406:406:406) (406:406:406))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[41\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1005:1005:1005) (1005:1005:1005))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[54\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (959:959:959) (959:959:959))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[54\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[55\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (571:571:571))
        (PORT datab (1386:1386:1386) (1386:1386:1386))
        (PORT datac (1023:1023:1023) (1023:1023:1023))
        (PORT datad (1023:1023:1023) (1023:1023:1023))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[55\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1112:1112:1112) (1112:1112:1112))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[56\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (891:891:891) (891:891:891))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[56\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[27\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (406:406:406) (406:406:406))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[27\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1212:1212:1212) (1212:1212:1212))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1301:1301:1301) (1301:1301:1301))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[19\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1416:1416:1416) (1416:1416:1416))
        (PORT datab (1345:1345:1345) (1345:1345:1345))
        (PORT datac (1225:1225:1225) (1225:1225:1225))
        (PORT datad (595:595:595) (595:595:595))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[19\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1314:1314:1314) (1314:1314:1314))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[11\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1416:1416:1416) (1416:1416:1416))
        (PORT datab (947:947:947) (947:947:947))
        (PORT datac (1217:1217:1217) (1217:1217:1217))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[11\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1306:1306:1306) (1306:1306:1306))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[12\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (988:988:988) (988:988:988))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[12\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1077:1077:1077) (1077:1077:1077))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[13\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (414:414:414) (414:414:414))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[13\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[28\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1648:1648:1648) (1648:1648:1648))
        (PORT datab (1676:1676:1676) (1676:1676:1676))
        (PORT datac (609:609:609) (609:609:609))
        (PORT datad (420:420:420) (420:420:420))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[28\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (698:698:698) (698:698:698))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[29\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (406:406:406))
        (PORT datab (1671:1671:1671) (1671:1671:1671))
        (PORT datac (607:607:607) (607:607:607))
        (PORT datad (1297:1297:1297) (1297:1297:1297))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[29\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (696:696:696) (696:696:696))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[57\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (939:939:939) (939:939:939))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[57\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1028:1028:1028) (1028:1028:1028))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[58\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (1017:1017:1017))
        (PORT datab (394:394:394) (394:394:394))
        (PORT datac (1219:1219:1219) (1219:1219:1219))
        (PORT datad (2094:2094:2094) (2094:2094:2094))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[58\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1308:1308:1308) (1308:1308:1308))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[59\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (423:423:423) (423:423:423))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[59\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (512:512:512) (512:512:512))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[60\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (588:588:588) (588:588:588))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[60\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[50\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1685:1685:1685) (1685:1685:1685))
        (PORT datab (393:393:393) (393:393:393))
        (PORT datac (1229:1229:1229) (1229:1229:1229))
        (PORT datad (2460:2460:2460) (2460:2460:2460))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[50\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1318:1318:1318) (1318:1318:1318))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[51\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (402:402:402))
        (PORT datab (1287:1287:1287) (1287:1287:1287))
        (PORT datac (972:972:972) (972:972:972))
        (PORT datad (1356:1356:1356) (1356:1356:1356))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[51\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1061:1061:1061) (1061:1061:1061))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[42\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (1020:1020:1020))
        (PORT datab (393:393:393) (393:393:393))
        (PORT datac (998:998:998) (998:998:998))
        (PORT datad (2091:2091:2091) (2091:2091:2091))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[42\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1087:1087:1087) (1087:1087:1087))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[43\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1399:1399:1399))
        (PORT datab (914:914:914) (914:914:914))
        (PORT datac (601:601:601) (601:601:601))
        (PORT datad (584:584:584) (584:584:584))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[43\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (690:690:690) (690:690:690))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[44\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (886:886:886))
        (PORT datab (1676:1676:1676) (1676:1676:1676))
        (PORT datac (600:600:600) (600:600:600))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[44\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (689:689:689) (689:689:689))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[61\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (413:413:413) (413:413:413))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[61\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (502:502:502) (502:502:502))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[45\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (329:329:329))
        (PORT datab (1675:1675:1675) (1675:1675:1675))
        (PORT datac (417:417:417) (417:417:417))
        (PORT datad (410:410:410) (410:410:410))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[45\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (506:506:506) (506:506:506))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[46\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (867:867:867) (867:867:867))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[46\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[62\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (975:975:975) (975:975:975))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[62\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1064:1064:1064) (1064:1064:1064))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[63\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (989:989:989) (989:989:989))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[63\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1078:1078:1078) (1078:1078:1078))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[47\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (330:330:330))
        (PORT datab (1385:1385:1385) (1385:1385:1385))
        (PORT datac (984:984:984) (984:984:984))
        (PORT datad (400:400:400) (400:400:400))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[47\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1073:1073:1073) (1073:1073:1073))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[48\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (572:572:572) (572:572:572))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[48\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[49\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (419:419:419) (419:419:419))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[49\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[23\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (899:899:899))
        (PORT datab (1385:1385:1385) (1385:1385:1385))
        (PORT datac (980:980:980) (980:980:980))
        (PORT datad (1025:1025:1025) (1025:1025:1025))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[23\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1069:1069:1069) (1069:1069:1069))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[14\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (852:852:852))
        (PORT datab (572:572:572) (572:572:572))
        (PORT datac (897:897:897) (897:897:897))
        (PORT datad (2468:2468:2468) (2468:2468:2468))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[14\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (986:986:986) (986:986:986))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[15\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (902:902:902))
        (PORT datab (515:515:515) (515:515:515))
        (PORT datac (1248:1248:1248) (1248:1248:1248))
        (PORT datad (1362:1362:1362) (1362:1362:1362))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[15\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1337:1337:1337) (1337:1337:1337))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[32\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1296:1296:1296))
        (PORT datab (394:394:394) (394:394:394))
        (PORT datac (912:912:912) (912:912:912))
        (PORT datad (1026:1026:1026) (1026:1026:1026))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[32\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1001:1001:1001) (1001:1001:1001))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[16\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1030:1030:1030))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (909:909:909) (909:909:909))
        (PORT datad (830:830:830) (830:830:830))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[16\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (998:998:998) (998:998:998))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[33\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1295:1295:1295))
        (PORT datab (401:401:401) (401:401:401))
        (PORT datac (420:420:420) (420:420:420))
        (PORT datad (1020:1020:1020) (1020:1020:1020))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[33\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (509:509:509) (509:509:509))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[17\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1031:1031:1031))
        (PORT datab (397:397:397) (397:397:397))
        (PORT datac (419:419:419) (419:419:419))
        (PORT datad (321:321:321) (321:321:321))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[17\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (508:508:508) (508:508:508))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[18\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1236:1236:1236) (1236:1236:1236))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[18\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1325:1325:1325) (1325:1325:1325))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (594:594:594) (594:594:594))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[20\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (413:413:413))
        (PORT datab (1348:1348:1348) (1348:1348:1348))
        (PORT datac (589:589:589) (589:589:589))
        (PORT datad (1698:1698:1698) (1698:1698:1698))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[20\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (678:678:678) (678:678:678))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (409:409:409) (409:409:409))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[21\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1701:1701:1701) (1701:1701:1701))
        (PORT datab (1346:1346:1346) (1346:1346:1346))
        (PORT datac (434:434:434) (434:434:434))
        (PORT datad (395:395:395) (395:395:395))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[21\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (523:523:523) (523:523:523))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[22\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2464:2464:2464) (2464:2464:2464))
        (PORT datab (316:316:316) (316:316:316))
        (PORT datac (996:996:996) (996:996:996))
        (PORT datad (991:991:991) (991:991:991))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[22\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1085:1085:1085) (1085:1085:1085))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[24\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (333:333:333))
        (PORT datab (390:390:390) (390:390:390))
        (PORT datac (418:418:418) (418:418:418))
        (PORT datad (1020:1020:1020) (1020:1020:1020))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[24\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (507:507:507) (507:507:507))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[25\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (985:985:985))
        (PORT datab (308:308:308) (308:308:308))
        (PORT datac (908:908:908) (908:908:908))
        (PORT datad (899:899:899) (899:899:899))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[25\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (997:997:997) (997:997:997))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[26\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (969:969:969) (969:969:969))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[26\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1058:1058:1058) (1058:1058:1058))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[30\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2466:2466:2466) (2466:2466:2466))
        (PORT datab (824:824:824) (824:824:824))
        (PORT datac (605:605:605) (605:605:605))
        (PORT datad (976:976:976) (976:976:976))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[30\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (694:694:694) (694:694:694))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[31\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (967:967:967) (967:967:967))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[31\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1056:1056:1056) (1056:1056:1056))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[34\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1679:1679:1679) (1679:1679:1679))
        (PORT datab (394:394:394) (394:394:394))
        (PORT datac (996:996:996) (996:996:996))
        (PORT datad (2471:2471:2471) (2471:2471:2471))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[34\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1085:1085:1085) (1085:1085:1085))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[35\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (972:972:972) (972:972:972))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[35\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1061:1061:1061) (1061:1061:1061))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[52\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (893:893:893) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[52\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (982:982:982) (982:982:982))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[53\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (430:430:430) (430:430:430))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[53\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (519:519:519) (519:519:519))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[36\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (419:419:419))
        (PORT datab (837:837:837) (837:837:837))
        (PORT datac (882:882:882) (882:882:882))
        (PORT datad (1697:1697:1697) (1697:1697:1697))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[36\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (971:971:971) (971:971:971))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[37\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datab (328:328:328) (328:328:328))
        (PORT datac (426:426:426) (426:426:426))
        (PORT datad (1697:1697:1697) (1697:1697:1697))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[37\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (515:515:515) (515:515:515))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[38\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (895:895:895) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[38\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (984:984:984) (984:984:984))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (994:994:994))
        (PORT datab (319:319:319) (319:319:319))
        (PORT datac (972:972:972) (972:972:972))
        (PORT datad (2467:2467:2467) (2467:2467:2467))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1061:1061:1061) (1061:1061:1061))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (970:970:970) (970:970:970))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (418:418:418) (418:418:418))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (507:507:507) (507:507:507))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1804:1804:1804) (1804:1804:1804))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[10\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (978:978:978) (978:978:978))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[10\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1067:1067:1067) (1067:1067:1067))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|Mux0\~23\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1387:1387:1387) (1387:1387:1387))
        (PORT datab (1294:1294:1294) (1294:1294:1294))
        (PORT datac (340:340:340) (340:340:340))
        (PORT datad (332:332:332) (332:332:332))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|Mux0\~26\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1388:1388:1388) (1388:1388:1388))
        (PORT datab (316:316:316) (316:316:316))
        (PORT datac (341:341:341) (341:341:341))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|Mux0\~54\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1250:1250:1250))
        (PORT datab (318:318:318) (318:318:318))
        (PORT datac (1705:1705:1705) (1705:1705:1705))
        (PORT datad (923:923:923) (923:923:923))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|Mux0\~57\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2937:2937:2937) (2937:2937:2937))
        (PORT datab (1480:1480:1480) (1480:1480:1480))
        (PORT datac (343:343:343) (343:343:343))
        (PORT datad (923:923:923) (923:923:923))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|Mux0\~43\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (865:865:865))
        (PORT datab (529:529:529) (529:529:529))
        (PORT datac (1979:1979:1979) (1979:1979:1979))
        (PORT datad (1638:1638:1638) (1638:1638:1638))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|Mux0\~46\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1979:1979:1979) (1979:1979:1979))
        (PORT datab (912:912:912) (912:912:912))
        (PORT datac (946:946:946) (946:946:946))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|Mux0\~33\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (556:556:556))
        (PORT datab (316:316:316) (316:316:316))
        (PORT datac (1979:1979:1979) (1979:1979:1979))
        (PORT datad (1637:1637:1637) (1637:1637:1637))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|Mux0\~36\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (330:330:330))
        (PORT datab (929:929:929) (929:929:929))
        (PORT datac (1969:1969:1969) (1969:1969:1969))
        (PORT datad (936:936:936) (936:936:936))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|Mux0\~47\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (329:329:329))
        (PORT datab (527:527:527) (527:527:527))
        (PORT datac (1304:1304:1304) (1304:1304:1304))
        (PORT datad (1482:1482:1482) (1482:1482:1482))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|Mux0\~58\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1484:1484:1484) (1484:1484:1484))
        (PORT datab (1161:1161:1161) (1161:1161:1161))
        (PORT datac (557:557:557) (557:557:557))
        (PORT datad (330:330:330) (330:330:330))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[64\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1835:1835:1835) (1835:1835:1835))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[64\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1924:1924:1924) (1924:1924:1924))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[65\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (580:580:580) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[65\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (669:669:669) (669:669:669))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[66\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (624:624:624) (624:624:624))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[66\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (713:713:713) (713:713:713))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[67\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (418:418:418) (418:418:418))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[67\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[75\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2338:2338:2338) (2338:2338:2338))
        (PORT datab (1311:1311:1311) (1311:1311:1311))
        (PORT datac (421:421:421) (421:421:421))
        (PORT datad (407:407:407) (407:407:407))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[75\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (510:510:510) (510:510:510))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[77\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (413:413:413) (413:413:413))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[77\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (502:502:502) (502:502:502))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[78\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (977:977:977) (977:977:977))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[78\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[72\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2336:2336:2336) (2336:2336:2336))
        (PORT datab (1311:1311:1311) (1311:1311:1311))
        (PORT datac (420:420:420) (420:420:420))
        (PORT datad (408:408:408) (408:408:408))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[72\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (509:509:509) (509:509:509))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[68\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (985:985:985))
        (PORT datab (2293:2293:2293) (2293:2293:2293))
        (PORT datac (979:979:979) (979:979:979))
        (PORT datad (922:922:922) (922:922:922))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[68\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1068:1068:1068) (1068:1068:1068))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[73\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1695:1695:1695) (1695:1695:1695))
        (PORT datab (2298:2298:2298) (2298:2298:2298))
        (PORT datac (987:987:987) (987:987:987))
        (PORT datad (979:979:979) (979:979:979))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[73\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1076:1076:1076) (1076:1076:1076))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[69\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (1000:1000:1000))
        (PORT datab (2295:2295:2295) (2295:2295:2295))
        (PORT datac (892:892:892) (892:892:892))
        (PORT datad (326:326:326) (326:326:326))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[69\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (981:981:981) (981:981:981))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[74\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2339:2339:2339) (2339:2339:2339))
        (PORT datab (1309:1309:1309) (1309:1309:1309))
        (PORT datac (980:980:980) (980:980:980))
        (PORT datad (414:414:414) (414:414:414))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[74\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1069:1069:1069) (1069:1069:1069))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[70\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (PORT datab (2244:2244:2244) (2244:2244:2244))
        (PORT datac (979:979:979) (979:979:979))
        (PORT datad (830:830:830) (830:830:830))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[70\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1068:1068:1068) (1068:1068:1068))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[79\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (412:412:412) (412:412:412))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[79\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[71\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2336:2336:2336) (2336:2336:2336))
        (PORT datab (311:311:311) (311:311:311))
        (PORT datac (421:421:421) (421:421:421))
        (PORT datad (407:407:407) (407:407:407))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[71\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (510:510:510) (510:510:510))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[76\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (965:965:965) (965:965:965))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[76\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|Mux0\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1315:1315:1315))
        (PORT datab (1385:1385:1385) (1385:1385:1385))
        (PORT datac (341:341:341) (341:341:341))
        (PORT datad (325:325:325) (325:325:325))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|Mux0\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (335:335:335))
        (PORT datab (1388:1388:1388) (1388:1388:1388))
        (PORT datac (944:944:944) (944:944:944))
        (PORT datad (943:943:943) (943:943:943))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[80\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (902:902:902) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[80\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (991:991:991) (991:991:991))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[81\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1314:1314:1314))
        (PORT datab (1387:1387:1387) (1387:1387:1387))
        (PORT datac (1238:1238:1238) (1238:1238:1238))
        (PORT datad (1242:1242:1242) (1242:1242:1242))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[81\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1327:1327:1327) (1327:1327:1327))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[82\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (328:328:328))
        (PORT datab (1389:1389:1389) (1389:1389:1389))
        (PORT datac (905:905:905) (905:905:905))
        (PORT datad (891:891:891) (891:891:891))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[82\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (994:994:994) (994:994:994))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[83\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (892:892:892) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[83\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (981:981:981) (981:981:981))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[84\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (335:335:335))
        (PORT datab (1619:1619:1619) (1619:1619:1619))
        (PORT datac (924:924:924) (924:924:924))
        (PORT datad (1273:1273:1273) (1273:1273:1273))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[84\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1013:1013:1013) (1013:1013:1013))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[85\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (571:571:571) (571:571:571))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[85\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[86\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (588:588:588))
        (PORT datab (1620:1620:1620) (1620:1620:1620))
        (PORT datac (907:907:907) (907:907:907))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\LDELAYBPTX1\|DELAY_LINE\[86\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (996:996:996) (996:996:996))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|Mux0\~16\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2220:2220:2220) (2220:2220:2220))
        (PORT datac (341:341:341) (341:341:341))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LDELAYBPTX1\|Mux0\~59\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1318:1318:1318))
        (PORT datac (1234:1234:1234) (1234:1234:1234))
        (PORT datad (944:944:944) (944:944:944))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|L_FC\|TRG2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1472:1472:1472))
        (PORT datab (1323:1323:1323) (1323:1323:1323))
        (PORT datac (958:958:958) (958:958:958))
        (PORT datad (1212:1212:1212) (1212:1212:1212))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|FC2_WIDTH\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (572:572:572))
        (PORT datab (393:393:393) (393:393:393))
        (PORT datac (359:359:359) (359:359:359))
        (PORT datad (921:921:921) (921:921:921))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|FC2_WIDTH\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|FC2_WIDTH\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (601:601:601))
        (PORT datab (327:327:327) (327:327:327))
        (PORT datac (937:937:937) (937:937:937))
        (PORT datad (1223:1223:1223) (1223:1223:1223))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|FC2_WIDTH\|COUNT\[0\]\~8\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (617:617:617))
        (PORT datab (411:411:411) (411:411:411))
        (PORT datac (371:371:371) (371:371:371))
        (PORT datad (868:868:868) (868:868:868))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|FC2_WIDTH\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (411:411:411))
        (PORT datab (407:407:407) (407:407:407))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|FC2_WIDTH\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1768:1768:1768) (1768:1768:1768))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1028:1028:1028) (1028:1028:1028))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|FC2_WIDTH\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (429:429:429))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|FC2_WIDTH\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1768:1768:1768) (1768:1768:1768))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1028:1028:1028) (1028:1028:1028))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|FC2_WIDTH\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (398:398:398) (398:398:398))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|FC2_WIDTH\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1768:1768:1768) (1768:1768:1768))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1028:1028:1028) (1028:1028:1028))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|FC2_WIDTH\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (430:430:430))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|FC2_WIDTH\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1768:1768:1768) (1768:1768:1768))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1028:1028:1028) (1028:1028:1028))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|FC2_WIDTH\|LessThan0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (431:431:431))
        (PORT datab (399:399:399) (399:399:399))
        (PORT datac (445:445:445) (445:445:445))
        (PORT datad (409:409:409) (409:409:409))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|FC2_WIDTH\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (412:412:412) (412:412:412))
        (PORT datac (372:372:372) (372:372:372))
        (PORT datad (424:424:424) (424:424:424))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|FC2_WIDTH\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|FC2_WIDTH\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (614:614:614))
        (PORT datab (414:414:414) (414:414:414))
        (PORT datac (374:374:374) (374:374:374))
        (PORT datad (870:870:870) (870:870:870))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM2_FC\|FC2_WIDTH\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_FC_TRG\|CHECK\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (323:323:323) (323:323:323))
        (PORT datac (937:937:937) (937:937:937))
        (PORT datad (1223:1223:1223) (1223:1223:1223))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|FC2_WIDTH\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (484:484:484))
        (PORT datab (338:338:338) (338:338:338))
        (PORT datac (470:470:470) (470:470:470))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|FC2_WIDTH\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|L_FC\|TRG2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (962:962:962))
        (PORT datab (1166:1166:1166) (1166:1166:1166))
        (PORT datac (340:340:340) (340:340:340))
        (PORT datad (1791:1791:1791) (1791:1791:1791))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|FC2_WIDTH\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (473:473:473))
        (PORT datab (410:410:410) (410:410:410))
        (PORT datac (481:481:481) (481:481:481))
        (PORT datad (1257:1257:1257) (1257:1257:1257))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|FC2_WIDTH\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|FC2_WIDTH\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (485:485:485))
        (PORT datab (410:410:410) (410:410:410))
        (PORT datac (1222:1222:1222) (1222:1222:1222))
        (PORT datad (1250:1250:1250) (1250:1250:1250))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|FC2_WIDTH\|COUNT\[0\]\~8\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (485:485:485))
        (PORT datab (338:338:338) (338:338:338))
        (PORT datac (470:470:470) (470:470:470))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|FC2_WIDTH\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (484:484:484))
        (PORT datab (408:408:408) (408:408:408))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|FC2_WIDTH\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1237:1237:1237) (1237:1237:1237))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1027:1027:1027) (1027:1027:1027))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|FC2_WIDTH\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (414:414:414))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|FC2_WIDTH\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1237:1237:1237) (1237:1237:1237))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1027:1027:1027) (1027:1027:1027))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|FC2_WIDTH\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (457:457:457))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|FC2_WIDTH\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1237:1237:1237) (1237:1237:1237))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1027:1027:1027) (1027:1027:1027))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|FC2_WIDTH\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (423:423:423) (423:423:423))
        (IOPATH datad regin (238:238:238) (238:238:238))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|FC2_WIDTH\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1237:1237:1237) (1237:1237:1237))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1027:1027:1027) (1027:1027:1027))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|FC2_WIDTH\|LessThan0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datab (410:410:410) (410:410:410))
        (PORT datac (463:463:463) (463:463:463))
        (PORT datad (425:425:425) (425:425:425))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|FC2_WIDTH\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (480:480:480))
        (PORT datab (336:336:336) (336:336:336))
        (PORT datac (473:473:473) (473:473:473))
        (PORT datad (348:348:348) (348:348:348))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ARM1_FC\|FC2_WIDTH\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_FC_TRG\|CHECK\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1215:1215:1215) (1215:1215:1215))
        (PORT datab (949:949:949) (949:949:949))
        (PORT datad (1261:1261:1261) (1261:1261:1261))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FC_TRG\|CHECK\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (977:977:977))
        (PORT datab (956:956:956) (956:956:956))
        (PORT datac (1267:1267:1267) (1267:1267:1267))
        (PORT datad (1578:1578:1578) (1578:1578:1578))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FC_TRG\|COUNT\[0\]\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (933:933:933))
        (PORT datab (978:978:978) (978:978:978))
        (PORT datac (343:343:343) (343:343:343))
        (PORT datad (1017:1017:1017) (1017:1017:1017))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FC_TRG\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1031:1031:1031))
        (PORT datab (395:395:395) (395:395:395))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_FC_TRG\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1216:1216:1216) (1216:1216:1216))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1025:1025:1025) (1025:1025:1025))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FC_TRG\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (409:409:409))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_FC_TRG\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1216:1216:1216) (1216:1216:1216))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1025:1025:1025) (1025:1025:1025))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FC_TRG\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (408:408:408))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_FC_TRG\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1216:1216:1216) (1216:1216:1216))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1025:1025:1025) (1025:1025:1025))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FC_TRG\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (412:412:412) (412:412:412))
        (IOPATH datad regin (238:238:238) (238:238:238))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_FC_TRG\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1216:1216:1216) (1216:1216:1216))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1025:1025:1025) (1025:1025:1025))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FC_TRG\|TENDMARK\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (992:992:992) (992:992:992))
        (PORT datac (993:993:993) (993:993:993))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FC_TRG\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (336:336:336))
        (PORT datab (423:423:423) (423:423:423))
        (PORT datac (953:953:953) (953:953:953))
        (PORT datad (427:427:427) (427:427:427))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_FC_TRG\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FC_TRG\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (409:409:409))
        (PORT datab (420:420:420) (420:420:420))
        (PORT datac (343:343:343) (343:343:343))
        (PORT datad (428:428:428) (428:428:428))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_FC_TRG\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FC_TRG\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (334:334:334))
        (PORT datab (955:955:955) (955:955:955))
        (PORT datac (344:344:344) (344:344:344))
        (PORT datad (1019:1019:1019) (1019:1019:1019))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FC_TRG\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (984:984:984))
        (PORT datab (419:419:419) (419:419:419))
        (PORT datac (613:613:613) (613:613:613))
        (PORT datad (1005:1005:1005) (1005:1005:1005))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_FC_TRG\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (1008:1008:1008))
        (PORT datab (969:969:969) (969:969:969))
        (PORT datac (1316:1316:1316) (1316:1316:1316))
        (PORT datad (1100:1100:1100) (1100:1100:1100))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1405:1405:1405) (1405:1405:1405))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (PORT ena (1697:1697:1697) (1697:1697:1697))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_BPTX1\|COUNT\[0\]\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (340:340:340))
        (PORT datab (455:455:455) (455:455:455))
        (PORT datac (367:367:367) (367:367:367))
        (PORT datad (468:468:468) (468:468:468))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_BPTX1\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (573:573:573))
        (PORT datab (461:461:461) (461:461:461))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_BPTX1\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1240:1240:1240) (1240:1240:1240))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1030:1030:1030) (1030:1030:1030))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_BPTX1\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_BPTX1\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1240:1240:1240) (1240:1240:1240))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1030:1030:1030) (1030:1030:1030))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_BPTX1\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (423:423:423))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_BPTX1\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1240:1240:1240) (1240:1240:1240))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1030:1030:1030) (1030:1030:1030))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_BPTX1\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (414:414:414) (414:414:414))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_BPTX1\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1240:1240:1240) (1240:1240:1240))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1030:1030:1030) (1030:1030:1030))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_BPTX1\|TENDMARK\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (417:417:417) (417:417:417))
        (PORT datac (438:438:438) (438:438:438))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_BPTX1\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (339:339:339))
        (PORT datab (452:452:452) (452:452:452))
        (PORT datac (368:368:368) (368:368:368))
        (PORT datad (469:469:469) (469:469:469))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_BPTX1\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_BPTX1\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1961:1961:1961) (1961:1961:1961))
        (PORT datab (460:460:460) (460:460:460))
        (PORT datac (896:896:896) (896:896:896))
        (PORT datad (469:469:469) (469:469:469))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_BPTX1\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_BPTX1\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1962:1962:1962) (1962:1962:1962))
        (PORT datac (896:896:896) (896:896:896))
        (PORT datad (474:474:474) (474:474:474))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_BPTX1\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (426:426:426))
        (PORT datab (457:457:457) (457:457:457))
        (PORT datac (445:445:445) (445:445:445))
        (PORT datad (466:466:466) (466:466:466))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_BPTX1\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_BPTX2\|COUNT\[1\]\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (482:482:482))
        (PORT datab (329:329:329) (329:329:329))
        (PORT datac (469:469:469) (469:469:469))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_BPTX2\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (488:488:488))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_BPTX2\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1237:1237:1237) (1237:1237:1237))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1022:1022:1022) (1022:1022:1022))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_BPTX2\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (406:406:406))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_BPTX2\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1237:1237:1237) (1237:1237:1237))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1022:1022:1022) (1022:1022:1022))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_BPTX2\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (462:462:462))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_BPTX2\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1237:1237:1237) (1237:1237:1237))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1022:1022:1022) (1022:1022:1022))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_BPTX2\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (432:432:432) (432:432:432))
        (IOPATH datad regin (238:238:238) (238:238:238))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_BPTX2\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1237:1237:1237) (1237:1237:1237))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1022:1022:1022) (1022:1022:1022))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_BPTX2\|TENDMARK\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (467:467:467) (467:467:467))
        (PORT datad (433:433:433) (433:433:433))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_BPTX2\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (481:481:481))
        (PORT datab (328:328:328) (328:328:328))
        (PORT datac (468:468:468) (468:468:468))
        (PORT datad (345:345:345) (345:345:345))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_BPTX2\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_BPTX2\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (464:464:464))
        (PORT datab (405:405:405) (405:405:405))
        (PORT datac (482:482:482) (482:482:482))
        (PORT datad (1320:1320:1320) (1320:1320:1320))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_BPTX2\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_BPTX2\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (PORT datac (481:481:481) (481:481:481))
        (PORT datad (1321:1321:1321) (1321:1321:1321))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_BPTX2\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (466:466:466))
        (PORT datab (419:419:419) (419:419:419))
        (PORT datac (483:483:483) (483:483:483))
        (PORT datad (890:890:890) (890:890:890))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_BPTX2\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1043:1043:1043))
        (PORT datab (1336:1336:1336) (1336:1336:1336))
        (PORT datac (1394:1394:1394) (1394:1394:1394))
        (PORT datad (1352:1352:1352) (1352:1352:1352))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1483:1483:1483) (1483:1483:1483))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (2339:2339:2339) (2339:2339:2339))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT1\|output\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (1018:1018:1018))
        (PORT datab (988:988:988) (988:988:988))
        (PORT datac (981:981:981) (981:981:981))
        (PORT datad (1102:1102:1102) (1102:1102:1102))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|CHECK\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (593:593:593) (593:593:593))
        (PORT datac (478:478:478) (478:478:478))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT1\|output\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1881:1881:1881) (1881:1881:1881))
        (PORT datab (1039:1039:1039) (1039:1039:1039))
        (PORT datac (1213:1213:1213) (1213:1213:1213))
        (PORT datad (1214:1214:1214) (1214:1214:1214))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|CHECK\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (472:472:472))
        (PORT datac (423:423:423) (423:423:423))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT1\|output\~13\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1188:1188:1188))
        (PORT datab (1035:1035:1035) (1035:1035:1035))
        (PORT datac (346:346:346) (346:346:346))
        (PORT datad (860:860:860) (860:860:860))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT1\|output\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1113:1113:1113))
        (PORT datab (993:993:993) (993:993:993))
        (PORT datac (1597:1597:1597) (1597:1597:1597))
        (PORT datad (1206:1206:1206) (1206:1206:1206))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT1\|output\~11\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1113:1113:1113))
        (PORT datab (309:309:309) (309:309:309))
        (PORT datac (1552:1552:1552) (1552:1552:1552))
        (PORT datad (1577:1577:1577) (1577:1577:1577))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1898:1898:1898) (1898:1898:1898))
        (PORT datab (856:856:856) (856:856:856))
        (PORT datac (1052:1052:1052) (1052:1052:1052))
        (PORT datad (326:326:326) (326:326:326))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1141:1141:1141) (1141:1141:1141))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (PORT ena (1697:1697:1697) (1697:1697:1697))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (324:324:324))
        (PORT datab (315:315:315) (315:315:315))
        (PORT datac (1372:1372:1372) (1372:1372:1372))
        (PORT datad (402:402:402) (402:402:402))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1461:1461:1461) (1461:1461:1461))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (PORT ena (1697:1697:1697) (1697:1697:1697))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\GIN\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT1\|output\~18\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1904:1904:1904) (1904:1904:1904))
        (PORT datab (953:953:953) (953:953:953))
        (PORT datac (2680:2680:2680) (2680:2680:2680))
        (PORT datad (1215:1215:1215) (1215:1215:1215))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT1\|output\~19\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1642:1642:1642) (1642:1642:1642))
        (PORT datab (316:316:316) (316:316:316))
        (PORT datac (1917:1917:1917) (1917:1917:1917))
        (PORT datad (867:867:867) (867:867:867))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_pll")
    (INSTANCE \\CLK_40to80\|altpll_component\|pll\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1420:1420:1420) (1420:1420:1420))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT1\|output\~25\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (456:456:456))
        (PORT datab (1512:1512:1512) (1512:1512:1512))
        (PORT datac (1876:1876:1876) (1876:1876:1876))
        (PORT datad (2707:2707:2707) (2707:2707:2707))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT1\|output\~26\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (875:875:875))
        (PORT datab (314:314:314) (314:314:314))
        (PORT datac (1543:1543:1543) (1543:1543:1543))
        (PORT datad (870:870:870) (870:870:870))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT1\|output\~22\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2094:2094:2094) (2094:2094:2094))
        (PORT datab (1197:1197:1197) (1197:1197:1197))
        (PORT datac (943:943:943) (943:943:943))
        (PORT datad (1162:1162:1162) (1162:1162:1162))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT1\|output\~23\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2092:2092:2092) (2092:2092:2092))
        (PORT datab (330:330:330) (330:330:330))
        (PORT datac (346:346:346) (346:346:346))
        (PORT datad (1208:1208:1208) (1208:1208:1208))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT1\|output\~20\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (854:854:854))
        (PORT datab (1514:1514:1514) (1514:1514:1514))
        (PORT datac (1897:1897:1897) (1897:1897:1897))
        (PORT datad (2709:2709:2709) (2709:2709:2709))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT1\|output\~21\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (345:345:345))
        (PORT datab (940:940:940) (940:940:940))
        (PORT datac (912:912:912) (912:912:912))
        (PORT datad (2707:2707:2707) (2707:2707:2707))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT1\|output\~24\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (1020:1020:1020))
        (PORT datab (906:906:906) (906:906:906))
        (PORT datac (1048:1048:1048) (1048:1048:1048))
        (PORT datad (542:542:542) (542:542:542))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT1\|output\~27\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (326:326:326))
        (PORT datab (1017:1017:1017) (1017:1017:1017))
        (PORT datac (572:572:572) (572:572:572))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1357:1357:1357) (1357:1357:1357))
        (PORT datab (531:531:531) (531:531:531))
        (PORT datac (1356:1356:1356) (1356:1356:1356))
        (PORT datad (2245:2245:2245) (2245:2245:2245))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1445:1445:1445) (1445:1445:1445))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1998:1998:1998) (1998:1998:1998))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1370:1370:1370) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1459:1459:1459) (1459:1459:1459))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1272:1272:1272) (1272:1272:1272))
        (PORT ena (1686:1686:1686) (1686:1686:1686))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2127:2127:2127) (2127:2127:2127))
        (PORT datab (1647:1647:1647) (1647:1647:1647))
        (PORT datac (570:570:570) (570:570:570))
        (PORT datad (970:970:970) (970:970:970))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (659:659:659) (659:659:659))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1766:1766:1766) (1766:1766:1766))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\PULSES\[31\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1553:1553:1553) (1553:1553:1553))
        (PORT datad (1578:1578:1578) (1578:1578:1578))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT1\|output\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1021:1021:1021))
        (PORT datab (984:984:984) (984:984:984))
        (PORT datac (347:347:347) (347:347:347))
        (PORT datad (1099:1099:1099) (1099:1099:1099))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT1\|output\~16\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (867:867:867))
        (PORT datab (993:993:993) (993:993:993))
        (PORT datac (982:982:982) (982:982:982))
        (PORT datad (325:325:325) (325:325:325))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:0\:WIDTH_FC\|CHECK\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (939:939:939) (939:939:939))
        (PORT datad (482:482:482) (482:482:482))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT1\|output\~8\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1876:1876:1876) (1876:1876:1876))
        (PORT datab (1043:1043:1043) (1043:1043:1043))
        (PORT datac (1224:1224:1224) (1224:1224:1224))
        (PORT datad (1193:1193:1193) (1193:1193:1193))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM1_FC\|GEN_SYC_FC\:3\:WIDTH_FC\|CHECK\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (441:441:441) (441:441:441))
        (PORT datad (569:569:569) (569:569:569))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ARM2_FC\|GEN_SYC_FC\:1\:WIDTH_FC\|CHECK\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (918:918:918) (918:918:918))
        (PORT datad (459:459:459) (459:459:459))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT1\|output\~9\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1881:1881:1881) (1881:1881:1881))
        (PORT datab (314:314:314) (314:314:314))
        (PORT datac (1207:1207:1207) (1207:1207:1207))
        (PORT datad (1202:1202:1202) (1202:1202:1202))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT1\|output\~17\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (945:945:945))
        (PORT datab (541:541:541) (541:541:541))
        (PORT datac (562:562:562) (562:562:562))
        (PORT datad (876:876:876) (876:876:876))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1197:1197:1197) (1197:1197:1197))
        (PORT datab (1238:1238:1238) (1238:1238:1238))
        (PORT datac (992:992:992) (992:992:992))
        (PORT datad (565:565:565) (565:565:565))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1081:1081:1081) (1081:1081:1081))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (PORT ena (1842:1842:1842) (1842:1842:1842))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[5\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (573:573:573))
        (PORT datab (517:517:517) (517:517:517))
        (PORT datac (943:943:943) (943:943:943))
        (PORT datad (534:534:534) (534:534:534))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (943:943:943))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1735:1735:1735) (1735:1735:1735))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1735:1735:1735) (1735:1735:1735))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1735:1735:1735) (1735:1735:1735))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1735:1735:1735) (1735:1735:1735))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1735:1735:1735) (1735:1735:1735))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1735:1735:1735) (1735:1735:1735))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1735:1735:1735) (1735:1735:1735))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1735:1735:1735) (1735:1735:1735))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (PORT datac (872:872:872) (872:872:872))
        (PORT datad (469:469:469) (469:469:469))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:2\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (431:431:431) (431:431:431))
        (PORT datac (5233:5233:5233) (5233:5233:5233))
        (PORT datad (464:464:464) (464:464:464))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:2\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5322:5322:5322) (5322:5322:5322))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (PORT datab (424:424:424) (424:424:424))
        (PORT datac (439:439:439) (439:439:439))
        (PORT datad (470:470:470) (470:470:470))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (461:461:461))
        (PORT datab (826:826:826) (826:826:826))
        (PORT datac (873:873:873) (873:873:873))
        (PORT datad (448:448:448) (448:448:448))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:1\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (462:462:462))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (4904:4904:4904) (4904:4904:4904))
        (PORT datad (484:484:484) (484:484:484))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:1\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4993:4993:4993) (4993:4993:4993))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[2\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (343:343:343))
        (PORT datab (553:553:553) (553:553:553))
        (PORT datac (452:452:452) (452:452:452))
        (PORT datad (483:483:483) (483:483:483))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (572:572:572))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (399:399:399))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (411:411:411) (411:411:411))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (549:549:549) (549:549:549))
        (PORT datac (450:450:450) (450:450:450))
        (PORT datad (488:488:488) (488:488:488))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (419:419:419))
        (PORT datab (434:434:434) (434:434:434))
        (PORT datac (448:448:448) (448:448:448))
        (PORT datad (488:488:488) (488:488:488))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (432:432:432) (432:432:432))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (486:486:486) (486:486:486))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (343:343:343))
        (PORT datab (552:552:552) (552:552:552))
        (PORT datac (452:452:452) (452:452:452))
        (PORT datad (483:483:483) (483:483:483))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (943:943:943))
        (PORT datac (446:446:446) (446:446:446))
        (PORT datad (469:469:469) (469:469:469))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:4\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (429:429:429) (429:429:429))
        (PORT datac (5037:5037:5037) (5037:5037:5037))
        (PORT datad (464:464:464) (464:464:464))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:4\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5126:5126:5126) (5126:5126:5126))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (475:475:475))
        (PORT datab (426:426:426) (426:426:426))
        (PORT datac (447:447:447) (447:447:447))
        (PORT datad (449:449:449) (449:449:449))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[3\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (583:583:583))
        (PORT datab (905:905:905) (905:905:905))
        (PORT datac (555:555:555) (555:555:555))
        (PORT datad (567:567:567) (567:567:567))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (580:580:580))
        (PORT datab (953:953:953) (953:953:953))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1847:1847:1847) (1847:1847:1847))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1623:1623:1623) (1623:1623:1623))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (414:414:414))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1847:1847:1847) (1847:1847:1847))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1623:1623:1623) (1623:1623:1623))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1847:1847:1847) (1847:1847:1847))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1623:1623:1623) (1623:1623:1623))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (404:404:404))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1847:1847:1847) (1847:1847:1847))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1623:1623:1623) (1623:1623:1623))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1847:1847:1847) (1847:1847:1847))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1623:1623:1623) (1623:1623:1623))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (401:401:401) (401:401:401))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1847:1847:1847) (1847:1847:1847))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1623:1623:1623) (1623:1623:1623))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (419:419:419))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1847:1847:1847) (1847:1847:1847))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1623:1623:1623) (1623:1623:1623))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1847:1847:1847) (1847:1847:1847))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1623:1623:1623) (1623:1623:1623))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (403:403:403) (403:403:403))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (417:417:417) (417:417:417))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (467:467:467))
        (PORT datab (1167:1167:1167) (1167:1167:1167))
        (PORT datac (446:446:446) (446:446:446))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:3\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (469:469:469))
        (PORT datab (431:431:431) (431:431:431))
        (PORT datac (4646:4646:4646) (4646:4646:4646))
        (PORT datad (492:492:492) (492:492:492))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:3\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4735:4735:4735) (4735:4735:4735))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (461:461:461))
        (PORT datab (394:394:394) (394:394:394))
        (PORT datac (441:441:441) (441:441:441))
        (PORT datad (492:492:492) (492:492:492))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (431:431:431))
        (PORT datac (424:424:424) (424:424:424))
        (PORT datad (485:485:485) (485:485:485))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[4\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (459:459:459))
        (PORT datab (935:935:935) (935:935:935))
        (PORT datac (365:365:365) (365:365:365))
        (PORT datad (489:489:489) (489:489:489))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (960:960:960))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (414:414:414))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (407:407:407))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (406:406:406) (406:406:406))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (419:419:419))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (PORT datab (936:936:936) (936:936:936))
        (PORT datad (483:483:483) (483:483:483))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datab (936:936:936) (936:936:936))
        (PORT datac (363:363:363) (363:363:363))
        (PORT datad (480:480:480) (480:480:480))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[16\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:0\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (425:425:425) (425:425:425))
        (PORT datac (7014:7014:7014) (7014:7014:7014))
        (PORT datad (457:457:457) (457:457:457))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:0\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (7103:7103:7103) (7103:7103:7103))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (892:892:892))
        (PORT datab (448:448:448) (448:448:448))
        (PORT datac (931:931:931) (931:931:931))
        (PORT datad (430:430:430) (430:430:430))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[7\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (978:978:978))
        (PORT datab (916:916:916) (916:916:916))
        (PORT datac (995:995:995) (995:995:995))
        (PORT datad (927:927:927) (927:927:927))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (987:987:987))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1820:1820:1820) (1820:1820:1820))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1630:1630:1630) (1630:1630:1630))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1820:1820:1820) (1820:1820:1820))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1630:1630:1630) (1630:1630:1630))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1820:1820:1820) (1820:1820:1820))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1630:1630:1630) (1630:1630:1630))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (407:407:407))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1820:1820:1820) (1820:1820:1820))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1630:1630:1630) (1630:1630:1630))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1820:1820:1820) (1820:1820:1820))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1630:1630:1630) (1630:1630:1630))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (406:406:406) (406:406:406))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1820:1820:1820) (1820:1820:1820))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1630:1630:1630) (1630:1630:1630))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1820:1820:1820) (1820:1820:1820))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1630:1630:1630) (1630:1630:1630))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1820:1820:1820) (1820:1820:1820))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1630:1630:1630) (1630:1630:1630))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (965:965:965) (965:965:965))
        (PORT datac (933:933:933) (933:933:933))
        (PORT datad (459:459:459) (459:459:459))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1865:1865:1865) (1865:1865:1865))
        (PORT datab (964:964:964) (964:964:964))
        (PORT datac (336:336:336) (336:336:336))
        (PORT datad (456:456:456) (456:456:456))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:0\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (989:989:989))
        (PORT datab (444:444:444) (444:444:444))
        (PORT datac (6621:6621:6621) (6621:6621:6621))
        (PORT datad (879:879:879) (879:879:879))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:0\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6710:6710:6710) (6710:6710:6710))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (987:987:987))
        (PORT datac (451:451:451) (451:451:451))
        (PORT datad (894:894:894) (894:894:894))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (982:982:982))
        (PORT datab (423:423:423) (423:423:423))
        (PORT datac (440:440:440) (440:440:440))
        (PORT datad (406:406:406) (406:406:406))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (994:994:994))
        (PORT datab (410:410:410) (410:410:410))
        (PORT datad (410:410:410) (410:410:410))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[4\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (992:992:992))
        (PORT datab (884:884:884) (884:884:884))
        (PORT datac (453:453:453) (453:453:453))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (571:571:571))
        (PORT datab (870:870:870) (870:870:870))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1437:1437:1437) (1437:1437:1437))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1255:1255:1255) (1255:1255:1255))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (414:414:414))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1437:1437:1437) (1437:1437:1437))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1255:1255:1255) (1255:1255:1255))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1437:1437:1437) (1437:1437:1437))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1255:1255:1255) (1255:1255:1255))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (404:404:404))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1437:1437:1437) (1437:1437:1437))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1255:1255:1255) (1255:1255:1255))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (398:398:398) (398:398:398))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1437:1437:1437) (1437:1437:1437))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1255:1255:1255) (1255:1255:1255))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (401:401:401) (401:401:401))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1437:1437:1437) (1437:1437:1437))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1255:1255:1255) (1255:1255:1255))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (419:419:419))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1437:1437:1437) (1437:1437:1437))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1255:1255:1255) (1255:1255:1255))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1437:1437:1437) (1437:1437:1437))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1255:1255:1255) (1255:1255:1255))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (403:403:403) (403:403:403))
        (PORT datac (428:428:428) (428:428:428))
        (PORT datad (417:417:417) (417:417:417))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (985:985:985))
        (PORT datab (882:882:882) (882:882:882))
        (PORT datac (450:450:450) (450:450:450))
        (PORT datad (356:356:356) (356:356:356))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:6\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (414:414:414))
        (PORT datab (447:447:447) (447:447:447))
        (PORT datac (4641:4641:4641) (4641:4641:4641))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:6\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4730:4730:4730) (4730:4730:4730))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (938:938:938))
        (PORT datab (445:445:445) (445:445:445))
        (PORT datac (438:438:438) (438:438:438))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[4\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (968:968:968))
        (PORT datab (517:517:517) (517:517:517))
        (PORT datac (984:984:984) (984:984:984))
        (PORT datad (929:929:929) (929:929:929))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (973:973:973))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1844:1844:1844) (1844:1844:1844))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (413:413:413))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1844:1844:1844) (1844:1844:1844))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1844:1844:1844) (1844:1844:1844))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1844:1844:1844) (1844:1844:1844))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (399:399:399))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1844:1844:1844) (1844:1844:1844))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1844:1844:1844) (1844:1844:1844))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (419:419:419))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1844:1844:1844) (1844:1844:1844))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1844:1844:1844) (1844:1844:1844))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (416:416:416) (416:416:416))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (937:937:937))
        (PORT datab (445:445:445) (445:445:445))
        (PORT datac (439:439:439) (439:439:439))
        (PORT datad (842:842:842) (842:842:842))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (411:411:411))
        (PORT datab (445:445:445) (445:445:445))
        (PORT datac (441:441:441) (441:441:441))
        (PORT datad (876:876:876) (876:876:876))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:5\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (429:429:429))
        (PORT datab (445:445:445) (445:445:445))
        (PORT datac (6141:6141:6141) (6141:6141:6141))
        (PORT datad (469:469:469) (469:469:469))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:5\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6230:6230:6230) (6230:6230:6230))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[7\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (549:549:549))
        (PORT datab (452:452:452) (452:452:452))
        (PORT datac (468:468:468) (468:468:468))
        (PORT datad (579:579:579) (579:579:579))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (572:572:572))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (407:407:407))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (399:399:399))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (406:406:406) (406:406:406))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (411:411:411) (411:411:411))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (452:452:452) (452:452:452))
        (PORT datac (468:468:468) (468:468:468))
        (PORT datad (577:577:577) (577:577:577))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (426:426:426))
        (PORT datab (417:417:417) (417:417:417))
        (PORT datac (471:471:471) (471:471:471))
        (PORT datad (470:470:470) (470:470:470))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (426:426:426))
        (PORT datac (441:441:441) (441:441:441))
        (PORT datad (466:466:466) (466:466:466))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (551:551:551))
        (PORT datab (450:450:450) (450:450:450))
        (PORT datac (467:467:467) (467:467:467))
        (PORT datad (578:578:578) (578:578:578))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_LOGIC\|CHECK\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1477:1477:1477) (1477:1477:1477))
        (PORT datab (1492:1492:1492) (1492:1492:1492))
        (PORT datac (1995:1995:1995) (1995:1995:1995))
        (PORT datad (909:909:909) (909:909:909))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[19\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:3\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (463:463:463))
        (PORT datab (423:423:423) (423:423:423))
        (PORT datac (4432:4432:4432) (4432:4432:4432))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:3\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4521:4521:4521) (4521:4521:4521))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (466:466:466))
        (PORT datab (418:418:418) (418:418:418))
        (PORT datac (424:424:424) (424:424:424))
        (PORT datad (426:426:426) (426:426:426))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[0\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (572:572:572))
        (PORT datab (527:527:527) (527:527:527))
        (PORT datac (894:894:894) (894:894:894))
        (PORT datad (917:917:917) (917:917:917))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1150:1150:1150) (1150:1150:1150))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1748:1748:1748) (1748:1748:1748))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1568:1568:1568) (1568:1568:1568))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (414:414:414))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1748:1748:1748) (1748:1748:1748))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1568:1568:1568) (1568:1568:1568))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1748:1748:1748) (1748:1748:1748))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1568:1568:1568) (1568:1568:1568))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1748:1748:1748) (1748:1748:1748))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1568:1568:1568) (1568:1568:1568))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1748:1748:1748) (1748:1748:1748))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1568:1568:1568) (1568:1568:1568))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1748:1748:1748) (1748:1748:1748))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1568:1568:1568) (1568:1568:1568))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (419:419:419))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1748:1748:1748) (1748:1748:1748))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1568:1568:1568) (1568:1568:1568))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1748:1748:1748) (1748:1748:1748))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1568:1568:1568) (1568:1568:1568))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (428:428:428))
        (PORT datac (469:469:469) (469:469:469))
        (PORT datad (940:940:940) (940:940:940))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (432:432:432))
        (PORT datab (839:839:839) (839:839:839))
        (PORT datac (467:467:467) (467:467:467))
        (PORT datad (940:940:940) (940:940:940))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[18\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:2\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (462:462:462))
        (PORT datab (394:394:394) (394:394:394))
        (PORT datac (6879:6879:6879) (6879:6879:6879))
        (PORT datad (467:467:467) (467:467:467))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:2\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6968:6968:6968) (6968:6968:6968))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[6\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (367:367:367))
        (PORT datab (451:451:451) (451:451:451))
        (PORT datac (640:640:640) (640:640:640))
        (PORT datad (970:970:970) (970:970:970))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (897:897:897))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1725:1725:1725) (1725:1725:1725))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1563:1563:1563) (1563:1563:1563))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1725:1725:1725) (1725:1725:1725))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1563:1563:1563) (1563:1563:1563))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1725:1725:1725) (1725:1725:1725))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1563:1563:1563) (1563:1563:1563))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1725:1725:1725) (1725:1725:1725))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1563:1563:1563) (1563:1563:1563))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (398:398:398) (398:398:398))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1725:1725:1725) (1725:1725:1725))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1563:1563:1563) (1563:1563:1563))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1725:1725:1725) (1725:1725:1725))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1563:1563:1563) (1563:1563:1563))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1725:1725:1725) (1725:1725:1725))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1563:1563:1563) (1563:1563:1563))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1725:1725:1725) (1725:1725:1725))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1563:1563:1563) (1563:1563:1563))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (428:428:428) (428:428:428))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (454:454:454) (454:454:454))
        (PORT datac (638:638:638) (638:638:638))
        (PORT datad (973:973:973) (973:973:973))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (442:442:442))
        (PORT datab (452:452:452) (452:452:452))
        (PORT datac (639:639:639) (639:639:639))
        (PORT datad (419:419:419) (419:419:419))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (427:427:427))
        (PORT datac (455:455:455) (455:455:455))
        (PORT datad (463:463:463) (463:463:463))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (364:364:364))
        (PORT datab (449:449:449) (449:449:449))
        (PORT datac (642:642:642) (642:642:642))
        (PORT datad (969:969:969) (969:969:969))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[17\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (429:429:429))
        (PORT datab (867:867:867) (867:867:867))
        (PORT datac (576:576:576) (576:576:576))
        (PORT datad (454:454:454) (454:454:454))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:1\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (594:594:594))
        (PORT datac (4413:4413:4413) (4413:4413:4413))
        (PORT datad (459:459:459) (459:459:459))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:1\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4502:4502:4502) (4502:4502:4502))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[5\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (572:572:572))
        (PORT datab (532:532:532) (532:532:532))
        (PORT datac (879:879:879) (879:879:879))
        (PORT datad (882:882:882) (882:882:882))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (976:976:976))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1814:1814:1814) (1814:1814:1814))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (414:414:414))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1814:1814:1814) (1814:1814:1814))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1814:1814:1814) (1814:1814:1814))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1814:1814:1814) (1814:1814:1814))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1814:1814:1814) (1814:1814:1814))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1814:1814:1814) (1814:1814:1814))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (419:419:419))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1814:1814:1814) (1814:1814:1814))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1814:1814:1814) (1814:1814:1814))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (427:427:427))
        (PORT datab (869:869:869) (869:869:869))
        (PORT datad (456:456:456) (456:456:456))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (431:431:431))
        (PORT datab (418:418:418) (418:418:418))
        (PORT datac (600:600:600) (600:600:600))
        (PORT datad (585:585:585) (585:585:585))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[15\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:15\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (PORT datab (423:423:423) (423:423:423))
        (PORT datac (4674:4674:4674) (4674:4674:4674))
        (PORT datad (457:457:457) (457:457:457))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:15\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4763:4763:4763) (4763:4763:4763))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datab (922:922:922) (922:922:922))
        (PORT datac (442:442:442) (442:442:442))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (944:944:944))
        (PORT datab (412:412:412) (412:412:412))
        (PORT datac (460:460:460) (460:460:460))
        (PORT datad (438:438:438) (438:438:438))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (452:452:452))
        (PORT datab (426:426:426) (426:426:426))
        (PORT datac (956:956:956) (956:956:956))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[0\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (457:457:457))
        (PORT datab (922:922:922) (922:922:922))
        (PORT datac (442:442:442) (442:442:442))
        (PORT datad (350:350:350) (350:350:350))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (948:948:948))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1806:1806:1806) (1806:1806:1806))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1604:1604:1604) (1604:1604:1604))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1806:1806:1806) (1806:1806:1806))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1604:1604:1604) (1604:1604:1604))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1806:1806:1806) (1806:1806:1806))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1604:1604:1604) (1604:1604:1604))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1806:1806:1806) (1806:1806:1806))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1604:1604:1604) (1604:1604:1604))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (399:399:399))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1806:1806:1806) (1806:1806:1806))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1604:1604:1604) (1604:1604:1604))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1806:1806:1806) (1806:1806:1806))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1604:1604:1604) (1604:1604:1604))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1806:1806:1806) (1806:1806:1806))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1604:1604:1604) (1604:1604:1604))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1806:1806:1806) (1806:1806:1806))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1604:1604:1604) (1604:1604:1604))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (411:411:411) (411:411:411))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (452:452:452))
        (PORT datab (919:919:919) (919:919:919))
        (PORT datac (442:442:442) (442:442:442))
        (PORT datad (346:346:346) (346:346:346))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[23\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:7\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (395:395:395) (395:395:395))
        (PORT datac (5968:5968:5968) (5968:5968:5968))
        (PORT datad (489:489:489) (489:489:489))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:7\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6057:6057:6057) (6057:6057:6057))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[2\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (981:981:981))
        (PORT datab (913:913:913) (913:913:913))
        (PORT datac (978:978:978) (978:978:978))
        (PORT datad (534:534:534) (534:534:534))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1215:1215:1215) (1215:1215:1215))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1816:1816:1816) (1816:1816:1816))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1816:1816:1816) (1816:1816:1816))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1816:1816:1816) (1816:1816:1816))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1816:1816:1816) (1816:1816:1816))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1816:1816:1816) (1816:1816:1816))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1816:1816:1816) (1816:1816:1816))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1816:1816:1816) (1816:1816:1816))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1816:1816:1816) (1816:1816:1816))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (427:427:427))
        (PORT datab (460:460:460) (460:460:460))
        (PORT datac (973:973:973) (973:973:973))
        (PORT datad (386:386:386) (386:386:386))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (427:427:427))
        (PORT datab (463:463:463) (463:463:463))
        (PORT datac (972:972:972) (972:972:972))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (429:429:429))
        (PORT datab (394:394:394) (394:394:394))
        (PORT datac (620:620:620) (620:620:620))
        (PORT datad (484:484:484) (484:484:484))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[22\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[1\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (359:359:359))
        (PORT datab (469:469:469) (469:469:469))
        (PORT datac (456:456:456) (456:456:456))
        (PORT datad (568:568:568) (568:568:568))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (572:572:572))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (471:471:471) (471:471:471))
        (PORT datac (454:454:454) (454:454:454))
        (PORT datad (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:6\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (604:604:604))
        (PORT datab (474:474:474) (474:474:474))
        (PORT datac (8506:8506:8506) (8506:8506:8506))
        (PORT datad (484:484:484) (484:484:484))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:6\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (8595:8595:8595) (8595:8595:8595))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (435:435:435))
        (PORT datab (468:468:468) (468:468:468))
        (PORT datac (458:458:458) (458:458:458))
        (PORT datad (425:425:425) (425:425:425))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (467:467:467) (467:467:467))
        (PORT datac (446:446:446) (446:446:446))
        (PORT datad (427:427:427) (427:427:427))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (357:357:357))
        (PORT datab (468:468:468) (468:468:468))
        (PORT datac (459:459:459) (459:459:459))
        (PORT datad (568:568:568) (568:568:568))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[21\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:5\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (431:431:431) (431:431:431))
        (PORT datac (4285:4285:4285) (4285:4285:4285))
        (PORT datad (466:466:466) (466:466:466))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:5\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4374:4374:4374) (4374:4374:4374))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (607:607:607) (607:607:607))
        (PORT datac (890:890:890) (890:890:890))
        (PORT datad (469:469:469) (469:469:469))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[7\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (581:581:581))
        (PORT datab (517:517:517) (517:517:517))
        (PORT datac (870:870:870) (870:870:870))
        (PORT datad (584:584:584) (584:584:584))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (885:885:885))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1745:1745:1745) (1745:1745:1745))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1745:1745:1745) (1745:1745:1745))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1745:1745:1745) (1745:1745:1745))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1745:1745:1745) (1745:1745:1745))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1745:1745:1745) (1745:1745:1745))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1745:1745:1745) (1745:1745:1745))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1745:1745:1745) (1745:1745:1745))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1745:1745:1745) (1745:1745:1745))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (838:838:838))
        (PORT datab (862:862:862) (862:862:862))
        (PORT datac (640:640:640) (640:640:640))
        (PORT datad (464:464:464) (464:464:464))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (456:456:456) (456:456:456))
        (PORT datac (638:638:638) (638:638:638))
        (PORT datad (439:439:439) (439:439:439))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[20\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:4\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (PORT datab (453:453:453) (453:453:453))
        (PORT datac (5502:5502:5502) (5502:5502:5502))
        (PORT datad (462:462:462) (462:462:462))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:4\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5591:5591:5591) (5591:5591:5591))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[7\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (460:460:460))
        (PORT datab (346:346:346) (346:346:346))
        (PORT datac (455:455:455) (455:455:455))
        (PORT datad (578:578:578) (578:578:578))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (897:897:897))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (415:415:415))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (407:407:407))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (399:399:399))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (406:406:406) (406:406:406))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (416:416:416) (416:416:416))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (463:463:463))
        (PORT datac (455:455:455) (455:455:455))
        (PORT datad (577:577:577) (577:577:577))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (PORT datab (411:411:411) (411:411:411))
        (PORT datac (455:455:455) (455:455:455))
        (PORT datad (462:462:462) (462:462:462))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (415:415:415) (415:415:415))
        (PORT datac (434:434:434) (434:434:434))
        (PORT datad (455:455:455) (455:455:455))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (PORT datab (345:345:345) (345:345:345))
        (PORT datac (456:456:456) (456:456:456))
        (PORT datad (579:579:579) (579:579:579))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_LOGIC\|CHECK\~14\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1548:1548:1548) (1548:1548:1548))
        (PORT datab (2298:2298:2298) (2298:2298:2298))
        (PORT datac (2952:2952:2952) (2952:2952:2952))
        (PORT datad (1088:1088:1088) (1088:1088:1088))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[10\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:10\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (474:474:474))
        (PORT datac (5361:5361:5361) (5361:5361:5361))
        (PORT datad (453:453:453) (453:453:453))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:10\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5450:5450:5450) (5450:5450:5450))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (922:922:922))
        (PORT datab (430:430:430) (430:430:430))
        (PORT datac (471:471:471) (471:471:471))
        (PORT datad (455:455:455) (455:455:455))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[0\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (972:972:972))
        (PORT datab (897:897:897) (897:897:897))
        (PORT datac (981:981:981) (981:981:981))
        (PORT datad (572:572:572) (572:572:572))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (597:597:597))
        (PORT datab (953:953:953) (953:953:953))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1813:1813:1813) (1813:1813:1813))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1813:1813:1813) (1813:1813:1813))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1813:1813:1813) (1813:1813:1813))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (404:404:404))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1813:1813:1813) (1813:1813:1813))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1813:1813:1813) (1813:1813:1813))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (401:401:401) (401:401:401))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1813:1813:1813) (1813:1813:1813))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1813:1813:1813) (1813:1813:1813))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1813:1813:1813) (1813:1813:1813))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (403:403:403) (403:403:403))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (417:417:417) (417:417:417))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (920:920:920))
        (PORT datac (470:470:470) (470:470:470))
        (PORT datad (1215:1215:1215) (1215:1215:1215))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (921:921:921))
        (PORT datab (849:849:849) (849:849:849))
        (PORT datac (470:470:470) (470:470:470))
        (PORT datad (1214:1214:1214) (1214:1214:1214))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[9\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:9\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (471:471:471))
        (PORT datab (438:438:438) (438:438:438))
        (PORT datac (6842:6842:6842) (6842:6842:6842))
        (PORT datad (478:478:478) (478:478:478))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:9\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6931:6931:6931) (6931:6931:6931))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[1\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (371:371:371))
        (PORT datab (460:460:460) (460:460:460))
        (PORT datac (471:471:471) (471:471:471))
        (PORT datad (632:632:632) (632:632:632))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (572:572:572))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (463:463:463) (463:463:463))
        (PORT datac (465:465:465) (465:465:465))
        (PORT datad (630:630:630) (630:630:630))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (411:411:411))
        (PORT datab (393:393:393) (393:393:393))
        (PORT datac (463:463:463) (463:463:463))
        (PORT datad (480:480:480) (480:480:480))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (414:414:414))
        (PORT datac (424:424:424) (424:424:424))
        (PORT datad (475:475:475) (475:475:475))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (371:371:371))
        (PORT datab (460:460:460) (460:460:460))
        (PORT datac (469:469:469) (469:469:469))
        (PORT datad (631:631:631) (631:631:631))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[12\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (467:467:467))
        (PORT datab (455:455:455) (455:455:455))
        (PORT datac (967:967:967) (967:967:967))
        (PORT datad (862:862:862) (862:862:862))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:12\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (396:396:396) (396:396:396))
        (PORT datac (4310:4310:4310) (4310:4310:4310))
        (PORT datad (473:473:473) (473:473:473))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:12\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4399:4399:4399) (4399:4399:4399))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[3\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (958:958:958))
        (PORT datab (924:924:924) (924:924:924))
        (PORT datac (936:936:936) (936:936:936))
        (PORT datad (972:972:972) (972:972:972))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (571:571:571))
        (PORT datab (962:962:962) (962:962:962))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1616:1616:1616) (1616:1616:1616))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1616:1616:1616) (1616:1616:1616))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1616:1616:1616) (1616:1616:1616))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (404:404:404))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1616:1616:1616) (1616:1616:1616))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1616:1616:1616) (1616:1616:1616))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (401:401:401) (401:401:401))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1616:1616:1616) (1616:1616:1616))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1616:1616:1616) (1616:1616:1616))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1616:1616:1616) (1616:1616:1616))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (403:403:403) (403:403:403))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (417:417:417) (417:417:417))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (462:462:462))
        (PORT datac (967:967:967) (967:967:967))
        (PORT datad (471:471:471) (471:471:471))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (466:466:466))
        (PORT datab (428:428:428) (428:428:428))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (469:469:469) (469:469:469))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[11\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:11\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (487:487:487))
        (PORT datab (430:430:430) (430:430:430))
        (PORT datac (4322:4322:4322) (4322:4322:4322))
        (PORT datad (468:468:468) (468:468:468))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:11\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4411:4411:4411) (4411:4411:4411))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[7\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (483:483:483))
        (PORT datab (352:352:352) (352:352:352))
        (PORT datac (470:470:470) (470:470:470))
        (PORT datad (585:585:585) (585:585:585))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (876:876:876))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1234:1234:1234) (1234:1234:1234))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1234:1234:1234) (1234:1234:1234))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1234:1234:1234) (1234:1234:1234))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1234:1234:1234) (1234:1234:1234))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1234:1234:1234) (1234:1234:1234))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1234:1234:1234) (1234:1234:1234))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1234:1234:1234) (1234:1234:1234))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1234:1234:1234) (1234:1234:1234))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (486:486:486))
        (PORT datac (464:464:464) (464:464:464))
        (PORT datad (586:586:586) (586:586:586))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (422:422:422))
        (PORT datab (858:858:858) (858:858:858))
        (PORT datac (482:482:482) (482:482:482))
        (PORT datad (415:415:415) (415:415:415))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (486:486:486) (486:486:486))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (481:481:481))
        (PORT datab (351:351:351) (351:351:351))
        (PORT datac (469:469:469) (469:469:469))
        (PORT datad (584:584:584) (584:584:584))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[2\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (576:576:576))
        (PORT datab (517:517:517) (517:517:517))
        (PORT datac (892:892:892) (892:892:892))
        (PORT datad (926:926:926) (926:926:926))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (978:978:978))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1814:1814:1814) (1814:1814:1814))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1814:1814:1814) (1814:1814:1814))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1814:1814:1814) (1814:1814:1814))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1814:1814:1814) (1814:1814:1814))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1814:1814:1814) (1814:1814:1814))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1814:1814:1814) (1814:1814:1814))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1814:1814:1814) (1814:1814:1814))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1814:1814:1814) (1814:1814:1814))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (429:429:429))
        (PORT datac (1197:1197:1197) (1197:1197:1197))
        (PORT datad (467:467:467) (467:467:467))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[8\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:8\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (PORT datac (6702:6702:6702) (6702:6702:6702))
        (PORT datad (462:462:462) (462:462:462))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:8\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6791:6791:6791) (6791:6791:6791))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (431:431:431))
        (PORT datab (1531:1531:1531) (1531:1531:1531))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (464:464:464) (464:464:464))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (350:350:350))
        (PORT datab (568:568:568) (568:568:568))
        (PORT datac (1198:1198:1198) (1198:1198:1198))
        (PORT datad (455:455:455) (455:455:455))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:7\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (470:470:470))
        (PORT datab (1531:1531:1531) (1531:1531:1531))
        (PORT datac (5098:5098:5098) (5098:5098:5098))
        (PORT datad (647:647:647) (647:647:647))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:7\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5187:5187:5187) (5187:5187:5187))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[6\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (354:354:354))
        (PORT datab (888:888:888) (888:888:888))
        (PORT datac (456:456:456) (456:456:456))
        (PORT datad (966:966:966) (966:966:966))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (967:967:967))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1803:1803:1803) (1803:1803:1803))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1616:1616:1616) (1616:1616:1616))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1803:1803:1803) (1803:1803:1803))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1616:1616:1616) (1616:1616:1616))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1803:1803:1803) (1803:1803:1803))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1616:1616:1616) (1616:1616:1616))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1803:1803:1803) (1803:1803:1803))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1616:1616:1616) (1616:1616:1616))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1803:1803:1803) (1803:1803:1803))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1616:1616:1616) (1616:1616:1616))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1803:1803:1803) (1803:1803:1803))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1616:1616:1616) (1616:1616:1616))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1803:1803:1803) (1803:1803:1803))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1616:1616:1616) (1616:1616:1616))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1803:1803:1803) (1803:1803:1803))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1616:1616:1616) (1616:1616:1616))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (650:650:650))
        (PORT datac (454:454:454) (454:454:454))
        (PORT datad (965:965:965) (965:965:965))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (446:446:446))
        (PORT datab (397:397:397) (397:397:397))
        (PORT datac (601:601:601) (601:601:601))
        (PORT datad (646:646:646) (646:646:646))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (393:393:393) (393:393:393))
        (PORT datac (605:605:605) (605:605:605))
        (PORT datad (646:646:646) (646:646:646))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (356:356:356))
        (PORT datab (885:885:885) (885:885:885))
        (PORT datac (455:455:455) (455:455:455))
        (PORT datad (967:967:967) (967:967:967))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[14\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (438:438:438))
        (PORT datab (512:512:512) (512:512:512))
        (PORT datac (954:954:954) (954:954:954))
        (PORT datad (454:454:454) (454:454:454))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:14\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (411:411:411) (411:411:411))
        (PORT datac (4982:4982:4982) (4982:4982:4982))
        (PORT datad (467:467:467) (467:467:467))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:14\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5071:5071:5071) (5071:5071:5071))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[6\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (936:936:936))
        (PORT datab (950:950:950) (950:950:950))
        (PORT datac (989:989:989) (989:989:989))
        (PORT datad (534:534:534) (534:534:534))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (976:976:976))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1818:1818:1818) (1818:1818:1818))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1818:1818:1818) (1818:1818:1818))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1818:1818:1818) (1818:1818:1818))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1818:1818:1818) (1818:1818:1818))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1818:1818:1818) (1818:1818:1818))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1818:1818:1818) (1818:1818:1818))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1818:1818:1818) (1818:1818:1818))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1818:1818:1818) (1818:1818:1818))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (438:438:438))
        (PORT datac (952:952:952) (952:952:952))
        (PORT datad (458:458:458) (458:458:458))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (433:433:433))
        (PORT datab (410:410:410) (410:410:410))
        (PORT datac (451:451:451) (451:451:451))
        (PORT datad (467:467:467) (467:467:467))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[13\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:13\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (439:439:439))
        (PORT datab (446:446:446) (446:446:446))
        (PORT datac (4412:4412:4412) (4412:4412:4412))
        (PORT datad (474:474:474) (474:474:474))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:13\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4501:4501:4501) (4501:4501:4501))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[4\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (355:355:355))
        (PORT datab (932:932:932) (932:932:932))
        (PORT datac (452:452:452) (452:452:452))
        (PORT datad (480:480:480) (480:480:480))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (961:961:961))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (407:407:407))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (399:399:399))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (406:406:406) (406:406:406))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (411:411:411) (411:411:411))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (481:481:481))
        (PORT datac (452:452:452) (452:452:452))
        (PORT datad (944:944:944) (944:944:944))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (432:432:432))
        (PORT datab (409:409:409) (409:409:409))
        (PORT datac (452:452:452) (452:452:452))
        (PORT datad (476:476:476) (476:476:476))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (410:410:410) (410:410:410))
        (PORT datac (445:445:445) (445:445:445))
        (PORT datad (480:480:480) (480:480:480))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (358:358:358))
        (PORT datab (935:935:935) (935:935:935))
        (PORT datac (453:453:453) (453:453:453))
        (PORT datad (470:470:470) (470:470:470))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_LOGIC\|CHECK\~9\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1164:1164:1164))
        (PORT datab (2209:2209:2209) (2209:2209:2209))
        (PORT datac (1381:1381:1381) (1381:1381:1381))
        (PORT datad (2462:2462:2462) (2462:2462:2462))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[27\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:11\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (433:433:433) (433:433:433))
        (PORT datac (5406:5406:5406) (5406:5406:5406))
        (PORT datad (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:11\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5495:5495:5495) (5495:5495:5495))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (467:467:467))
        (PORT datab (424:424:424) (424:424:424))
        (PORT datac (599:599:599) (599:599:599))
        (PORT datad (452:452:452) (452:452:452))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[1\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (947:947:947))
        (PORT datab (906:906:906) (906:906:906))
        (PORT datac (976:976:976) (976:976:976))
        (PORT datad (974:974:974) (974:974:974))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (1006:1006:1006))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1832:1832:1832) (1832:1832:1832))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1630:1630:1630) (1630:1630:1630))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1832:1832:1832) (1832:1832:1832))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1630:1630:1630) (1630:1630:1630))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1832:1832:1832) (1832:1832:1832))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1630:1630:1630) (1630:1630:1630))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1832:1832:1832) (1832:1832:1832))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1630:1630:1630) (1630:1630:1630))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (399:399:399))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1832:1832:1832) (1832:1832:1832))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1630:1630:1630) (1630:1630:1630))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1832:1832:1832) (1832:1832:1832))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1630:1630:1630) (1630:1630:1630))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1832:1832:1832) (1832:1832:1832))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1630:1630:1630) (1630:1630:1630))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1832:1832:1832) (1832:1832:1832))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1630:1630:1630) (1630:1630:1630))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (411:411:411) (411:411:411))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (429:429:429))
        (PORT datac (962:962:962) (962:962:962))
        (PORT datad (463:463:463) (463:463:463))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (435:435:435))
        (PORT datab (935:935:935) (935:935:935))
        (PORT datac (552:552:552) (552:552:552))
        (PORT datad (454:454:454) (454:454:454))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[26\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:10\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (462:462:462))
        (PORT datab (434:434:434) (434:434:434))
        (PORT datac (6626:6626:6626) (6626:6626:6626))
        (PORT datad (485:485:485) (485:485:485))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:10\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6715:6715:6715) (6715:6715:6715))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[0\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (358:358:358))
        (PORT datab (545:545:545) (545:545:545))
        (PORT datac (458:458:458) (458:458:458))
        (PORT datad (486:486:486) (486:486:486))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (572:572:572))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (407:407:407))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (399:399:399))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (406:406:406) (406:406:406))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (411:411:411) (411:411:411))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (545:545:545) (545:545:545))
        (PORT datac (456:456:456) (456:456:456))
        (PORT datad (487:487:487) (487:487:487))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (435:435:435))
        (PORT datab (395:395:395) (395:395:395))
        (PORT datac (459:459:459) (459:459:459))
        (PORT datad (484:484:484) (484:484:484))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (395:395:395) (395:395:395))
        (PORT datac (446:446:446) (446:446:446))
        (PORT datad (482:482:482) (482:482:482))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (357:357:357))
        (PORT datab (547:547:547) (547:547:547))
        (PORT datac (460:460:460) (460:460:460))
        (PORT datad (482:482:482) (482:482:482))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[29\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:13\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (428:428:428))
        (PORT datac (5382:5382:5382) (5382:5382:5382))
        (PORT datad (467:467:467) (467:467:467))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:13\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5471:5471:5471) (5471:5471:5471))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[1\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (877:877:877))
        (PORT datab (839:839:839) (839:839:839))
        (PORT datac (590:590:590) (590:590:590))
        (PORT datad (927:927:927) (927:927:927))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1201:1201:1201))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1822:1822:1822) (1822:1822:1822))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1620:1620:1620) (1620:1620:1620))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1822:1822:1822) (1822:1822:1822))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1620:1620:1620) (1620:1620:1620))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1822:1822:1822) (1822:1822:1822))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1620:1620:1620) (1620:1620:1620))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (407:407:407))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1822:1822:1822) (1822:1822:1822))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1620:1620:1620) (1620:1620:1620))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (399:399:399))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1822:1822:1822) (1822:1822:1822))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1620:1620:1620) (1620:1620:1620))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (406:406:406) (406:406:406))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1822:1822:1822) (1822:1822:1822))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1620:1620:1620) (1620:1620:1620))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1822:1822:1822) (1822:1822:1822))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1620:1620:1620) (1620:1620:1620))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1822:1822:1822) (1822:1822:1822))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1620:1620:1620) (1620:1620:1620))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (411:411:411) (411:411:411))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (872:872:872))
        (PORT datab (452:452:452) (452:452:452))
        (PORT datac (1012:1012:1012) (1012:1012:1012))
        (PORT datad (936:936:936) (936:936:936))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (452:452:452) (452:452:452))
        (PORT datac (1013:1013:1013) (1013:1013:1013))
        (PORT datad (938:938:938) (938:938:938))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (912:912:912))
        (PORT datab (420:420:420) (420:420:420))
        (PORT datac (449:449:449) (449:449:449))
        (PORT datad (465:465:465) (465:465:465))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[28\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:12\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (469:469:469))
        (PORT datab (418:418:418) (418:418:418))
        (PORT datac (5861:5861:5861) (5861:5861:5861))
        (PORT datad (469:469:469) (469:469:469))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:12\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5950:5950:5950) (5950:5950:5950))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (464:464:464))
        (PORT datab (561:561:561) (561:561:561))
        (PORT datac (457:457:457) (457:457:457))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (468:468:468))
        (PORT datab (433:433:433) (433:433:433))
        (PORT datac (447:447:447) (447:447:447))
        (PORT datad (441:441:441) (441:441:441))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (461:461:461))
        (PORT datab (434:434:434) (434:434:434))
        (PORT datac (452:452:452) (452:452:452))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[7\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (469:469:469))
        (PORT datab (559:559:559) (559:559:559))
        (PORT datac (459:459:459) (459:459:459))
        (PORT datad (333:333:333) (333:333:333))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (870:870:870))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1444:1444:1444) (1444:1444:1444))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1225:1225:1225) (1225:1225:1225))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (414:414:414))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1444:1444:1444) (1444:1444:1444))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1225:1225:1225) (1225:1225:1225))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1444:1444:1444) (1444:1444:1444))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1225:1225:1225) (1225:1225:1225))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (407:407:407))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1444:1444:1444) (1444:1444:1444))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1225:1225:1225) (1225:1225:1225))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1444:1444:1444) (1444:1444:1444))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1225:1225:1225) (1225:1225:1225))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (406:406:406) (406:406:406))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1444:1444:1444) (1444:1444:1444))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1225:1225:1225) (1225:1225:1225))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (419:419:419))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1444:1444:1444) (1444:1444:1444))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1225:1225:1225) (1225:1225:1225))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1444:1444:1444) (1444:1444:1444))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1225:1225:1225) (1225:1225:1225))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (460:460:460))
        (PORT datab (562:562:562) (562:562:562))
        (PORT datac (457:457:457) (457:457:457))
        (PORT datad (329:329:329) (329:329:329))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (462:462:462))
        (PORT datac (1196:1196:1196) (1196:1196:1196))
        (PORT datad (427:427:427) (427:427:427))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[25\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:9\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (463:463:463))
        (PORT datab (431:431:431) (431:431:431))
        (PORT datac (5922:5922:5922) (5922:5922:5922))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:9\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6011:6011:6011) (6011:6011:6011))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (438:438:438))
        (PORT datab (422:422:422) (422:422:422))
        (PORT datac (466:466:466) (466:466:466))
        (PORT datad (883:883:883) (883:883:883))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[4\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (572:572:572))
        (PORT datab (516:516:516) (516:516:516))
        (PORT datac (886:886:886) (886:886:886))
        (PORT datad (930:930:930) (930:930:930))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (967:967:967))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1811:1811:1811) (1811:1811:1811))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (PORT ena (1623:1623:1623) (1623:1623:1623))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1811:1811:1811) (1811:1811:1811))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (PORT ena (1623:1623:1623) (1623:1623:1623))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1811:1811:1811) (1811:1811:1811))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (PORT ena (1623:1623:1623) (1623:1623:1623))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1811:1811:1811) (1811:1811:1811))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (PORT ena (1623:1623:1623) (1623:1623:1623))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1811:1811:1811) (1811:1811:1811))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (PORT ena (1623:1623:1623) (1623:1623:1623))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1811:1811:1811) (1811:1811:1811))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (PORT ena (1623:1623:1623) (1623:1623:1623))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1811:1811:1811) (1811:1811:1811))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (PORT ena (1623:1623:1623) (1623:1623:1623))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1811:1811:1811) (1811:1811:1811))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (PORT ena (1623:1623:1623) (1623:1623:1623))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1184:1184:1184))
        (PORT datab (346:346:346) (346:346:346))
        (PORT datac (465:465:465) (465:465:465))
        (PORT datad (432:432:432) (432:432:432))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[24\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:8\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (460:460:460))
        (PORT datab (870:870:870) (870:870:870))
        (PORT datac (5958:5958:5958) (5958:5958:5958))
        (PORT datad (474:474:474) (474:474:474))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:8\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6047:6047:6047) (6047:6047:6047))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[5\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (349:349:349))
        (PORT datab (458:458:458) (458:458:458))
        (PORT datac (465:465:465) (465:465:465))
        (PORT datad (959:959:959) (959:959:959))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (963:963:963))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (414:414:414))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (419:419:419))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (461:461:461) (461:461:461))
        (PORT datac (459:459:459) (459:459:459))
        (PORT datad (958:958:958) (958:958:958))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (PORT datab (402:402:402) (402:402:402))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (472:472:472) (472:472:472))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (402:402:402) (402:402:402))
        (PORT datac (434:434:434) (434:434:434))
        (PORT datad (476:476:476) (476:476:476))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (349:349:349))
        (PORT datab (458:458:458) (458:458:458))
        (PORT datac (464:464:464) (464:464:464))
        (PORT datad (959:959:959) (959:959:959))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[31\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:15\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (436:436:436))
        (PORT datac (6059:6059:6059) (6059:6059:6059))
        (PORT datad (482:482:482) (482:482:482))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:15\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6148:6148:6148) (6148:6148:6148))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (433:433:433))
        (PORT datab (444:444:444) (444:444:444))
        (PORT datac (446:446:446) (446:446:446))
        (PORT datad (478:478:478) (478:478:478))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[4\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (965:965:965))
        (PORT datab (517:517:517) (517:517:517))
        (PORT datac (994:994:994) (994:994:994))
        (PORT datad (941:941:941) (941:941:941))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (1011:1011:1011))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2073:2073:2073) (2073:2073:2073))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (415:415:415))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2073:2073:2073) (2073:2073:2073))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2073:2073:2073) (2073:2073:2073))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2073:2073:2073) (2073:2073:2073))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2073:2073:2073) (2073:2073:2073))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2073:2073:2073) (2073:2073:2073))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2073:2073:2073) (2073:2073:2073))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2073:2073:2073) (2073:2073:2073))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (422:422:422))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (940:940:940))
        (PORT datab (455:455:455) (455:455:455))
        (PORT datad (426:426:426) (426:426:426))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (430:430:430))
        (PORT datab (453:453:453) (453:453:453))
        (PORT datac (556:556:556) (556:556:556))
        (PORT datad (933:933:933) (933:933:933))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\A\[30\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:14\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (591:591:591))
        (PORT datab (439:439:439) (439:439:439))
        (PORT datac (6552:6552:6552) (6552:6552:6552))
        (PORT datad (491:491:491) (491:491:491))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:14\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6641:6641:6641) (6641:6641:6641))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[2\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (359:359:359))
        (PORT datab (475:475:475) (475:475:475))
        (PORT datac (459:459:459) (459:459:459))
        (PORT datad (568:568:568) (568:568:568))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (572:572:572))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (476:476:476) (476:476:476))
        (PORT datac (456:456:456) (456:456:456))
        (PORT datad (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (426:426:426))
        (PORT datab (394:394:394) (394:394:394))
        (PORT datac (458:458:458) (458:458:458))
        (PORT datad (486:486:486) (486:486:486))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (428:428:428))
        (PORT datac (424:424:424) (424:424:424))
        (PORT datad (485:485:485) (485:485:485))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (356:356:356))
        (PORT datab (470:470:470) (470:470:470))
        (PORT datac (460:460:460) (460:460:460))
        (PORT datad (568:568:568) (568:568:568))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A1_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_LOGIC\|CHECK\~19\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (836:836:836))
        (PORT datab (1393:1393:1393) (1393:1393:1393))
        (PORT datac (1207:1207:1207) (1207:1207:1207))
        (PORT datad (2481:2481:2481) (2481:2481:2481))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_LOGIC\|CHECK\~20\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1357:1357:1357) (1357:1357:1357))
        (PORT datab (937:937:937) (937:937:937))
        (PORT datac (1181:1181:1181) (1181:1181:1181))
        (PORT datad (960:960:960) (960:960:960))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_TRG\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1097:1097:1097))
        (PORT datab (547:547:547) (547:547:547))
        (PORT datac (1088:1088:1088) (1088:1088:1088))
        (PORT datad (1348:1348:1348) (1348:1348:1348))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_TRG\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (PORT datab (621:621:621) (621:621:621))
        (PORT datac (446:446:446) (446:446:446))
        (PORT datad (324:324:324) (324:324:324))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_TRG\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_TRG\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (627:627:627))
        (PORT datab (946:946:946) (946:946:946))
        (PORT datac (445:445:445) (445:445:445))
        (PORT datad (327:327:327) (327:327:327))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_TRG\|COUNT\[3\]\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (947:947:947))
        (PORT datab (570:570:570) (570:570:570))
        (PORT datac (445:445:445) (445:445:445))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_TRG\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (436:436:436))
        (PORT datab (390:390:390) (390:390:390))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_TRG\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1812:1812:1812) (1812:1812:1812))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1021:1021:1021) (1021:1021:1021))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_TRG\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_TRG\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1812:1812:1812) (1812:1812:1812))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1021:1021:1021) (1021:1021:1021))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_TRG\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_TRG\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1812:1812:1812) (1812:1812:1812))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1021:1021:1021) (1021:1021:1021))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_TRG\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (405:405:405) (405:405:405))
        (IOPATH datad regin (238:238:238) (238:238:238))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_TRG\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1812:1812:1812) (1812:1812:1812))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1021:1021:1021) (1021:1021:1021))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_TRG\|TENDMARK\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (655:655:655) (655:655:655))
        (PORT datad (668:668:668) (668:668:668))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_TRG\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (948:948:948))
        (PORT datab (569:569:569) (569:569:569))
        (PORT datac (445:445:445) (445:445:445))
        (PORT datad (913:913:913) (913:913:913))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_TRG\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_TRG\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (433:433:433))
        (PORT datab (619:619:619) (619:619:619))
        (PORT datac (656:656:656) (656:656:656))
        (PORT datad (668:668:668) (668:668:668))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_TRG\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_LOGIC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (431:431:431))
        (PORT datab (420:420:420) (420:420:420))
        (PORT datac (417:417:417) (417:417:417))
        (PORT datad (939:939:939) (939:939:939))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_LOGIC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_LOGIC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (998:998:998) (998:998:998))
        (PORT datac (1014:1014:1014) (1014:1014:1014))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_LOGIC\|COUNT\[3\]\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1325:1325:1325))
        (PORT datab (986:986:986) (986:986:986))
        (PORT datac (1129:1129:1129) (1129:1129:1129))
        (PORT datad (330:330:330) (330:330:330))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_LOGIC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (434:434:434))
        (PORT datab (579:579:579) (579:579:579))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_LOGIC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1863:1863:1863) (1863:1863:1863))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1639:1639:1639) (1639:1639:1639))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_LOGIC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (404:404:404))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_LOGIC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1863:1863:1863) (1863:1863:1863))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1639:1639:1639) (1639:1639:1639))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_LOGIC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (417:417:417) (417:417:417))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_LOGIC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1863:1863:1863) (1863:1863:1863))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1639:1639:1639) (1639:1639:1639))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_LOGIC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (402:402:402) (402:402:402))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_LOGIC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1863:1863:1863) (1863:1863:1863))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1639:1639:1639) (1639:1639:1639))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_LOGIC\|TENDMARK\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (433:433:433) (433:433:433))
        (PORT datad (432:432:432) (432:432:432))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_LOGIC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (429:429:429))
        (PORT datab (417:417:417) (417:417:417))
        (PORT datac (982:982:982) (982:982:982))
        (PORT datad (572:572:572) (572:572:572))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_LOGIC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_LOGIC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (429:429:429))
        (PORT datab (421:421:421) (421:421:421))
        (PORT datac (434:434:434) (434:434:434))
        (PORT datad (429:429:429) (429:429:429))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A1_SHOWER_LOGIC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_LOGIC\|COUNT\[0\]\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (624:624:624))
        (PORT datab (899:899:899) (899:899:899))
        (PORT datac (356:356:356) (356:356:356))
        (PORT datad (525:525:525) (525:525:525))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_LOGIC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (579:579:579))
        (PORT datab (620:620:620) (620:620:620))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_LOGIC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1454:1454:1454) (1454:1454:1454))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1244:1244:1244) (1244:1244:1244))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_LOGIC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (402:402:402))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_LOGIC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1454:1454:1454) (1454:1454:1454))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1244:1244:1244) (1244:1244:1244))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_LOGIC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (419:419:419))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_LOGIC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1454:1454:1454) (1454:1454:1454))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1244:1244:1244) (1244:1244:1244))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_LOGIC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (431:431:431) (431:431:431))
        (IOPATH datad regin (238:238:238) (238:238:238))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_LOGIC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1454:1454:1454) (1454:1454:1454))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1244:1244:1244) (1244:1244:1244))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_LOGIC\|TENDMARK\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (434:434:434) (434:434:434))
        (PORT datad (432:432:432) (432:432:432))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_LOGIC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (PORT datab (551:551:551) (551:551:551))
        (PORT datac (647:647:647) (647:647:647))
        (PORT datad (435:435:435) (435:435:435))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_LOGIC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:2\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (440:440:440) (440:440:440))
        (PORT datac (4559:4559:4559) (4559:4559:4559))
        (PORT datad (478:478:478) (478:478:478))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:2\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4648:4648:4648) (4648:4648:4648))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[4\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (966:966:966))
        (PORT datab (919:919:919) (919:919:919))
        (PORT datac (979:979:979) (979:979:979))
        (PORT datad (933:933:933) (933:933:933))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (971:971:971))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1824:1824:1824) (1824:1824:1824))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1824:1824:1824) (1824:1824:1824))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1824:1824:1824) (1824:1824:1824))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1824:1824:1824) (1824:1824:1824))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (399:399:399))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1824:1824:1824) (1824:1824:1824))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1824:1824:1824) (1824:1824:1824))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1824:1824:1824) (1824:1824:1824))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1824:1824:1824) (1824:1824:1824))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (411:411:411) (411:411:411))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (448:448:448))
        (PORT datab (461:461:461) (461:461:461))
        (PORT datac (848:848:848) (848:848:848))
        (PORT datad (948:948:948) (948:948:948))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (PORT datab (463:463:463) (463:463:463))
        (PORT datad (948:948:948) (948:948:948))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (446:446:446))
        (PORT datab (433:433:433) (433:433:433))
        (PORT datac (443:443:443) (443:443:443))
        (PORT datad (479:479:479) (479:479:479))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:2\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:1\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (484:484:484))
        (PORT datab (413:413:413) (413:413:413))
        (PORT datac (4640:4640:4640) (4640:4640:4640))
        (PORT datad (480:480:480) (480:480:480))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:1\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4729:4729:4729) (4729:4729:4729))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[3\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (345:345:345))
        (PORT datab (448:448:448) (448:448:448))
        (PORT datac (1007:1007:1007) (1007:1007:1007))
        (PORT datad (478:478:478) (478:478:478))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (959:959:959))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1799:1799:1799) (1799:1799:1799))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1799:1799:1799) (1799:1799:1799))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1799:1799:1799) (1799:1799:1799))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (407:407:407))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1799:1799:1799) (1799:1799:1799))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (399:399:399))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1799:1799:1799) (1799:1799:1799))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (406:406:406) (406:406:406))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1799:1799:1799) (1799:1799:1799))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1799:1799:1799) (1799:1799:1799))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1799:1799:1799) (1799:1799:1799))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (411:411:411) (411:411:411))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (445:445:445))
        (PORT datac (1010:1010:1010) (1010:1010:1010))
        (PORT datad (475:475:475) (475:475:475))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (PORT datab (450:450:450) (450:450:450))
        (PORT datac (443:443:443) (443:443:443))
        (PORT datad (480:480:480) (480:480:480))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (414:414:414) (414:414:414))
        (PORT datac (431:431:431) (431:431:431))
        (PORT datad (484:484:484) (484:484:484))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (345:345:345))
        (PORT datab (447:447:447) (447:447:447))
        (PORT datac (1009:1009:1009) (1009:1009:1009))
        (PORT datad (475:475:475) (475:475:475))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:1\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[16\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (425:425:425) (425:425:425))
        (PORT datac (477:477:477) (477:477:477))
        (PORT datad (1182:1182:1182) (1182:1182:1182))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (PORT datab (414:414:414) (414:414:414))
        (PORT datac (480:480:480) (480:480:480))
        (PORT datad (443:443:443) (443:443:443))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:0\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (460:460:460) (460:460:460))
        (PORT datac (4406:4406:4406) (4406:4406:4406))
        (PORT datad (432:432:432) (432:432:432))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:0\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4495:4495:4495) (4495:4495:4495))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[4\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (933:933:933))
        (PORT datab (560:560:560) (560:560:560))
        (PORT datac (582:582:582) (582:582:582))
        (PORT datad (544:544:544) (544:544:544))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (973:973:973))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1823:1823:1823) (1823:1823:1823))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1823:1823:1823) (1823:1823:1823))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1823:1823:1823) (1823:1823:1823))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (407:407:407))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1823:1823:1823) (1823:1823:1823))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (399:399:399))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1823:1823:1823) (1823:1823:1823))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (406:406:406) (406:406:406))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1823:1823:1823) (1823:1823:1823))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1823:1823:1823) (1823:1823:1823))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1823:1823:1823) (1823:1823:1823))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (411:411:411) (411:411:411))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1191:1191:1191) (1191:1191:1191))
        (PORT datab (832:832:832) (832:832:832))
        (PORT datac (476:476:476) (476:476:476))
        (PORT datad (439:439:439) (439:439:439))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:0\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:0\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (PORT datab (461:461:461) (461:461:461))
        (PORT datac (4400:4400:4400) (4400:4400:4400))
        (PORT datad (463:463:463) (463:463:463))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:0\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4489:4489:4489) (4489:4489:4489))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (419:419:419))
        (PORT datab (410:410:410) (410:410:410))
        (PORT datac (476:476:476) (476:476:476))
        (PORT datad (462:462:462) (462:462:462))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (418:418:418) (418:418:418))
        (PORT datac (434:434:434) (434:434:434))
        (PORT datad (471:471:471) (471:471:471))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[1\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (474:474:474))
        (PORT datab (450:450:450) (450:450:450))
        (PORT datac (1046:1046:1046) (1046:1046:1046))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (959:959:959))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1612:1612:1612) (1612:1612:1612))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1612:1612:1612) (1612:1612:1612))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1612:1612:1612) (1612:1612:1612))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1612:1612:1612) (1612:1612:1612))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (399:399:399))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1612:1612:1612) (1612:1612:1612))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1612:1612:1612) (1612:1612:1612))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1612:1612:1612) (1612:1612:1612))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1612:1612:1612) (1612:1612:1612))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (411:411:411) (411:411:411))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (450:450:450) (450:450:450))
        (PORT datac (1046:1046:1046) (1046:1046:1046))
        (PORT datad (469:469:469) (469:469:469))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (464:464:464))
        (PORT datab (454:454:454) (454:454:454))
        (PORT datac (1037:1037:1037) (1037:1037:1037))
        (PORT datad (350:350:350) (350:350:350))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:0\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (895:895:895))
        (PORT datab (419:419:419) (419:419:419))
        (PORT datac (872:872:872) (872:872:872))
        (PORT datad (489:489:489) (489:489:489))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:4\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (428:428:428))
        (PORT datac (3904:3904:3904) (3904:3904:3904))
        (PORT datad (497:497:497) (497:497:497))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:4\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (3993:3993:3993) (3993:3993:3993))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[7\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (572:572:572))
        (PORT datab (517:517:517) (517:517:517))
        (PORT datac (948:948:948) (948:948:948))
        (PORT datad (538:538:538) (538:538:538))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (952:952:952))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1794:1794:1794) (1794:1794:1794))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1232:1232:1232) (1232:1232:1232))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1794:1794:1794) (1794:1794:1794))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1232:1232:1232) (1232:1232:1232))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1794:1794:1794) (1794:1794:1794))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1232:1232:1232) (1232:1232:1232))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1794:1794:1794) (1794:1794:1794))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1232:1232:1232) (1232:1232:1232))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (399:399:399))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1794:1794:1794) (1794:1794:1794))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1232:1232:1232) (1232:1232:1232))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1794:1794:1794) (1794:1794:1794))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1232:1232:1232) (1232:1232:1232))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1794:1794:1794) (1794:1794:1794))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1232:1232:1232) (1232:1232:1232))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1794:1794:1794) (1794:1794:1794))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1232:1232:1232) (1232:1232:1232))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (411:411:411) (411:411:411))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (418:418:418) (418:418:418))
        (PORT datac (870:870:870) (870:870:870))
        (PORT datad (495:495:495) (495:495:495))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (413:413:413))
        (PORT datab (418:418:418) (418:418:418))
        (PORT datac (439:439:439) (439:439:439))
        (PORT datad (493:493:493) (493:493:493))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:4\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:3\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (411:411:411))
        (PORT datab (484:484:484) (484:484:484))
        (PORT datac (3904:3904:3904) (3904:3904:3904))
        (PORT datad (497:497:497) (497:497:497))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:3\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (3993:3993:3993) (3993:3993:3993))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[0\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (349:349:349))
        (PORT datab (472:472:472) (472:472:472))
        (PORT datac (457:457:457) (457:457:457))
        (PORT datad (570:570:570) (570:570:570))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (876:876:876))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (407:407:407))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (406:406:406) (406:406:406))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (479:479:479) (479:479:479))
        (PORT datac (457:457:457) (457:457:457))
        (PORT datad (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (426:426:426))
        (PORT datab (444:444:444) (444:444:444))
        (PORT datac (457:457:457) (457:457:457))
        (PORT datad (496:496:496) (496:496:496))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (450:450:450) (450:450:450))
        (PORT datac (442:442:442) (442:442:442))
        (PORT datad (488:488:488) (488:488:488))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (350:350:350))
        (PORT datab (468:468:468) (468:468:468))
        (PORT datac (458:458:458) (458:458:458))
        (PORT datad (571:571:571) (571:571:571))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:3\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (544:544:544))
        (PORT datab (952:952:952) (952:952:952))
        (PORT datac (446:446:446) (446:446:446))
        (PORT datad (484:484:484) (484:484:484))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:6\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (434:434:434))
        (PORT datac (4970:4970:4970) (4970:4970:4970))
        (PORT datad (490:490:490) (490:490:490))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:6\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5059:5059:5059) (5059:5059:5059))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[7\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (938:938:938))
        (PORT datab (914:914:914) (914:914:914))
        (PORT datac (967:967:967) (967:967:967))
        (PORT datad (977:977:977) (977:977:977))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (978:978:978))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1824:1824:1824) (1824:1824:1824))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1619:1619:1619) (1619:1619:1619))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1824:1824:1824) (1824:1824:1824))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1619:1619:1619) (1619:1619:1619))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1824:1824:1824) (1824:1824:1824))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1619:1619:1619) (1619:1619:1619))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1824:1824:1824) (1824:1824:1824))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1619:1619:1619) (1619:1619:1619))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (399:399:399))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1824:1824:1824) (1824:1824:1824))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1619:1619:1619) (1619:1619:1619))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1824:1824:1824) (1824:1824:1824))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1619:1619:1619) (1619:1619:1619))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1824:1824:1824) (1824:1824:1824))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1619:1619:1619) (1619:1619:1619))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1824:1824:1824) (1824:1824:1824))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1619:1619:1619) (1619:1619:1619))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (411:411:411) (411:411:411))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (952:952:952) (952:952:952))
        (PORT datac (445:445:445) (445:445:445))
        (PORT datad (487:487:487) (487:487:487))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (428:428:428))
        (PORT datab (446:446:446) (446:446:446))
        (PORT datac (447:447:447) (447:447:447))
        (PORT datad (486:486:486) (486:486:486))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:6\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:5\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (581:581:581))
        (PORT datab (444:444:444) (444:444:444))
        (PORT datac (4203:4203:4203) (4203:4203:4203))
        (PORT datad (486:486:486) (486:486:486))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:5\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4292:4292:4292) (4292:4292:4292))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (441:441:441))
        (PORT datab (395:395:395) (395:395:395))
        (PORT datac (439:439:439) (439:439:439))
        (PORT datad (483:483:483) (483:483:483))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (PORT datac (442:442:442) (442:442:442))
        (PORT datad (475:475:475) (475:475:475))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[7\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (442:442:442))
        (PORT datab (468:468:468) (468:468:468))
        (PORT datac (365:365:365) (365:365:365))
        (PORT datad (587:587:587) (587:587:587))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (888:888:888))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (415:415:415))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (399:399:399))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (416:416:416) (416:416:416))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (440:440:440))
        (PORT datab (470:470:470) (470:470:470))
        (PORT datad (589:589:589) (589:589:589))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (446:446:446))
        (PORT datab (456:456:456) (456:456:456))
        (PORT datac (362:362:362) (362:362:362))
        (PORT datad (590:590:590) (590:590:590))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:5\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_LOGIC\|CHECK\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (924:924:924))
        (PORT datab (1053:1053:1053) (1053:1053:1053))
        (PORT datac (1753:1753:1753) (1753:1753:1753))
        (PORT datad (913:913:913) (913:913:913))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[25\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (434:434:434))
        (PORT datab (477:477:477) (477:477:477))
        (PORT datac (961:961:961) (961:961:961))
        (PORT datad (834:834:834) (834:834:834))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:9\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (403:403:403) (403:403:403))
        (PORT datac (5242:5242:5242) (5242:5242:5242))
        (PORT datad (503:503:503) (503:503:503))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:9\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5331:5331:5331) (5331:5331:5331))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[7\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (973:973:973))
        (PORT datab (967:967:967) (967:967:967))
        (PORT datac (952:952:952) (952:952:952))
        (PORT datad (534:534:534) (534:534:534))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1207:1207:1207))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1822:1822:1822) (1822:1822:1822))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1822:1822:1822) (1822:1822:1822))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1822:1822:1822) (1822:1822:1822))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1822:1822:1822) (1822:1822:1822))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1822:1822:1822) (1822:1822:1822))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1822:1822:1822) (1822:1822:1822))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1822:1822:1822) (1822:1822:1822))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1822:1822:1822) (1822:1822:1822))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (427:427:427))
        (PORT datac (960:960:960) (960:960:960))
        (PORT datad (506:506:506) (506:506:506))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (431:431:431))
        (PORT datab (403:403:403) (403:403:403))
        (PORT datac (431:431:431) (431:431:431))
        (PORT datad (504:504:504) (504:504:504))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:9\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[24\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:8\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (479:479:479) (479:479:479))
        (PORT datac (5582:5582:5582) (5582:5582:5582))
        (PORT datad (510:510:510) (510:510:510))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:8\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5671:5671:5671) (5671:5671:5671))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[2\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (344:344:344))
        (PORT datab (463:463:463) (463:463:463))
        (PORT datac (989:989:989) (989:989:989))
        (PORT datad (515:515:515) (515:515:515))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (963:963:963))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1826:1826:1826) (1826:1826:1826))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1608:1608:1608) (1608:1608:1608))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (413:413:413))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1826:1826:1826) (1826:1826:1826))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1608:1608:1608) (1608:1608:1608))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1826:1826:1826) (1826:1826:1826))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1608:1608:1608) (1608:1608:1608))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (407:407:407))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1826:1826:1826) (1826:1826:1826))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1608:1608:1608) (1608:1608:1608))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (399:399:399))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1826:1826:1826) (1826:1826:1826))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1608:1608:1608) (1608:1608:1608))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (406:406:406) (406:406:406))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1826:1826:1826) (1826:1826:1826))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1608:1608:1608) (1608:1608:1608))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (419:419:419))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1826:1826:1826) (1826:1826:1826))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1608:1608:1608) (1608:1608:1608))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1826:1826:1826) (1826:1826:1826))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1608:1608:1608) (1608:1608:1608))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (416:416:416) (416:416:416))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (458:458:458) (458:458:458))
        (PORT datac (991:991:991) (991:991:991))
        (PORT datad (516:516:516) (516:516:516))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (426:426:426))
        (PORT datab (469:469:469) (469:469:469))
        (PORT datac (434:434:434) (434:434:434))
        (PORT datad (511:511:511) (511:511:511))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (425:425:425))
        (PORT datab (404:404:404) (404:404:404))
        (PORT datad (510:510:510) (510:510:510))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (343:343:343))
        (PORT datab (470:470:470) (470:470:470))
        (PORT datac (987:987:987) (987:987:987))
        (PORT datad (509:509:509) (509:509:509))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:8\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[27\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:11\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (404:404:404))
        (PORT datac (4964:4964:4964) (4964:4964:4964))
        (PORT datad (440:440:440) (440:440:440))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:11\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5053:5053:5053) (5053:5053:5053))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[7\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (945:945:945))
        (PORT datab (970:970:970) (970:970:970))
        (PORT datac (994:994:994) (994:994:994))
        (PORT datad (534:534:534) (534:534:534))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (988:988:988))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2066:2066:2066) (2066:2066:2066))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2066:2066:2066) (2066:2066:2066))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2066:2066:2066) (2066:2066:2066))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2066:2066:2066) (2066:2066:2066))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (399:399:399))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2066:2066:2066) (2066:2066:2066))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2066:2066:2066) (2066:2066:2066))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2066:2066:2066) (2066:2066:2066))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2066:2066:2066) (2066:2066:2066))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (411:411:411) (411:411:411))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (440:440:440))
        (PORT datab (525:525:525) (525:525:525))
        (PORT datac (602:602:602) (602:602:602))
        (PORT datad (976:976:976) (976:976:976))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (429:429:429))
        (PORT datac (622:622:622) (622:622:622))
        (PORT datad (982:982:982) (982:982:982))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (429:429:429))
        (PORT datab (400:400:400) (400:400:400))
        (PORT datac (622:622:622) (622:622:622))
        (PORT datad (419:419:419) (419:419:419))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:11\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[26\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:10\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (474:474:474))
        (PORT datab (406:406:406) (406:406:406))
        (PORT datac (5239:5239:5239) (5239:5239:5239))
        (PORT datad (444:444:444) (444:444:444))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:10\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5328:5328:5328) (5328:5328:5328))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[7\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (369:369:369))
        (PORT datab (416:416:416) (416:416:416))
        (PORT datac (476:476:476) (476:476:476))
        (PORT datad (562:562:562) (562:562:562))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (580:580:580))
        (PORT datab (554:554:554) (554:554:554))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1421:1421:1421) (1421:1421:1421))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1248:1248:1248) (1248:1248:1248))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1421:1421:1421) (1421:1421:1421))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1248:1248:1248) (1248:1248:1248))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1421:1421:1421) (1421:1421:1421))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1248:1248:1248) (1248:1248:1248))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (402:402:402) (402:402:402))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1421:1421:1421) (1421:1421:1421))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1248:1248:1248) (1248:1248:1248))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (398:398:398) (398:398:398))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1421:1421:1421) (1421:1421:1421))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1248:1248:1248) (1248:1248:1248))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (402:402:402) (402:402:402))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1421:1421:1421) (1421:1421:1421))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1248:1248:1248) (1248:1248:1248))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1421:1421:1421) (1421:1421:1421))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1248:1248:1248) (1248:1248:1248))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1421:1421:1421) (1421:1421:1421))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1248:1248:1248) (1248:1248:1248))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (403:403:403) (403:403:403))
        (PORT datac (428:428:428) (428:428:428))
        (PORT datad (418:418:418) (418:418:418))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (473:473:473))
        (PORT datab (546:546:546) (546:546:546))
        (PORT datac (443:443:443) (443:443:443))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (474:474:474))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (457:457:457) (457:457:457))
        (PORT datad (566:566:566) (566:566:566))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (477:477:477))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (460:460:460) (460:460:460))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (371:371:371))
        (PORT datab (413:413:413) (413:413:413))
        (PORT datac (471:471:471) (471:471:471))
        (PORT datad (559:559:559) (559:559:559))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:10\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[29\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:13\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (474:474:474))
        (PORT datac (4433:4433:4433) (4433:4433:4433))
        (PORT datad (430:430:430) (430:430:430))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:13\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4522:4522:4522) (4522:4522:4522))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (915:915:915))
        (PORT datac (470:470:470) (470:470:470))
        (PORT datad (442:442:442) (442:442:442))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (477:477:477))
        (PORT datab (413:413:413) (413:413:413))
        (PORT datac (424:424:424) (424:424:424))
        (PORT datad (445:445:445) (445:445:445))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[2\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (976:976:976))
        (PORT datab (876:876:876) (876:876:876))
        (PORT datac (951:951:951) (951:951:951))
        (PORT datad (964:964:964) (964:964:964))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (571:571:571))
        (PORT datab (955:955:955) (955:955:955))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1828:1828:1828) (1828:1828:1828))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1617:1617:1617) (1617:1617:1617))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1828:1828:1828) (1828:1828:1828))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1617:1617:1617) (1617:1617:1617))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1828:1828:1828) (1828:1828:1828))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1617:1617:1617) (1617:1617:1617))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (404:404:404))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1828:1828:1828) (1828:1828:1828))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1617:1617:1617) (1617:1617:1617))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (399:399:399))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1828:1828:1828) (1828:1828:1828))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1617:1617:1617) (1617:1617:1617))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (401:401:401) (401:401:401))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1828:1828:1828) (1828:1828:1828))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1617:1617:1617) (1617:1617:1617))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (403:403:403) (403:403:403))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (417:417:417) (417:417:417))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1828:1828:1828) (1828:1828:1828))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1617:1617:1617) (1617:1617:1617))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1828:1828:1828) (1828:1828:1828))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1617:1617:1617) (1617:1617:1617))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (411:411:411) (411:411:411))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (916:916:916))
        (PORT datab (833:833:833) (833:833:833))
        (PORT datac (468:468:468) (468:468:468))
        (PORT datad (442:442:442) (442:442:442))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:13\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[28\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:12\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (476:476:476))
        (PORT datab (394:394:394) (394:394:394))
        (PORT datac (4238:4238:4238) (4238:4238:4238))
        (PORT datad (459:459:459) (459:459:459))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:12\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4327:4327:4327) (4327:4327:4327))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[7\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (459:459:459))
        (PORT datab (337:337:337) (337:337:337))
        (PORT datac (470:470:470) (470:470:470))
        (PORT datad (568:568:568) (568:568:568))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (897:897:897))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1219:1219:1219) (1219:1219:1219))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (415:415:415))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1219:1219:1219) (1219:1219:1219))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1219:1219:1219) (1219:1219:1219))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1219:1219:1219) (1219:1219:1219))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (399:399:399))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1219:1219:1219) (1219:1219:1219))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1219:1219:1219) (1219:1219:1219))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1219:1219:1219) (1219:1219:1219))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1219:1219:1219) (1219:1219:1219))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (416:416:416) (416:416:416))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (462:462:462))
        (PORT datac (466:466:466) (466:466:466))
        (PORT datad (568:568:568) (568:568:568))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (465:465:465))
        (PORT datab (562:562:562) (562:562:562))
        (PORT datac (458:458:458) (458:458:458))
        (PORT datad (433:433:433) (433:433:433))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (440:440:440))
        (PORT datac (460:460:460) (460:460:460))
        (PORT datad (452:452:452) (452:452:452))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datab (333:333:333) (333:333:333))
        (PORT datac (472:472:472) (472:472:472))
        (PORT datad (569:569:569) (569:569:569))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:12\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[31\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[7\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (970:970:970))
        (PORT datab (915:915:915) (915:915:915))
        (PORT datac (971:971:971) (971:971:971))
        (PORT datad (947:947:947) (947:947:947))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (571:571:571))
        (PORT datab (955:955:955) (955:955:955))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1615:1615:1615) (1615:1615:1615))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1615:1615:1615) (1615:1615:1615))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1615:1615:1615) (1615:1615:1615))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (404:404:404))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1615:1615:1615) (1615:1615:1615))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1615:1615:1615) (1615:1615:1615))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (401:401:401) (401:401:401))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1615:1615:1615) (1615:1615:1615))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1615:1615:1615) (1615:1615:1615))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1615:1615:1615) (1615:1615:1615))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (403:403:403) (403:403:403))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (417:417:417) (417:417:417))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (952:952:952))
        (PORT datab (412:412:412) (412:412:412))
        (PORT datac (471:471:471) (471:471:471))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:15\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (478:478:478))
        (PORT datac (4759:4759:4759) (4759:4759:4759))
        (PORT datad (406:406:406) (406:406:406))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:15\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4848:4848:4848) (4848:4848:4848))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (412:412:412))
        (PORT datab (413:413:413) (413:413:413))
        (PORT datac (476:476:476) (476:476:476))
        (PORT datad (443:443:443) (443:443:443))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (562:562:562))
        (PORT datab (412:412:412) (412:412:412))
        (PORT datac (468:468:468) (468:468:468))
        (PORT datad (945:945:945) (945:945:945))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:15\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[30\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:14\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (476:476:476))
        (PORT datab (454:454:454) (454:454:454))
        (PORT datac (4745:4745:4745) (4745:4745:4745))
        (PORT datad (444:444:444) (444:444:444))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:14\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4834:4834:4834) (4834:4834:4834))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (453:453:453) (453:453:453))
        (PORT datac (468:468:468) (468:468:468))
        (PORT datad (533:533:533) (533:533:533))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (464:464:464))
        (PORT datab (409:409:409) (409:409:409))
        (PORT datac (458:458:458) (458:458:458))
        (PORT datad (467:467:467) (467:467:467))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datac (441:441:441) (441:441:441))
        (PORT datad (466:466:466) (466:466:466))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[5\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (917:917:917))
        (PORT datab (452:452:452) (452:452:452))
        (PORT datac (470:470:470) (470:470:470))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (572:572:572))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (407:407:407))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (406:406:406) (406:406:406))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (917:917:917))
        (PORT datab (452:452:452) (452:452:452))
        (PORT datac (469:469:469) (469:469:469))
        (PORT datad (359:359:359) (359:359:359))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:14\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_LOGIC\|CHECK\~19\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (PORT datab (2040:2040:2040) (2040:2040:2040))
        (PORT datac (1264:1264:1264) (1264:1264:1264))
        (PORT datad (919:919:919) (919:919:919))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[19\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:3\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (PORT datac (4760:4760:4760) (4760:4760:4760))
        (PORT datad (489:489:489) (489:489:489))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:3\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4849:4849:4849) (4849:4849:4849))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[3\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (577:577:577))
        (PORT datab (521:521:521) (521:521:521))
        (PORT datac (592:592:592) (592:592:592))
        (PORT datad (532:532:532) (532:532:532))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (887:887:887))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1721:1721:1721) (1721:1721:1721))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1721:1721:1721) (1721:1721:1721))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1721:1721:1721) (1721:1721:1721))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1721:1721:1721) (1721:1721:1721))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1721:1721:1721) (1721:1721:1721))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1721:1721:1721) (1721:1721:1721))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1721:1721:1721) (1721:1721:1721))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1721:1721:1721) (1721:1721:1721))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (424:424:424))
        (PORT datab (461:461:461) (461:461:461))
        (PORT datac (879:879:879) (879:879:879))
        (PORT datad (343:343:343) (343:343:343))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (424:424:424))
        (PORT datab (463:463:463) (463:463:463))
        (PORT datac (878:878:878) (878:878:878))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (917:917:917))
        (PORT datab (560:560:560) (560:560:560))
        (PORT datac (438:438:438) (438:438:438))
        (PORT datad (486:486:486) (486:486:486))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:3\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[18\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:2\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (920:920:920))
        (PORT datab (465:465:465) (465:465:465))
        (PORT datac (4781:4781:4781) (4781:4781:4781))
        (PORT datad (505:505:505) (505:505:505))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:2\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4870:4870:4870) (4870:4870:4870))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[2\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (344:344:344))
        (PORT datab (548:548:548) (548:548:548))
        (PORT datac (452:452:452) (452:452:452))
        (PORT datad (498:498:498) (498:498:498))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (572:572:572))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (407:407:407))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (399:399:399))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (406:406:406) (406:406:406))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (411:411:411) (411:411:411))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (544:544:544) (544:544:544))
        (PORT datac (449:449:449) (449:449:449))
        (PORT datad (502:502:502) (502:502:502))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (423:423:423))
        (PORT datab (438:438:438) (438:438:438))
        (PORT datac (454:454:454) (454:454:454))
        (PORT datad (499:499:499) (499:499:499))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (448:448:448) (448:448:448))
        (PORT datac (431:431:431) (431:431:431))
        (PORT datad (501:501:501) (501:501:501))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (343:343:343))
        (PORT datab (547:547:547) (547:547:547))
        (PORT datac (452:452:452) (452:452:452))
        (PORT datad (497:497:497) (497:497:497))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:2\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[23\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (442:442:442))
        (PORT datab (467:467:467) (467:467:467))
        (PORT datac (961:961:961) (961:961:961))
        (PORT datad (321:321:321) (321:321:321))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:7\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (444:444:444) (444:444:444))
        (PORT datac (6038:6038:6038) (6038:6038:6038))
        (PORT datad (498:498:498) (498:498:498))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:7\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6127:6127:6127) (6127:6127:6127))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[7\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (958:958:958))
        (PORT datab (958:958:958) (958:958:958))
        (PORT datac (936:936:936) (936:936:936))
        (PORT datad (925:925:925) (925:925:925))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (976:976:976))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1848:1848:1848) (1848:1848:1848))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (414:414:414))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1848:1848:1848) (1848:1848:1848))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1848:1848:1848) (1848:1848:1848))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1848:1848:1848) (1848:1848:1848))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1848:1848:1848) (1848:1848:1848))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1848:1848:1848) (1848:1848:1848))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (419:419:419))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1848:1848:1848) (1848:1848:1848))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1848:1848:1848) (1848:1848:1848))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (437:437:437))
        (PORT datac (960:960:960) (960:960:960))
        (PORT datad (497:497:497) (497:497:497))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (437:437:437))
        (PORT datab (442:442:442) (442:442:442))
        (PORT datac (894:894:894) (894:894:894))
        (PORT datad (498:498:498) (498:498:498))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:7\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[22\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[4\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (353:353:353))
        (PORT datab (475:475:475) (475:475:475))
        (PORT datac (442:442:442) (442:442:442))
        (PORT datad (570:570:570) (570:570:570))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (572:572:572))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (407:407:407))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (406:406:406) (406:406:406))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (476:476:476) (476:476:476))
        (PORT datac (442:442:442) (442:442:442))
        (PORT datad (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:6\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (885:885:885))
        (PORT datab (480:480:480) (480:480:480))
        (PORT datac (5707:5707:5707) (5707:5707:5707))
        (PORT datad (492:492:492) (492:492:492))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:6\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5796:5796:5796) (5796:5796:5796))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (590:590:590))
        (PORT datab (413:413:413) (413:413:413))
        (PORT datac (444:444:444) (444:444:444))
        (PORT datad (494:494:494) (494:494:494))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (591:591:591))
        (PORT datac (445:445:445) (445:445:445))
        (PORT datad (490:490:490) (490:490:490))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (355:355:355))
        (PORT datab (474:474:474) (474:474:474))
        (PORT datac (442:442:442) (442:442:442))
        (PORT datad (569:569:569) (569:569:569))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:6\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (873:873:873) (873:873:873))
        (PORT datac (993:993:993) (993:993:993))
        (PORT datad (447:447:447) (447:447:447))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[21\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:5\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (423:423:423) (423:423:423))
        (PORT datac (4943:4943:4943) (4943:4943:4943))
        (PORT datad (451:451:451) (451:451:451))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:5\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5032:5032:5032) (5032:5032:5032))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (981:981:981))
        (PORT datab (428:428:428) (428:428:428))
        (PORT datac (615:615:615) (615:615:615))
        (PORT datad (442:442:442) (442:442:442))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[7\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (938:938:938))
        (PORT datab (525:525:525) (525:525:525))
        (PORT datac (952:952:952) (952:952:952))
        (PORT datad (534:534:534) (534:534:534))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (948:948:948))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1798:1798:1798) (1798:1798:1798))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (413:413:413))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1798:1798:1798) (1798:1798:1798))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1798:1798:1798) (1798:1798:1798))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1798:1798:1798) (1798:1798:1798))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (399:399:399))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1798:1798:1798) (1798:1798:1798))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1798:1798:1798) (1798:1798:1798))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (419:419:419))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1798:1798:1798) (1798:1798:1798))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1798:1798:1798) (1798:1798:1798))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (416:416:416) (416:416:416))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (446:446:446))
        (PORT datab (871:871:871) (871:871:871))
        (PORT datac (992:992:992) (992:992:992))
        (PORT datad (838:838:838) (838:838:838))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:5\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[20\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:4\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (450:450:450))
        (PORT datab (424:424:424) (424:424:424))
        (PORT datac (4906:4906:4906) (4906:4906:4906))
        (PORT datad (480:480:480) (480:480:480))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:4\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4995:4995:4995) (4995:4995:4995))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[7\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (342:342:342))
        (PORT datab (569:569:569) (569:569:569))
        (PORT datac (453:453:453) (453:453:453))
        (PORT datad (480:480:480) (480:480:480))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (572:572:572))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1255:1255:1255) (1255:1255:1255))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (414:414:414))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1255:1255:1255) (1255:1255:1255))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1255:1255:1255) (1255:1255:1255))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1255:1255:1255) (1255:1255:1255))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1255:1255:1255) (1255:1255:1255))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1255:1255:1255) (1255:1255:1255))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (419:419:419))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1255:1255:1255) (1255:1255:1255))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1255:1255:1255) (1255:1255:1255))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (565:565:565) (565:565:565))
        (PORT datac (451:451:451) (451:451:451))
        (PORT datad (482:482:482) (482:482:482))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (419:419:419))
        (PORT datab (423:423:423) (423:423:423))
        (PORT datac (440:440:440) (440:440:440))
        (PORT datad (483:483:483) (483:483:483))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (PORT datac (433:433:433) (433:433:433))
        (PORT datad (479:479:479) (479:479:479))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (343:343:343))
        (PORT datab (568:568:568) (568:568:568))
        (PORT datac (452:452:452) (452:452:452))
        (PORT datad (478:478:478) (478:478:478))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:4\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[17\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:1\:SYC_LDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (414:414:414) (414:414:414))
        (PORT datac (6638:6638:6638) (6638:6638:6638))
        (PORT datad (441:441:441) (441:441:441))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:1\:SYC_LDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6727:6727:6727) (6727:6727:6727))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (450:450:450))
        (PORT datab (432:432:432) (432:432:432))
        (PORT datac (442:442:442) (442:442:442))
        (PORT datad (442:442:442) (442:442:442))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[5\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (980:980:980))
        (PORT datab (915:915:915) (915:915:915))
        (PORT datac (978:978:978) (978:978:978))
        (PORT datad (534:534:534) (534:534:534))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (981:981:981))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2055:2055:2055) (2055:2055:2055))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2055:2055:2055) (2055:2055:2055))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2055:2055:2055) (2055:2055:2055))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2055:2055:2055) (2055:2055:2055))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2055:2055:2055) (2055:2055:2055))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2055:2055:2055) (2055:2055:2055))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2055:2055:2055) (2055:2055:2055))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2055:2055:2055) (2055:2055:2055))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (PORT datac (962:962:962) (962:962:962))
        (PORT datad (437:437:437) (437:437:437))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (448:448:448))
        (PORT datab (554:554:554) (554:554:554))
        (PORT datac (959:959:959) (959:959:959))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|SYC_LDSC_GEN\:1\:WIDTH_LDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[15\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:15\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (PORT datab (435:435:435) (435:435:435))
        (PORT datac (5611:5611:5611) (5611:5611:5611))
        (PORT datad (485:485:485) (485:485:485))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:15\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5700:5700:5700) (5700:5700:5700))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[2\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (344:344:344))
        (PORT datab (422:422:422) (422:422:422))
        (PORT datac (979:979:979) (979:979:979))
        (PORT datad (486:486:486) (486:486:486))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (963:963:963))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (414:414:414))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (419:419:419))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (PORT ena (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (423:423:423) (423:423:423))
        (PORT datac (978:978:978) (978:978:978))
        (PORT datad (487:487:487) (487:487:487))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (419:419:419))
        (PORT datab (432:432:432) (432:432:432))
        (PORT datac (451:451:451) (451:451:451))
        (PORT datad (488:488:488) (488:488:488))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (427:427:427))
        (PORT datac (433:433:433) (433:433:433))
        (PORT datad (484:484:484) (484:484:484))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (343:343:343))
        (PORT datab (423:423:423) (423:423:423))
        (PORT datac (977:977:977) (977:977:977))
        (PORT datad (483:483:483) (483:483:483))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:15\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_LOGIC\|CHECK\~14\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (917:917:917))
        (PORT datab (901:901:901) (901:901:901))
        (PORT datac (1732:1732:1732) (1732:1732:1732))
        (PORT datad (921:921:921) (921:921:921))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[10\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:10\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (436:436:436) (436:436:436))
        (PORT datac (4403:4403:4403) (4403:4403:4403))
        (PORT datad (448:448:448) (448:448:448))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:10\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4492:4492:4492) (4492:4492:4492))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[7\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (580:580:580))
        (PORT datab (552:552:552) (552:552:552))
        (PORT datac (549:549:549) (549:549:549))
        (PORT datad (933:933:933) (933:933:933))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (958:958:958))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1805:1805:1805) (1805:1805:1805))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1805:1805:1805) (1805:1805:1805))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1805:1805:1805) (1805:1805:1805))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1805:1805:1805) (1805:1805:1805))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (399:399:399))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1805:1805:1805) (1805:1805:1805))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1805:1805:1805) (1805:1805:1805))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1805:1805:1805) (1805:1805:1805))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1805:1805:1805) (1805:1805:1805))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (411:411:411) (411:411:411))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (456:456:456))
        (PORT datac (455:455:455) (455:455:455))
        (PORT datad (984:984:984) (984:984:984))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (459:459:459))
        (PORT datab (434:434:434) (434:434:434))
        (PORT datac (458:458:458) (458:458:458))
        (PORT datad (441:441:441) (441:441:441))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (452:452:452))
        (PORT datab (814:814:814) (814:814:814))
        (PORT datac (455:455:455) (455:455:455))
        (PORT datad (987:987:987) (987:987:987))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:10\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[9\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[5\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (361:361:361))
        (PORT datab (943:943:943) (943:943:943))
        (PORT datac (464:464:464) (464:464:464))
        (PORT datad (484:484:484) (484:484:484))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (960:960:960))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1797:1797:1797) (1797:1797:1797))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1613:1613:1613) (1613:1613:1613))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1797:1797:1797) (1797:1797:1797))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1613:1613:1613) (1613:1613:1613))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1797:1797:1797) (1797:1797:1797))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1613:1613:1613) (1613:1613:1613))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1797:1797:1797) (1797:1797:1797))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1613:1613:1613) (1613:1613:1613))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1797:1797:1797) (1797:1797:1797))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1613:1613:1613) (1613:1613:1613))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1797:1797:1797) (1797:1797:1797))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1613:1613:1613) (1613:1613:1613))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1797:1797:1797) (1797:1797:1797))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1613:1613:1613) (1613:1613:1613))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1797:1797:1797) (1797:1797:1797))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1613:1613:1613) (1613:1613:1613))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (942:942:942) (942:942:942))
        (PORT datac (458:458:458) (458:458:458))
        (PORT datad (486:486:486) (486:486:486))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:9\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (456:456:456))
        (PORT datab (431:431:431) (431:431:431))
        (PORT datac (4392:4392:4392) (4392:4392:4392))
        (PORT datad (483:483:483) (483:483:483))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:9\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4481:4481:4481) (4481:4481:4481))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (453:453:453))
        (PORT datab (402:402:402) (402:402:402))
        (PORT datac (433:433:433) (433:433:433))
        (PORT datad (486:486:486) (486:486:486))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (404:404:404))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (483:483:483) (483:483:483))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (361:361:361))
        (PORT datab (942:942:942) (942:942:942))
        (PORT datac (463:463:463) (463:463:463))
        (PORT datad (482:482:482) (482:482:482))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:9\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[12\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (422:422:422))
        (PORT datab (467:467:467) (467:467:467))
        (PORT datac (927:927:927) (927:927:927))
        (PORT datad (835:835:835) (835:835:835))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:12\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (453:453:453) (453:453:453))
        (PORT datac (3916:3916:3916) (3916:3916:3916))
        (PORT datad (485:485:485) (485:485:485))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:12\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4005:4005:4005) (4005:4005:4005))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[4\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (975:975:975))
        (PORT datab (924:924:924) (924:924:924))
        (PORT datac (967:967:967) (967:967:967))
        (PORT datad (534:534:534) (534:534:534))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (976:976:976))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1823:1823:1823) (1823:1823:1823))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1823:1823:1823) (1823:1823:1823))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1823:1823:1823) (1823:1823:1823))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1823:1823:1823) (1823:1823:1823))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1823:1823:1823) (1823:1823:1823))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1823:1823:1823) (1823:1823:1823))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1823:1823:1823) (1823:1823:1823))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1823:1823:1823) (1823:1823:1823))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (PORT datac (927:927:927) (927:927:927))
        (PORT datad (493:493:493) (493:493:493))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (415:415:415))
        (PORT datab (442:442:442) (442:442:442))
        (PORT datac (433:433:433) (433:433:433))
        (PORT datad (496:496:496) (496:496:496))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:12\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[11\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:11\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (412:412:412))
        (PORT datab (478:478:478) (478:478:478))
        (PORT datac (5690:5690:5690) (5690:5690:5690))
        (PORT datad (491:491:491) (491:491:491))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:11\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5779:5779:5779) (5779:5779:5779))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[3\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (861:861:861))
        (PORT datab (475:475:475) (475:475:475))
        (PORT datac (1527:1527:1527) (1527:1527:1527))
        (PORT datad (569:569:569) (569:569:569))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (572:572:572))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1416:1416:1416) (1416:1416:1416))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1548:1548:1548) (1548:1548:1548))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1416:1416:1416) (1416:1416:1416))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1548:1548:1548) (1548:1548:1548))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1416:1416:1416) (1416:1416:1416))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1548:1548:1548) (1548:1548:1548))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1416:1416:1416) (1416:1416:1416))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1548:1548:1548) (1548:1548:1548))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1416:1416:1416) (1416:1416:1416))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1548:1548:1548) (1548:1548:1548))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1416:1416:1416) (1416:1416:1416))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1548:1548:1548) (1548:1548:1548))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1416:1416:1416) (1416:1416:1416))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1548:1548:1548) (1548:1548:1548))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1416:1416:1416) (1416:1416:1416))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1548:1548:1548) (1548:1548:1548))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (480:480:480) (480:480:480))
        (PORT datac (1530:1530:1530) (1530:1530:1530))
        (PORT datad (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1482:1482:1482) (1482:1482:1482))
        (PORT datab (403:403:403) (403:403:403))
        (PORT datac (433:433:433) (433:433:433))
        (PORT datad (494:494:494) (494:494:494))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (403:403:403) (403:403:403))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (495:495:495) (495:495:495))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (861:861:861))
        (PORT datab (474:474:474) (474:474:474))
        (PORT datac (1528:1528:1528) (1528:1528:1528))
        (PORT datad (569:569:569) (569:569:569))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:11\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[14\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:14\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (430:430:430) (430:430:430))
        (PORT datac (5031:5031:5031) (5031:5031:5031))
        (PORT datad (465:465:465) (465:465:465))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:14\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5120:5120:5120) (5120:5120:5120))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (450:450:450))
        (PORT datab (426:426:426) (426:426:426))
        (PORT datac (904:904:904) (904:904:904))
        (PORT datad (463:463:463) (463:463:463))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[1\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (572:572:572))
        (PORT datab (517:517:517) (517:517:517))
        (PORT datac (897:897:897) (897:897:897))
        (PORT datad (535:535:535) (535:535:535))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (891:891:891))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1729:1729:1729) (1729:1729:1729))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1729:1729:1729) (1729:1729:1729))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1729:1729:1729) (1729:1729:1729))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1729:1729:1729) (1729:1729:1729))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (399:399:399))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1729:1729:1729) (1729:1729:1729))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1729:1729:1729) (1729:1729:1729))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1729:1729:1729) (1729:1729:1729))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1729:1729:1729) (1729:1729:1729))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (411:411:411) (411:411:411))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (440:440:440))
        (PORT datac (892:892:892) (892:892:892))
        (PORT datad (469:469:469) (469:469:469))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (449:449:449))
        (PORT datab (335:335:335) (335:335:335))
        (PORT datac (889:889:889) (889:889:889))
        (PORT datad (462:462:462) (462:462:462))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:14\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[13\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:13\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (467:467:467))
        (PORT datab (470:470:470) (470:470:470))
        (PORT datac (5131:5131:5131) (5131:5131:5131))
        (PORT datad (574:574:574) (574:574:574))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:13\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5220:5220:5220) (5220:5220:5220))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[5\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (344:344:344))
        (PORT datab (432:432:432) (432:432:432))
        (PORT datac (1009:1009:1009) (1009:1009:1009))
        (PORT datad (482:482:482) (482:482:482))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (961:961:961))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1819:1819:1819) (1819:1819:1819))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1819:1819:1819) (1819:1819:1819))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1819:1819:1819) (1819:1819:1819))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (407:407:407))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1819:1819:1819) (1819:1819:1819))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (398:398:398) (398:398:398))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1819:1819:1819) (1819:1819:1819))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (406:406:406) (406:406:406))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1819:1819:1819) (1819:1819:1819))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1819:1819:1819) (1819:1819:1819))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1819:1819:1819) (1819:1819:1819))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (428:428:428) (428:428:428))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (430:430:430) (430:430:430))
        (PORT datac (1011:1011:1011) (1011:1011:1011))
        (PORT datad (483:483:483) (483:483:483))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (423:423:423))
        (PORT datab (426:426:426) (426:426:426))
        (PORT datac (460:460:460) (460:460:460))
        (PORT datad (484:484:484) (484:484:484))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (432:432:432) (432:432:432))
        (PORT datac (431:431:431) (431:431:431))
        (PORT datad (485:485:485) (485:485:485))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (343:343:343))
        (PORT datab (432:432:432) (432:432:432))
        (PORT datac (1010:1010:1010) (1010:1010:1010))
        (PORT datad (481:481:481) (481:481:481))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:13\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[8\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:8\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (460:460:460))
        (PORT datab (396:396:396) (396:396:396))
        (PORT datac (6567:6567:6567) (6567:6567:6567))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:8\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6656:6656:6656) (6656:6656:6656))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (949:949:949))
        (PORT datab (443:443:443) (443:443:443))
        (PORT datac (466:466:466) (466:466:466))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (460:460:460))
        (PORT datab (442:442:442) (442:442:442))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (464:464:464) (464:464:464))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[7\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (937:937:937))
        (PORT datab (516:516:516) (516:516:516))
        (PORT datac (970:970:970) (970:970:970))
        (PORT datad (965:965:965) (965:965:965))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (970:970:970))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1852:1852:1852) (1852:1852:1852))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (PORT ena (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (414:414:414))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1852:1852:1852) (1852:1852:1852))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (PORT ena (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1852:1852:1852) (1852:1852:1852))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (PORT ena (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1852:1852:1852) (1852:1852:1852))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (PORT ena (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1852:1852:1852) (1852:1852:1852))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (PORT ena (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1852:1852:1852) (1852:1852:1852))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (PORT ena (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (419:419:419))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1852:1852:1852) (1852:1852:1852))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (PORT ena (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1852:1852:1852) (1852:1852:1852))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (PORT ena (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (949:949:949))
        (PORT datab (452:452:452) (452:452:452))
        (PORT datac (464:464:464) (464:464:464))
        (PORT datad (845:845:845) (845:845:845))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:8\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\B\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:7\:SYC_SDSC\|OUTPUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (459:459:459))
        (PORT datab (437:437:437) (437:437:437))
        (PORT datac (6463:6463:6463) (6463:6463:6463))
        (PORT datad (483:483:483) (483:483:483))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:7\:SYC_SDSC\|OUTPUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6552:6552:6552) (6552:6552:6552))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (427:427:427))
        (PORT datab (466:466:466) (466:466:466))
        (PORT datac (454:454:454) (454:454:454))
        (PORT datad (446:446:446) (446:446:446))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (428:428:428))
        (PORT datac (453:453:453) (453:453:453))
        (PORT datad (480:480:480) (480:480:480))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[0\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (PORT datab (468:468:468) (468:468:468))
        (PORT datac (376:376:376) (376:376:376))
        (PORT datad (568:568:568) (568:568:568))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (572:572:572))
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (399:399:399))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (405:405:405))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|TSTAT\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (416:416:416))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|COUNT\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (411:411:411) (411:411:411))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (440:440:440))
        (PORT datab (470:470:470) (470:470:470))
        (PORT datad (569:569:569) (569:569:569))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (447:447:447))
        (PORT datab (466:466:466) (466:466:466))
        (PORT datac (374:374:374) (374:374:374))
        (PORT datad (568:568:568) (568:568:568))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\A2_DSC_WIDTH\|Syc_SDSC_GEN\:7\:WIDTH_SDSC\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_LOGIC\|CHECK\~9\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2486:2486:2486) (2486:2486:2486))
        (PORT datab (1828:1828:1828) (1828:1828:1828))
        (PORT datac (1177:1177:1177) (1177:1177:1177))
        (PORT datad (1781:1781:1781) (1781:1781:1781))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_LOGIC\|CHECK\~20\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3158:3158:3158) (3158:3158:3158))
        (PORT datab (2204:2204:2204) (2204:2204:2204))
        (PORT datac (1877:1877:1877) (1877:1877:1877))
        (PORT datad (1298:1298:1298) (1298:1298:1298))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_LOGIC\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (914:914:914))
        (PORT datab (618:618:618) (618:618:618))
        (PORT datac (618:618:618) (618:618:618))
        (PORT datad (439:439:439) (439:439:439))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_LOGIC\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_LOGIC\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (624:624:624))
        (PORT datac (921:921:921) (921:921:921))
        (PORT datad (351:351:351) (351:351:351))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_LOGIC\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (424:424:424))
        (PORT datab (421:421:421) (421:421:421))
        (PORT datac (647:647:647) (647:647:647))
        (PORT datad (433:433:433) (433:433:433))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_LOGIC\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT1\|output\~29\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1156:1156:1156))
        (PORT datab (1530:1530:1530) (1530:1530:1530))
        (PORT datac (1271:1271:1271) (1271:1271:1271))
        (PORT datad (1016:1016:1016) (1016:1016:1016))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_TRG\|TSTAT\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1473:1473:1473) (1473:1473:1473))
        (PORT datab (1325:1325:1325) (1325:1325:1325))
        (PORT datac (957:957:957) (957:957:957))
        (PORT datad (1208:1208:1208) (1208:1208:1208))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_TRG\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (401:401:401))
        (PORT datab (1077:1077:1077) (1077:1077:1077))
        (PORT datac (1202:1202:1202) (1202:1202:1202))
        (PORT datad (1111:1111:1111) (1111:1111:1111))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_TRG\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_TRG\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (983:983:983))
        (PORT datab (341:341:341) (341:341:341))
        (PORT datac (452:452:452) (452:452:452))
        (PORT datad (972:972:972) (972:972:972))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_TRG\|COUNT\[0\]\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (1006:1006:1006))
        (PORT datab (341:341:341) (341:341:341))
        (PORT datac (446:446:446) (446:446:446))
        (PORT datad (1185:1185:1185) (1185:1185:1185))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_TRG\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (588:588:588) (588:588:588))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_TRG\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1243:1243:1243) (1243:1243:1243))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1022:1022:1022) (1022:1022:1022))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_TRG\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_TRG\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1243:1243:1243) (1243:1243:1243))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1022:1022:1022) (1022:1022:1022))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_TRG\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (407:407:407))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_TRG\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1243:1243:1243) (1243:1243:1243))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1022:1022:1022) (1022:1022:1022))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_TRG\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (383:383:383) (383:383:383))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_TRG\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1243:1243:1243) (1243:1243:1243))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1022:1022:1022) (1022:1022:1022))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_TRG\|TENDMARK\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (1018:1018:1018))
        (PORT datad (1101:1101:1101) (1101:1101:1101))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_TRG\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (1005:1005:1005))
        (PORT datab (341:341:341) (341:341:341))
        (PORT datac (447:447:447) (447:447:447))
        (PORT datad (1184:1184:1184) (1184:1184:1184))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_TRG\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_TRG\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (1024:1024:1024))
        (PORT datab (1374:1374:1374) (1374:1374:1374))
        (PORT datac (945:945:945) (945:945:945))
        (PORT datad (1009:1009:1009) (1009:1009:1009))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A2_SHOWER_TRG\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT1\|output\~30\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (434:434:434))
        (PORT datab (312:312:312) (312:312:312))
        (PORT datac (1270:1270:1270) (1270:1270:1270))
        (PORT datad (414:414:414) (414:414:414))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT1\|output\~31\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (944:944:944))
        (PORT datab (1049:1049:1049) (1049:1049:1049))
        (PORT datad (627:627:627) (627:627:627))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_FC_TRG\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (401:401:401))
        (PORT datab (440:440:440) (440:440:440))
        (PORT datac (973:973:973) (973:973:973))
        (PORT datad (427:427:427) (427:427:427))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A2_FC_TRG\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_FC_TRG\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (971:971:971))
        (PORT datab (1015:1015:1015) (1015:1015:1015))
        (PORT datac (362:362:362) (362:362:362))
        (PORT datad (922:922:922) (922:922:922))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_FC_TRG\|COUNT\[2\]\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (334:334:334))
        (PORT datab (321:321:321) (321:321:321))
        (PORT datac (1042:1042:1042) (1042:1042:1042))
        (PORT datad (963:963:963) (963:963:963))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_FC_TRG\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (409:409:409))
        (PORT datab (1014:1014:1014) (1014:1014:1014))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A2_FC_TRG\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1223:1223:1223) (1223:1223:1223))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1041:1041:1041) (1041:1041:1041))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_FC_TRG\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A2_FC_TRG\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1223:1223:1223) (1223:1223:1223))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1041:1041:1041) (1041:1041:1041))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_FC_TRG\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (412:412:412) (412:412:412))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A2_FC_TRG\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1223:1223:1223) (1223:1223:1223))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1041:1041:1041) (1041:1041:1041))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_FC_TRG\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (423:423:423))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A2_FC_TRG\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1223:1223:1223) (1223:1223:1223))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1041:1041:1041) (1041:1041:1041))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_FC_TRG\|TENDMARK\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (424:424:424))
        (PORT datac (442:442:442) (442:442:442))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_FC_TRG\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (429:429:429))
        (PORT datab (928:928:928) (928:928:928))
        (PORT datac (961:961:961) (961:961:961))
        (PORT datad (455:455:455) (455:455:455))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A2_FC_TRG\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_FC_TRG\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (436:436:436))
        (PORT datab (964:964:964) (964:964:964))
        (PORT datac (1002:1002:1002) (1002:1002:1002))
        (PORT datad (445:445:445) (445:445:445))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A2_FC_TRG\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\L_CLK1MHz\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (434:434:434))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\L_CLK1MHz\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1225:1225:1225) (1225:1225:1225))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\L_CLK1MHz\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (423:423:423))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\L_CLK1MHz\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1225:1225:1225) (1225:1225:1225))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\L_CLK1MHz\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (406:406:406) (406:406:406))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\L_CLK1MHz\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1225:1225:1225) (1225:1225:1225))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\L_CLK1MHz\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (404:404:404))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout (449:449:449) (449:449:449))
        (IOPATH cin0 cout (137:137:137) (137:137:137))
        (IOPATH cin1 cout (121:121:121) (121:121:121))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\L_CLK1MHz\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1225:1225:1225) (1225:1225:1225))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\L_CLK1MHz\|COUNT\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (402:402:402) (402:402:402))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\L_CLK1MHz\|COUNT\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1225:1225:1225) (1225:1225:1225))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\L_CLK1MHz\|COUNT\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (431:431:431) (431:431:431))
        (IOPATH datad regin (238:238:238) (238:238:238))
        (IOPATH cin regin (646:646:646) (646:646:646))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\L_CLK1MHz\|COUNT\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1225:1225:1225) (1225:1225:1225))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\L_CLK1MHz\|COUNT\[0\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (438:438:438))
        (PORT datab (404:404:404) (404:404:404))
        (PORT datac (436:436:436) (436:436:436))
        (PORT datad (418:418:418) (418:418:418))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\L_CLK1MHz\|COUNT\[0\]\~13\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (441:441:441))
        (PORT datac (349:349:349) (349:349:349))
        (PORT datad (423:423:423) (423:423:423))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\L_CLK1MHz\|Equal0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (437:437:437))
        (PORT datab (405:405:405) (405:405:405))
        (PORT datac (437:437:437) (437:437:437))
        (PORT datad (437:437:437) (437:437:437))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\L_CLK1MHz\|TOUT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (610:610:610))
        (PORT datab (406:406:406) (406:406:406))
        (PORT datac (594:594:594) (594:594:594))
        (PORT datad (527:527:527) (527:527:527))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\L_CLK1MHz\|TOUT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_FC_TRG\|COUNT\[3\]\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (899:899:899))
        (PORT datab (458:458:458) (458:458:458))
        (PORT datac (365:365:365) (365:365:365))
        (PORT datad (344:344:344) (344:344:344))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_FC_TRG\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (579:579:579))
        (PORT datab (461:461:461) (461:461:461))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A1_FC_TRG\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1234:1234:1234) (1234:1234:1234))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1032:1032:1032) (1032:1032:1032))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_FC_TRG\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (413:413:413))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A1_FC_TRG\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1234:1234:1234) (1234:1234:1234))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1032:1032:1032) (1032:1032:1032))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_FC_TRG\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (435:435:435))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A1_FC_TRG\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1234:1234:1234) (1234:1234:1234))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1032:1032:1032) (1032:1032:1032))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_FC_TRG\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (408:408:408) (408:408:408))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A1_FC_TRG\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1234:1234:1234) (1234:1234:1234))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1032:1032:1032) (1032:1032:1032))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_FC_TRG\|TENDMARK\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (446:446:446) (446:446:446))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_FC_TRG\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (345:345:345))
        (PORT datab (451:451:451) (451:451:451))
        (PORT datac (367:367:367) (367:367:367))
        (PORT datad (451:451:451) (451:451:451))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A1_FC_TRG\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_FC_TRG\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (946:946:946))
        (PORT datab (437:437:437) (437:437:437))
        (PORT datac (441:441:441) (441:441:441))
        (PORT datad (470:470:470) (470:470:470))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A1_FC_TRG\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_FC_TRG\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (964:964:964))
        (PORT datab (1233:1233:1233) (1233:1233:1233))
        (PORT datac (441:441:441) (441:441:441))
        (PORT datad (467:467:467) (467:467:467))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_FC_TRG\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (438:438:438))
        (PORT datab (457:457:457) (457:457:457))
        (PORT datac (438:438:438) (438:438:438))
        (PORT datad (449:449:449) (449:449:449))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A1_FC_TRG\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FC_AND\|COUNT\[3\]\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (347:347:347))
        (PORT datab (460:460:460) (460:460:460))
        (PORT datac (366:366:366) (366:366:366))
        (PORT datad (473:473:473) (473:473:473))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FC_AND\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (414:414:414))
        (PORT datab (459:459:459) (459:459:459))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_FC_AND\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1238:1238:1238) (1238:1238:1238))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1235:1235:1235) (1235:1235:1235))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FC_AND\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (422:422:422))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_FC_AND\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1238:1238:1238) (1238:1238:1238))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1235:1235:1235) (1235:1235:1235))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FC_AND\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (415:415:415) (415:415:415))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_FC_AND\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1238:1238:1238) (1238:1238:1238))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1235:1235:1235) (1235:1235:1235))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FC_AND\|TENDMARK\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (434:434:434))
        (PORT datac (446:446:446) (446:446:446))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FC_AND\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (342:342:342))
        (PORT datab (448:448:448) (448:448:448))
        (PORT datac (366:366:366) (366:366:366))
        (PORT datad (470:470:470) (470:470:470))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_FC_AND\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FC_AND\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (429:429:429))
        (PORT datab (452:452:452) (452:452:452))
        (PORT datac (1205:1205:1205) (1205:1205:1205))
        (PORT datad (469:469:469) (469:469:469))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_FC_AND\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FC_AND\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1208:1208:1208) (1208:1208:1208))
        (PORT datab (455:455:455) (455:455:455))
        (PORT datac (441:441:441) (441:441:441))
        (PORT datad (1224:1224:1224) (1224:1224:1224))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FC_AND\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (433:433:433))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_FC_AND\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1238:1238:1238) (1238:1238:1238))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1235:1235:1235) (1235:1235:1235))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_FC_AND\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (434:434:434))
        (PORT datab (454:454:454) (454:454:454))
        (PORT datac (445:445:445) (445:445:445))
        (PORT datad (467:467:467) (467:467:467))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_FC_AND\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT1\|output\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1043:1043:1043))
        (PORT datab (584:584:584) (584:584:584))
        (PORT datac (1259:1259:1259) (1259:1259:1259))
        (PORT datad (1014:1014:1014) (1014:1014:1014))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT1\|output\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1045:1045:1045))
        (PORT datab (438:438:438) (438:438:438))
        (PORT datac (436:436:436) (436:436:436))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_FCL_OR\|COUNT\[1\]\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (477:477:477))
        (PORT datab (336:336:336) (336:336:336))
        (PORT datac (453:453:453) (453:453:453))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_FCL_OR\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (483:483:483))
        (PORT datab (398:398:398) (398:398:398))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A2_FCL_OR\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1234:1234:1234) (1234:1234:1234))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1022:1022:1022) (1022:1022:1022))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_FCL_OR\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (406:406:406))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A2_FCL_OR\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1234:1234:1234) (1234:1234:1234))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1022:1022:1022) (1022:1022:1022))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_FCL_OR\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A2_FCL_OR\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1234:1234:1234) (1234:1234:1234))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1022:1022:1022) (1022:1022:1022))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_FCL_OR\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (435:435:435) (435:435:435))
        (IOPATH datad regin (238:238:238) (238:238:238))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A2_FCL_OR\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1234:1234:1234) (1234:1234:1234))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1022:1022:1022) (1022:1022:1022))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_FCL_OR\|TENDMARK\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (465:465:465) (465:465:465))
        (PORT datad (435:435:435) (435:435:435))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_FCL_OR\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (476:476:476))
        (PORT datab (335:335:335) (335:335:335))
        (PORT datac (452:452:452) (452:452:452))
        (PORT datad (343:343:343) (343:343:343))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A2_FCL_OR\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_FCL_OR\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (480:480:480))
        (PORT datab (424:424:424) (424:424:424))
        (PORT datac (460:460:460) (460:460:460))
        (PORT datad (965:965:965) (965:965:965))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A2_FCL_OR\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_FCL_OR\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (477:477:477))
        (PORT datac (462:462:462) (462:462:462))
        (PORT datad (968:968:968) (968:968:968))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A2_FCL_OR\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (463:463:463))
        (PORT datab (423:423:423) (423:423:423))
        (PORT datac (477:477:477) (477:477:477))
        (PORT datad (436:436:436) (436:436:436))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A2_FCL_OR\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_FCL_OR\|COUNT\[3\]\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (477:477:477))
        (PORT datab (336:336:336) (336:336:336))
        (PORT datac (453:453:453) (453:453:453))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_FCL_OR\|COUNT\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (483:483:483))
        (PORT datab (398:398:398) (398:398:398))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH datab cout0 (326:326:326) (326:326:326))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH datab cout1 (333:333:333) (333:333:333))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A1_FCL_OR\|COUNT\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1234:1234:1234) (1234:1234:1234))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1022:1022:1022) (1022:1022:1022))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_FCL_OR\|COUNT\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (406:406:406))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A1_FCL_OR\|COUNT\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1234:1234:1234) (1234:1234:1234))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1022:1022:1022) (1022:1022:1022))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_FCL_OR\|COUNT\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
        (IOPATH dataa cout0 (434:434:434) (434:434:434))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (443:443:443) (443:443:443))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A1_FCL_OR\|COUNT\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1234:1234:1234) (1234:1234:1234))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1022:1022:1022) (1022:1022:1022))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_FCL_OR\|COUNT\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (435:435:435) (435:435:435))
        (IOPATH datad regin (238:238:238) (238:238:238))
        (IOPATH cin0 regin (603:603:603) (603:603:603))
        (IOPATH cin1 regin (606:606:606) (606:606:606))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A1_FCL_OR\|COUNT\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1234:1234:1234) (1234:1234:1234))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (PORT ena (1022:1022:1022) (1022:1022:1022))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sclr (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sclr (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_FCL_OR\|TENDMARK\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (465:465:465) (465:465:465))
        (PORT datad (435:435:435) (435:435:435))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_FCL_OR\|TSTAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (476:476:476))
        (PORT datab (335:335:335) (335:335:335))
        (PORT datac (452:452:452) (452:452:452))
        (PORT datad (343:343:343) (343:343:343))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A1_FCL_OR\|TSTAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_FCL_OR\|CHECK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (480:480:480))
        (PORT datab (424:424:424) (424:424:424))
        (PORT datac (460:460:460) (460:460:460))
        (PORT datad (1171:1171:1171) (1171:1171:1171))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A1_FCL_OR\|CHECK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_FCL_OR\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (477:477:477))
        (PORT datac (462:462:462) (462:462:462))
        (PORT datad (1170:1170:1170) (1170:1170:1170))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\WIDHT_OUT_A1_FCL_OR\|TENDMARK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (463:463:463))
        (PORT datab (423:423:423) (423:423:423))
        (PORT datac (477:477:477) (477:477:477))
        (PORT datad (436:436:436) (436:436:436))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\WIDHT_OUT_A1_FCL_OR\|TENDMARK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT1\|output\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1258:1258:1258))
        (PORT datab (329:329:329) (329:329:329))
        (PORT datac (928:928:928) (928:928:928))
        (PORT datad (900:900:900) (900:900:900))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT1\|output\~7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (956:956:956))
        (PORT datab (1214:1214:1214) (1214:1214:1214))
        (PORT datac (1235:1235:1235) (1235:1235:1235))
        (PORT datad (859:859:859) (859:859:859))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT1\|output\~32\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (647:647:647))
        (PORT datab (311:311:311) (311:311:311))
        (PORT datac (336:336:336) (336:336:336))
        (PORT datad (326:326:326) (326:326:326))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (382:382:382) (382:382:382))
        (PORT datac (632:632:632) (632:632:632))
        (PORT datad (1050:1050:1050) (1050:1050:1050))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (721:721:721) (721:721:721))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (1813:1813:1813) (1813:1813:1813))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1289:1289:1289))
        (PORT datab (1585:1585:1585) (1585:1585:1585))
        (PORT datac (632:632:632) (632:632:632))
        (PORT datad (1001:1001:1001) (1001:1001:1001))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (721:721:721) (721:721:721))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1033:1033:1033) (1033:1033:1033))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1311:1311:1311) (1311:1311:1311))
        (PORT datac (1804:1804:1804) (1804:1804:1804))
        (PORT datad (439:439:439) (439:439:439))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1893:1893:1893) (1893:1893:1893))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1690:1690:1690) (1690:1690:1690))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT2\|output\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (996:996:996))
        (PORT datab (1229:1229:1229) (1229:1229:1229))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (1816:1816:1816) (1816:1816:1816))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1531:1531:1531) (1531:1531:1531))
        (PORT datab (1198:1198:1198) (1198:1198:1198))
        (PORT datac (1345:1345:1345) (1345:1345:1345))
        (PORT datad (1191:1191:1191) (1191:1191:1191))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1434:1434:1434) (1434:1434:1434))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (PORT ena (1978:1978:1978) (1978:1978:1978))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT2\|output\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (537:537:537))
        (PORT datab (983:983:983) (983:983:983))
        (PORT datac (431:431:431) (431:431:431))
        (PORT datad (1324:1324:1324) (1324:1324:1324))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (334:334:334))
        (PORT datab (1517:1517:1517) (1517:1517:1517))
        (PORT datac (2007:2007:2007) (2007:2007:2007))
        (PORT datad (845:845:845) (845:845:845))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2096:2096:2096) (2096:2096:2096))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1690:1690:1690) (1690:1690:1690))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT2\|output\~29\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (433:433:433))
        (PORT datab (983:983:983) (983:983:983))
        (PORT datac (1166:1166:1166) (1166:1166:1166))
        (PORT datad (1417:1417:1417) (1417:1417:1417))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT2\|output\~30\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (980:980:980) (980:980:980))
        (PORT datac (356:356:356) (356:356:356))
        (PORT datad (1015:1015:1015) (1015:1015:1015))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT2\|output\~31\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (957:957:957))
        (PORT datac (1085:1085:1085) (1085:1085:1085))
        (PORT datad (1285:1285:1285) (1285:1285:1285))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT2\|output\~18\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1477:1477:1477) (1477:1477:1477))
        (PORT datab (928:928:928) (928:928:928))
        (PORT datac (346:346:346) (346:346:346))
        (PORT datad (455:455:455) (455:455:455))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT2\|output\~19\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (331:331:331))
        (PORT datab (927:927:927) (927:927:927))
        (PORT datac (1242:1242:1242) (1242:1242:1242))
        (PORT datad (1208:1208:1208) (1208:1208:1208))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT2\|output\~22\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1554:1554:1554) (1554:1554:1554))
        (PORT datab (1181:1181:1181) (1181:1181:1181))
        (PORT datac (1334:1334:1334) (1334:1334:1334))
        (PORT datad (1216:1216:1216) (1216:1216:1216))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT2\|output\~23\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1640:1640:1640) (1640:1640:1640))
        (PORT datab (1504:1504:1504) (1504:1504:1504))
        (PORT datac (1333:1333:1333) (1333:1333:1333))
        (PORT datad (140:140:140) (140:140:140))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT2\|output\~20\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1304:1304:1304) (1304:1304:1304))
        (PORT datab (1861:1861:1861) (1861:1861:1861))
        (PORT datac (336:336:336) (336:336:336))
        (PORT datad (1291:1291:1291) (1291:1291:1291))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT2\|output\~21\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1876:1876:1876) (1876:1876:1876))
        (PORT datab (306:306:306) (306:306:306))
        (PORT datac (342:342:342) (342:342:342))
        (PORT datad (1291:1291:1291) (1291:1291:1291))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT2\|output\~24\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1628:1628:1628) (1628:1628:1628))
        (PORT datab (316:316:316) (316:316:316))
        (PORT datac (1013:1013:1013) (1013:1013:1013))
        (PORT datad (836:836:836) (836:836:836))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT2\|output\~25\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (899:899:899))
        (PORT datab (1218:1218:1218) (1218:1218:1218))
        (PORT datac (1574:1574:1574) (1574:1574:1574))
        (PORT datad (950:950:950) (950:950:950))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT2\|output\~26\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datab (314:314:314) (314:314:314))
        (PORT datac (1573:1573:1573) (1573:1573:1573))
        (PORT datad (867:867:867) (867:867:867))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT2\|output\~27\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1199:1199:1199) (1199:1199:1199))
        (PORT datab (524:524:524) (524:524:524))
        (PORT datac (1087:1087:1087) (1087:1087:1087))
        (PORT datad (852:852:852) (852:852:852))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT2\|output\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (423:423:423))
        (PORT datab (1181:1181:1181) (1181:1181:1181))
        (PORT datac (1540:1540:1540) (1540:1540:1540))
        (PORT datad (1538:1538:1538) (1538:1538:1538))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT2\|output\~13\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1536:1536:1536) (1536:1536:1536))
        (PORT datab (1205:1205:1205) (1205:1205:1205))
        (PORT datac (1568:1568:1568) (1568:1568:1568))
        (PORT datad (1179:1179:1179) (1179:1179:1179))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT2\|output\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1538:1538:1538) (1538:1538:1538))
        (PORT datab (1202:1202:1202) (1202:1202:1202))
        (PORT datac (433:433:433) (433:433:433))
        (PORT datad (1189:1189:1189) (1189:1189:1189))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT2\|output\~11\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1539:1539:1539) (1539:1539:1539))
        (PORT datab (311:311:311) (311:311:311))
        (PORT datac (1569:1569:1569) (1569:1569:1569))
        (PORT datad (859:859:859) (859:859:859))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT2\|output\~14\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (944:944:944))
        (PORT datab (1819:1819:1819) (1819:1819:1819))
        (PORT datac (1086:1086:1086) (1086:1086:1086))
        (PORT datad (937:937:937) (937:937:937))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT2\|output\~9\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (955:955:955))
        (PORT datab (1749:1749:1749) (1749:1749:1749))
        (PORT datac (890:890:890) (890:890:890))
        (PORT datad (1041:1041:1041) (1041:1041:1041))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT2\|output\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1529:1529:1529) (1529:1529:1529))
        (PORT datab (1176:1176:1176) (1176:1176:1176))
        (PORT datac (430:430:430) (430:430:430))
        (PORT datad (1203:1203:1203) (1203:1203:1203))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT2\|output\~16\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (845:845:845))
        (PORT datab (829:829:829) (829:829:829))
        (PORT datac (1211:1211:1211) (1211:1211:1211))
        (PORT datad (926:926:926) (926:926:926))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT2\|output\~17\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (335:335:335))
        (PORT datab (1054:1054:1054) (1054:1054:1054))
        (PORT datac (341:341:341) (341:341:341))
        (PORT datad (1183:1183:1183) (1183:1183:1183))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (411:411:411))
        (PORT datab (307:307:307) (307:307:307))
        (PORT datac (422:422:422) (422:422:422))
        (PORT datad (329:329:329) (329:329:329))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (511:511:511) (511:511:511))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1272:1272:1272) (1272:1272:1272))
        (PORT ena (1686:1686:1686) (1686:1686:1686))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT2\|output\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1251:1251:1251))
        (PORT datab (622:622:622) (622:622:622))
        (PORT datac (1312:1312:1312) (1312:1312:1312))
        (PORT datad (1354:1354:1354) (1354:1354:1354))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT2\|output\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (876:876:876))
        (PORT datab (616:616:616) (616:616:616))
        (PORT datac (437:437:437) (437:437:437))
        (PORT datad (448:448:448) (448:448:448))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT2\|output\~7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (921:921:921))
        (PORT datab (1734:1734:1734) (1734:1734:1734))
        (PORT datac (348:348:348) (348:348:348))
        (PORT datad (878:878:878) (878:878:878))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\LTESTOUT2\|output\~32\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (333:333:333))
        (PORT datab (840:840:840) (840:840:840))
        (PORT datac (417:417:417) (417:417:417))
        (PORT datad (928:928:928) (928:928:928))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (401:401:401))
        (PORT datac (656:656:656) (656:656:656))
        (PORT datad (926:926:926) (926:926:926))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (745:745:745) (745:745:745))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1033:1033:1033) (1033:1033:1033))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\IDF\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\IDF\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\IDF\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1135:1135:1135) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\F\~64\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4540:4540:4540) (4540:4540:4540))
        (PORT datab (2274:2274:2274) (2274:2274:2274))
        (PORT datac (5742:5742:5742) (5742:5742:5742))
        (PORT datad (4274:4274:4274) (4274:4274:4274))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\F\~65\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1699:1699:1699) (1699:1699:1699))
        (PORT datab (4261:4261:4261) (4261:4261:4261))
        (PORT datac (5736:5736:5736) (5736:5736:5736))
        (PORT datad (4526:4526:4526) (4526:4526:4526))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\F\~66\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2307:2307:2307) (2307:2307:2307))
        (PORT datab (4262:4262:4262) (4262:4262:4262))
        (PORT datac (5735:5735:5735) (5735:5735:5735))
        (PORT datad (4527:4527:4527) (4527:4527:4527))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\F\~67\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1885:1885:1885) (1885:1885:1885))
        (PORT datab (4262:4262:4262) (4262:4262:4262))
        (PORT datac (5740:5740:5740) (5740:5740:5740))
        (PORT datad (4527:4527:4527) (4527:4527:4527))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\F\~68\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2618:2618:2618) (2618:2618:2618))
        (PORT datab (4260:4260:4260) (4260:4260:4260))
        (PORT datac (5742:5742:5742) (5742:5742:5742))
        (PORT datad (4525:4525:4525) (4525:4525:4525))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\F\~69\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2044:2044:2044) (2044:2044:2044))
        (PORT datab (4264:4264:4264) (4264:4264:4264))
        (PORT datac (5742:5742:5742) (5742:5742:5742))
        (PORT datad (4529:4529:4529) (4529:4529:4529))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1406:1406:1406) (1406:1406:1406))
        (PORT datab (999:999:999) (999:999:999))
        (PORT datac (343:343:343) (343:343:343))
        (PORT datad (1829:1829:1829) (1829:1829:1829))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (432:432:432) (432:432:432))
        (PORT aclr (5675:5675:5675) (5675:5675:5675))
        (PORT clk (1272:1272:1272) (1272:1272:1272))
        (PORT ena (2100:2100:2100) (2100:2100:2100))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|Selector31\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1312:1312:1312))
        (PORT datab (329:329:329) (329:329:329))
        (PORT datac (1284:1284:1284) (1284:1284:1284))
        (PORT datad (326:326:326) (326:326:326))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[16\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (6275:6275:6275) (6275:6275:6275))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[16\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6364:6364:6364) (6364:6364:6364))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1719:1719:1719) (1719:1719:1719))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[16\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1243:1243:1243) (1243:1243:1243))
        (PORT datab (1180:1180:1180) (1180:1180:1180))
        (PORT datac (6274:6274:6274) (6274:6274:6274))
        (PORT datad (404:404:404) (404:404:404))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[16\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6363:6363:6363) (6363:6363:6363))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1773:1773:1773) (1773:1773:1773))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[16\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (5975:5975:5975) (5975:5975:5975))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[16\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1997:1997:1997) (1997:1997:1997))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|Equal2\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1179:1179:1179) (1179:1179:1179))
        (PORT datad (1244:1244:1244) (1244:1244:1244))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[16\]\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (332:332:332))
        (PORT datab (939:939:939) (939:939:939))
        (PORT datac (995:995:995) (995:995:995))
        (PORT datad (1074:1074:1074) (1074:1074:1074))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[16\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1344:1344:1344) (1344:1344:1344))
        (PORT datab (1036:1036:1036) (1036:1036:1036))
        (PORT datac (1282:1282:1282) (1282:1282:1282))
        (PORT datad (1099:1099:1099) (1099:1099:1099))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[16\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (2189:2189:2189) (2189:2189:2189))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|LADout\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (959:959:959))
        (PORT datab (392:392:392) (392:392:392))
        (PORT datac (421:421:421) (421:421:421))
        (PORT datad (1158:1158:1158) (1158:1158:1158))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|LADout\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1379:1379:1379) (1379:1379:1379))
        (PORT datac (510:510:510) (510:510:510))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sload (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sload (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|LADoe\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (476:476:476) (476:476:476))
        (PORT datac (416:416:416) (416:416:416))
        (PORT datad (453:453:453) (453:453:453))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|LADoe\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5676:5676:5676) (5676:5676:5676))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1400:1400:1400) (1400:1400:1400))
        (PORT datab (994:994:994) (994:994:994))
        (PORT datac (343:343:343) (343:343:343))
        (PORT datad (1297:1297:1297) (1297:1297:1297))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (432:432:432) (432:432:432))
        (PORT aclr (5675:5675:5675) (5675:5675:5675))
        (PORT clk (1272:1272:1272) (1272:1272:1272))
        (PORT ena (2100:2100:2100) (2100:2100:2100))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|Selector30\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1168:1168:1168))
        (PORT datab (330:330:330) (330:330:330))
        (PORT datac (1303:1303:1303) (1303:1303:1303))
        (PORT datad (326:326:326) (326:326:326))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[17\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (5501:5501:5501) (5501:5501:5501))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[17\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5590:5590:5590) (5590:5590:5590))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1719:1719:1719) (1719:1719:1719))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[17\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1242:1242:1242) (1242:1242:1242))
        (PORT datab (1181:1181:1181) (1181:1181:1181))
        (PORT datac (5500:5500:5500) (5500:5500:5500))
        (PORT datad (406:406:406) (406:406:406))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[17\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5589:5589:5589) (5589:5589:5589))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1773:1773:1773) (1773:1773:1773))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[17\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (6094:6094:6094) (6094:6094:6094))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[17\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6183:6183:6183) (6183:6183:6183))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (2233:2233:2233) (2233:2233:2233))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[17\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1347:1347:1347))
        (PORT datab (621:621:621) (621:621:621))
        (PORT datac (1066:1066:1066) (1066:1066:1066))
        (PORT datad (1100:1100:1100) (1100:1100:1100))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[17\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (2189:2189:2189) (2189:2189:2189))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|LADout\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (970:970:970))
        (PORT datab (395:395:395) (395:395:395))
        (PORT datac (414:414:414) (414:414:414))
        (PORT datad (1158:1158:1158) (1158:1158:1158))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|LADout\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1379:1379:1379) (1379:1379:1379))
        (PORT datac (503:503:503) (503:503:503))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sload (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sload (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1407:1407:1407))
        (PORT datab (999:999:999) (999:999:999))
        (PORT datac (352:352:352) (352:352:352))
        (PORT datad (1012:1012:1012) (1012:1012:1012))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (441:441:441) (441:441:441))
        (PORT aclr (5675:5675:5675) (5675:5675:5675))
        (PORT clk (1272:1272:1272) (1272:1272:1272))
        (PORT ena (2100:2100:2100) (2100:2100:2100))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|Selector29\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2447:2447:2447) (2447:2447:2447))
        (PORT datab (967:967:967) (967:967:967))
        (PORT datac (360:360:360) (360:360:360))
        (PORT datad (326:326:326) (326:326:326))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[18\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (5999:5999:5999) (5999:5999:5999))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[18\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6088:6088:6088) (6088:6088:6088))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1719:1719:1719) (1719:1719:1719))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[18\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1240:1240:1240) (1240:1240:1240))
        (PORT datab (1182:1182:1182) (1182:1182:1182))
        (PORT datac (6000:6000:6000) (6000:6000:6000))
        (PORT datad (405:405:405) (405:405:405))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[18\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6089:6089:6089) (6089:6089:6089))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1773:1773:1773) (1773:1773:1773))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[18\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (6393:6393:6393) (6393:6393:6393))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[18\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (2233:2233:2233) (2233:2233:2233))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[18\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1080:1080:1080))
        (PORT datab (624:624:624) (624:624:624))
        (PORT datac (1064:1064:1064) (1064:1064:1064))
        (PORT datad (1101:1101:1101) (1101:1101:1101))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[18\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (2189:2189:2189) (2189:2189:2189))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|LADout\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1116:1116:1116))
        (PORT datab (392:392:392) (392:392:392))
        (PORT datac (423:423:423) (423:423:423))
        (PORT datad (1160:1160:1160) (1160:1160:1160))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|LADout\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1379:1379:1379) (1379:1379:1379))
        (PORT datac (512:512:512) (512:512:512))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sload (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sload (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2125:2125:2125) (2125:2125:2125))
        (PORT datab (1644:1644:1644) (1644:1644:1644))
        (PORT datac (585:585:585) (585:585:585))
        (PORT datad (2102:2102:2102) (2102:2102:2102))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (674:674:674) (674:674:674))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1766:1766:1766) (1766:1766:1766))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|Selector28\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2867:2867:2867) (2867:2867:2867))
        (PORT datab (1115:1115:1115) (1115:1115:1115))
        (PORT datac (1735:1735:1735) (1735:1735:1735))
        (PORT datad (553:553:553) (553:553:553))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[19\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (6621:6621:6621) (6621:6621:6621))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[19\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6710:6710:6710) (6710:6710:6710))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1719:1719:1719) (1719:1719:1719))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[19\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1244:1244:1244) (1244:1244:1244))
        (PORT datab (1179:1179:1179) (1179:1179:1179))
        (PORT datac (6620:6620:6620) (6620:6620:6620))
        (PORT datad (405:405:405) (405:405:405))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[19\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6709:6709:6709) (6709:6709:6709))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1773:1773:1773) (1773:1773:1773))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[19\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (7032:7032:7032) (7032:7032:7032))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[19\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (7121:7121:7121) (7121:7121:7121))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (2233:2233:2233) (2233:2233:2233))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[19\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1066:1066:1066))
        (PORT datab (589:589:589) (589:589:589))
        (PORT datac (1069:1069:1069) (1069:1069:1069))
        (PORT datad (1094:1094:1094) (1094:1094:1094))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[19\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (2189:2189:2189) (2189:2189:2189))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|LADout\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (978:978:978))
        (PORT datab (1143:1143:1143) (1143:1143:1143))
        (PORT datac (420:420:420) (420:420:420))
        (PORT datad (404:404:404) (404:404:404))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|LADout\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1379:1379:1379) (1379:1379:1379))
        (PORT datac (509:509:509) (509:509:509))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sload (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sload (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[20\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (6009:6009:6009) (6009:6009:6009))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[20\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (2233:2233:2233) (2233:2233:2233))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[20\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (6336:6336:6336) (6336:6336:6336))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[20\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6425:6425:6425) (6425:6425:6425))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1641:1641:1641) (1641:1641:1641))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[20\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (976:976:976))
        (PORT datab (910:910:910) (910:910:910))
        (PORT datac (6336:6336:6336) (6336:6336:6336))
        (PORT datad (399:399:399) (399:399:399))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[20\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6425:6425:6425) (6425:6425:6425))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1602:1602:1602) (1602:1602:1602))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[20\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1100:1100:1100))
        (PORT datab (589:589:589) (589:589:589))
        (PORT datac (1068:1068:1068) (1068:1068:1068))
        (PORT datad (962:962:962) (962:962:962))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[20\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (2189:2189:2189) (2189:2189:2189))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|LADout\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1210:1210:1210))
        (PORT datab (442:442:442) (442:442:442))
        (PORT datac (1006:1006:1006) (1006:1006:1006))
        (PORT datad (415:415:415) (415:415:415))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|LADout\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2031:2031:2031) (2031:2031:2031))
        (PORT datac (1095:1095:1095) (1095:1095:1095))
        (PORT aclr (5676:5676:5676) (5676:5676:5676))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sload (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sload (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2126:2126:2126) (2126:2126:2126))
        (PORT datab (1646:1646:1646) (1646:1646:1646))
        (PORT datac (982:982:982) (982:982:982))
        (PORT datad (954:954:954) (954:954:954))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1071:1071:1071) (1071:1071:1071))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1766:1766:1766) (1766:1766:1766))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|Selector26\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1234:1234:1234) (1234:1234:1234))
        (PORT datab (1740:1740:1740) (1740:1740:1740))
        (PORT datac (647:647:647) (647:647:647))
        (PORT datad (957:957:957) (957:957:957))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[21\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (5059:5059:5059) (5059:5059:5059))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[21\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5148:5148:5148) (5148:5148:5148))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1272:1272:1272) (1272:1272:1272))
        (PORT ena (1686:1686:1686) (1686:1686:1686))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[21\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (4735:4735:4735) (4735:4735:4735))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[21\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4824:4824:4824) (4824:4824:4824))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1641:1641:1641) (1641:1641:1641))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[21\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (981:981:981))
        (PORT datab (907:907:907) (907:907:907))
        (PORT datac (4728:4728:4728) (4728:4728:4728))
        (PORT datad (402:402:402) (402:402:402))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[21\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4817:4817:4817) (4817:4817:4817))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1602:1602:1602) (1602:1602:1602))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[21\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1091:1091:1091))
        (PORT datab (960:960:960) (960:960:960))
        (PORT datac (950:950:950) (950:950:950))
        (PORT datad (1059:1059:1059) (1059:1059:1059))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[21\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1963:1963:1963) (1963:1963:1963))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|LADout\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1151:1151:1151))
        (PORT datab (982:982:982) (982:982:982))
        (PORT datac (420:420:420) (420:420:420))
        (PORT datad (404:404:404) (404:404:404))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|LADout\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1897:1897:1897) (1897:1897:1897))
        (PORT datac (509:509:509) (509:509:509))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sload (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sload (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[22\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (5301:5301:5301) (5301:5301:5301))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[22\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5390:5390:5390) (5390:5390:5390))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1641:1641:1641) (1641:1641:1641))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[22\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (407:407:407))
        (PORT datab (710:710:710) (710:710:710))
        (PORT datac (5301:5301:5301) (5301:5301:5301))
        (PORT datad (694:694:694) (694:694:694))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[22\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5390:5390:5390) (5390:5390:5390))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1602:1602:1602) (1602:1602:1602))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[22\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (5563:5563:5563) (5563:5563:5563))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[22\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5652:5652:5652) (5652:5652:5652))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (2233:2233:2233) (2233:2233:2233))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[22\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1086:1086:1086))
        (PORT datab (920:920:920) (920:920:920))
        (PORT datac (968:968:968) (968:968:968))
        (PORT datad (1060:1060:1060) (1060:1060:1060))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[22\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1963:1963:1963) (1963:1963:1963))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|LADout\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1149:1149:1149))
        (PORT datab (2271:2271:2271) (2271:2271:2271))
        (PORT datac (422:422:422) (422:422:422))
        (PORT datad (404:404:404) (404:404:404))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|LADout\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1897:1897:1897) (1897:1897:1897))
        (PORT datac (511:511:511) (511:511:511))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sload (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sload (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2126:2126:2126) (2126:2126:2126))
        (PORT datab (1645:1645:1645) (1645:1645:1645))
        (PORT datac (997:997:997) (997:997:997))
        (PORT datad (615:615:615) (615:615:615))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1086:1086:1086) (1086:1086:1086))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1766:1766:1766) (1766:1766:1766))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (548:548:548))
        (PORT datab (634:634:634) (634:634:634))
        (PORT datac (657:657:657) (657:657:657))
        (PORT datad (1128:1128:1128) (1128:1128:1128))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (746:746:746) (746:746:746))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1834:1834:1834) (1834:1834:1834))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[23\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (4518:4518:4518) (4518:4518:4518))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[23\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4607:4607:4607) (4607:4607:4607))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (1813:1813:1813) (1813:1813:1813))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[23\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1280:1280:1280))
        (PORT datab (714:714:714) (714:714:714))
        (PORT datac (4540:4540:4540) (4540:4540:4540))
        (PORT datad (690:690:690) (690:690:690))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[23\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4629:4629:4629) (4629:4629:4629))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1602:1602:1602) (1602:1602:1602))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[23\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (4519:4519:4519) (4519:4519:4519))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[23\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4608:4608:4608) (4608:4608:4608))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (2233:2233:2233) (2233:2233:2233))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[23\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1089:1089:1089))
        (PORT datab (925:925:925) (925:925:925))
        (PORT datac (971:971:971) (971:971:971))
        (PORT datad (1059:1059:1059) (1059:1059:1059))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[23\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1963:1963:1963) (1963:1963:1963))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|LADout\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1210:1210:1210))
        (PORT datab (392:392:392) (392:392:392))
        (PORT datac (418:418:418) (418:418:418))
        (PORT datad (1149:1149:1149) (1149:1149:1149))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|LADout\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1897:1897:1897) (1897:1897:1897))
        (PORT datac (507:507:507) (507:507:507))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sload (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sload (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[24\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (5335:5335:5335) (5335:5335:5335))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[24\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5424:5424:5424) (5424:5424:5424))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (2076:2076:2076) (2076:2076:2076))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[24\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1499:1499:1499) (1499:1499:1499))
        (PORT datab (1476:1476:1476) (1476:1476:1476))
        (PORT datac (5336:5336:5336) (5336:5336:5336))
        (PORT datad (404:404:404) (404:404:404))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[24\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5425:5425:5425) (5425:5425:5425))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (2232:2232:2232) (2232:2232:2232))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[24\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (4748:4748:4748) (4748:4748:4748))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[24\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4837:4837:4837) (4837:4837:4837))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[24\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1092:1092:1092) (1092:1092:1092))
        (PORT datab (1045:1045:1045) (1045:1045:1045))
        (PORT datac (941:941:941) (941:941:941))
        (PORT datad (1264:1264:1264) (1264:1264:1264))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[24\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1963:1963:1963) (1963:1963:1963))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|DTL\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (4749:4749:4749) (4749:4749:4749))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|DTL\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4838:4838:4838) (4838:4838:4838))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1982:1982:1982) (1982:1982:1982))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1374:1374:1374) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1463:1463:1463) (1463:1463:1463))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (PORT ena (1842:1842:1842) (1842:1842:1842))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (557:557:557) (557:557:557))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (646:646:646) (646:646:646))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1766:1766:1766) (1766:1766:1766))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2125:2125:2125) (2125:2125:2125))
        (PORT datab (1647:1647:1647) (1647:1647:1647))
        (PORT datac (1332:1332:1332) (1332:1332:1332))
        (PORT datad (399:399:399) (399:399:399))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1421:1421:1421) (1421:1421:1421))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1732:1732:1732) (1732:1732:1732))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1363:1363:1363))
        (PORT datab (1224:1224:1224) (1224:1224:1224))
        (PORT datac (1004:1004:1004) (1004:1004:1004))
        (PORT datad (538:538:538) (538:538:538))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1093:1093:1093) (1093:1093:1093))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (2537:2537:2537) (2537:2537:2537))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|LADout\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1149:1149:1149))
        (PORT datab (392:392:392) (392:392:392))
        (PORT datac (420:420:420) (420:420:420))
        (PORT datad (994:994:994) (994:994:994))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|LADout\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1897:1897:1897) (1897:1897:1897))
        (PORT datac (509:509:509) (509:509:509))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sload (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sload (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[25\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (6881:6881:6881) (6881:6881:6881))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[25\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6970:6970:6970) (6970:6970:6970))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (2076:2076:2076) (2076:2076:2076))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[25\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1501:1501:1501) (1501:1501:1501))
        (PORT datab (1471:1471:1471) (1471:1471:1471))
        (PORT datac (6880:6880:6880) (6880:6880:6880))
        (PORT datad (403:403:403) (403:403:403))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[25\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6969:6969:6969) (6969:6969:6969))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (2232:2232:2232) (2232:2232:2232))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[25\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (6504:6504:6504) (6504:6504:6504))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[25\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[25\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (939:939:939) (939:939:939))
        (PORT datab (1047:1047:1047) (1047:1047:1047))
        (PORT datac (1224:1224:1224) (1224:1224:1224))
        (PORT datad (1090:1090:1090) (1090:1090:1090))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[25\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1963:1963:1963) (1963:1963:1963))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|DTL\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (6503:6503:6503) (6503:6503:6503))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|DTL\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1982:1982:1982) (1982:1982:1982))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (569:569:569) (569:569:569))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (658:658:658) (658:658:658))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1766:1766:1766) (1766:1766:1766))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2123:2123:2123) (2123:2123:2123))
        (PORT datab (1645:1645:1645) (1645:1645:1645))
        (PORT datac (1263:1263:1263) (1263:1263:1263))
        (PORT datad (398:398:398) (398:398:398))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1352:1352:1352) (1352:1352:1352))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1732:1732:1732) (1732:1732:1732))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1070:1070:1070) (1070:1070:1070))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1159:1159:1159) (1159:1159:1159))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1998:1998:1998) (1998:1998:1998))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1356:1356:1356) (1356:1356:1356))
        (PORT datab (526:526:526) (526:526:526))
        (PORT datac (1068:1068:1068) (1068:1068:1068))
        (PORT datad (403:403:403) (403:403:403))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1157:1157:1157) (1157:1157:1157))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (2537:2537:2537) (2537:2537:2537))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|LADout\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1149:1149:1149))
        (PORT datab (395:395:395) (395:395:395))
        (PORT datac (418:418:418) (418:418:418))
        (PORT datad (984:984:984) (984:984:984))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|LADout\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1897:1897:1897) (1897:1897:1897))
        (PORT datac (507:507:507) (507:507:507))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sload (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sload (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|DTL\[10\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (6426:6426:6426) (6426:6426:6426))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|DTL\[10\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5748:5748:5748) (5748:5748:5748))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (1807:1807:1807) (1807:1807:1807))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[10\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (414:414:414) (414:414:414))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[10\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (503:503:503) (503:503:503))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (1813:1813:1813) (1813:1813:1813))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[10\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (957:957:957) (957:957:957))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[10\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1046:1046:1046) (1046:1046:1046))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (2007:2007:2007) (2007:2007:2007))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[10\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2125:2125:2125) (2125:2125:2125))
        (PORT datab (1646:1646:1646) (1646:1646:1646))
        (PORT datac (983:983:983) (983:983:983))
        (PORT datad (970:970:970) (970:970:970))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[10\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1072:1072:1072) (1072:1072:1072))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1732:1732:1732) (1732:1732:1732))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[10\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1355:1355:1355) (1355:1355:1355))
        (PORT datab (919:919:919) (919:919:919))
        (PORT datac (996:996:996) (996:996:996))
        (PORT datad (543:543:543) (543:543:543))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[10\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1085:1085:1085) (1085:1085:1085))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (2537:2537:2537) (2537:2537:2537))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[26\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (6424:6424:6424) (6424:6424:6424))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[26\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (1813:1813:1813) (1813:1813:1813))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[26\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1274:1274:1274))
        (PORT datab (1478:1478:1478) (1478:1478:1478))
        (PORT datac (5868:5868:5868) (5868:5868:5868))
        (PORT datad (1506:1506:1506) (1506:1506:1506))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[26\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5957:5957:5957) (5957:5957:5957))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (2232:2232:2232) (2232:2232:2232))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[26\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (5992:5992:5992) (5992:5992:5992))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[26\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6081:6081:6081) (6081:6081:6081))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (2233:2233:2233) (2233:2233:2233))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[26\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (536:536:536))
        (PORT datab (995:995:995) (995:995:995))
        (PORT datac (1298:1298:1298) (1298:1298:1298))
        (PORT datad (1344:1344:1344) (1344:1344:1344))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[26\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1674:1674:1674) (1674:1674:1674))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|LADout\[10\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1197:1197:1197) (1197:1197:1197))
        (PORT datab (1411:1411:1411) (1411:1411:1411))
        (PORT datac (420:420:420) (420:420:420))
        (PORT datad (403:403:403) (403:403:403))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|LADout\[10\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2512:2512:2512) (2512:2512:2512))
        (PORT datac (509:509:509) (509:509:509))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sload (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sload (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|DTL\[11\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (5568:5568:5568) (5568:5568:5568))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|DTL\[11\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1982:1982:1982) (1982:1982:1982))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[11\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1026:1026:1026) (1026:1026:1026))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[11\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1115:1115:1115) (1115:1115:1115))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1998:1998:1998) (1998:1998:1998))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[11\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (950:950:950) (950:950:950))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[11\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1039:1039:1039) (1039:1039:1039))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (2002:2002:2002) (2002:2002:2002))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[11\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2394:2394:2394) (2394:2394:2394))
        (PORT datab (1256:1256:1256) (1256:1256:1256))
        (PORT datac (943:943:943) (943:943:943))
        (PORT datad (401:401:401) (401:401:401))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[11\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1032:1032:1032) (1032:1032:1032))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1997:1997:1997) (1997:1997:1997))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[11\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1360:1360:1360))
        (PORT datab (382:382:382) (382:382:382))
        (PORT datac (1025:1025:1025) (1025:1025:1025))
        (PORT datad (934:934:934) (934:934:934))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[11\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1114:1114:1114) (1114:1114:1114))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (2537:2537:2537) (2537:2537:2537))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[27\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (5850:5850:5850) (5850:5850:5850))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[27\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5939:5939:5939) (5939:5939:5939))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (2076:2076:2076) (2076:2076:2076))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[27\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1498:1498:1498) (1498:1498:1498))
        (PORT datab (1477:1477:1477) (1477:1477:1477))
        (PORT datac (5851:5851:5851) (5851:5851:5851))
        (PORT datad (404:404:404) (404:404:404))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[27\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5940:5940:5940) (5940:5940:5940))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (2232:2232:2232) (2232:2232:2232))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[27\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (5566:5566:5566) (5566:5566:5566))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[27\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[27\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (546:546:546))
        (PORT datab (994:994:994) (994:994:994))
        (PORT datac (973:973:973) (973:973:973))
        (PORT datad (1343:1343:1343) (1343:1343:1343))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[27\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1674:1674:1674) (1674:1674:1674))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|LADout\[11\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (950:950:950))
        (PORT datab (1416:1416:1416) (1416:1416:1416))
        (PORT datac (418:418:418) (418:418:418))
        (PORT datad (404:404:404) (404:404:404))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|LADout\[11\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2512:2512:2512) (2512:2512:2512))
        (PORT datac (507:507:507) (507:507:507))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sload (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sload (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|DTL\[12\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (4527:4527:4527) (4527:4527:4527))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|DTL\[12\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4616:4616:4616) (4616:4616:4616))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1982:1982:1982) (1982:1982:1982))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[12\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (973:973:973) (973:973:973))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[12\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1998:1998:1998) (1998:1998:1998))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[12\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (953:953:953) (953:953:953))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[12\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1042:1042:1042) (1042:1042:1042))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (2002:2002:2002) (2002:2002:2002))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[12\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2390:2390:2390) (2390:2390:2390))
        (PORT datab (1253:1253:1253) (1253:1253:1253))
        (PORT datac (598:598:598) (598:598:598))
        (PORT datad (406:406:406) (406:406:406))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[12\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (687:687:687) (687:687:687))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1997:1997:1997) (1997:1997:1997))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[12\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1297:1297:1297))
        (PORT datab (965:965:965) (965:965:965))
        (PORT datac (981:981:981) (981:981:981))
        (PORT datad (948:948:948) (948:948:948))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[12\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1070:1070:1070) (1070:1070:1070))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1948:1948:1948) (1948:1948:1948))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[28\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (4525:4525:4525) (4525:4525:4525))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[28\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4614:4614:4614) (4614:4614:4614))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[28\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (4288:4288:4288) (4288:4288:4288))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[28\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4377:4377:4377) (4377:4377:4377))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1641:1641:1641) (1641:1641:1641))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[28\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (406:406:406))
        (PORT datab (712:712:712) (712:712:712))
        (PORT datac (4287:4287:4287) (4287:4287:4287))
        (PORT datad (692:692:692) (692:692:692))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[28\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4376:4376:4376) (4376:4376:4376))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1602:1602:1602) (1602:1602:1602))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[28\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (992:992:992))
        (PORT datab (958:958:958) (958:958:958))
        (PORT datac (1024:1024:1024) (1024:1024:1024))
        (PORT datad (1345:1345:1345) (1345:1345:1345))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[28\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1674:1674:1674) (1674:1674:1674))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|LADout\[12\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (943:943:943))
        (PORT datab (1406:1406:1406) (1406:1406:1406))
        (PORT datac (418:418:418) (418:418:418))
        (PORT datad (403:403:403) (403:403:403))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|LADout\[12\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2512:2512:2512) (2512:2512:2512))
        (PORT datac (507:507:507) (507:507:507))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sload (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sload (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|DTL\[13\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (6321:6321:6321) (6321:6321:6321))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|DTL\[13\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6410:6410:6410) (6410:6410:6410))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1982:1982:1982) (1982:1982:1982))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[13\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (994:994:994) (994:994:994))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[13\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1083:1083:1083) (1083:1083:1083))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1998:1998:1998) (1998:1998:1998))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[13\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1199:1199:1199) (1199:1199:1199))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[13\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1288:1288:1288) (1288:1288:1288))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (2002:2002:2002) (2002:2002:2002))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[13\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2391:2391:2391) (2391:2391:2391))
        (PORT datab (1253:1253:1253) (1253:1253:1253))
        (PORT datac (604:604:604) (604:604:604))
        (PORT datad (403:403:403) (403:403:403))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[13\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (693:693:693) (693:693:693))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1997:1997:1997) (1997:1997:1997))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[13\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1363:1363:1363))
        (PORT datab (389:389:389) (389:389:389))
        (PORT datac (994:994:994) (994:994:994))
        (PORT datad (933:933:933) (933:933:933))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[13\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1083:1083:1083) (1083:1083:1083))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (2537:2537:2537) (2537:2537:2537))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[29\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (6895:6895:6895) (6895:6895:6895))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[29\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6984:6984:6984) (6984:6984:6984))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (2076:2076:2076) (2076:2076:2076))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[29\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (403:403:403))
        (PORT datab (1469:1469:1469) (1469:1469:1469))
        (PORT datac (6894:6894:6894) (6894:6894:6894))
        (PORT datad (1510:1510:1510) (1510:1510:1510))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[29\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6983:6983:6983) (6983:6983:6983))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (2232:2232:2232) (2232:2232:2232))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[29\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (6319:6319:6319) (6319:6319:6319))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[29\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6408:6408:6408) (6408:6408:6408))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[29\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (547:547:547))
        (PORT datab (1331:1331:1331) (1331:1331:1331))
        (PORT datac (1017:1017:1017) (1017:1017:1017))
        (PORT datad (970:970:970) (970:970:970))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[29\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1674:1674:1674) (1674:1674:1674))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|LADout\[13\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (949:949:949))
        (PORT datab (1404:1404:1404) (1404:1404:1404))
        (PORT datac (420:420:420) (420:420:420))
        (PORT datad (402:402:402) (402:402:402))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|LADout\[13\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2512:2512:2512) (2512:2512:2512))
        (PORT datac (509:509:509) (509:509:509))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sload (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sload (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[30\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (4747:4747:4747) (4747:4747:4747))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[30\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (2233:2233:2233) (2233:2233:2233))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[30\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (4746:4746:4746) (4746:4746:4746))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[30\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (PORT ena (1813:1813:1813) (1813:1813:1813))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[30\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1267:1267:1267))
        (PORT datab (1475:1475:1475) (1475:1475:1475))
        (PORT datac (5020:5020:5020) (5020:5020:5020))
        (PORT datad (1505:1505:1505) (1505:1505:1505))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[30\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5109:5109:5109) (5109:5109:5109))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (2232:2232:2232) (2232:2232:2232))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[30\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (980:980:980))
        (PORT datab (964:964:964) (964:964:964))
        (PORT datac (1267:1267:1267) (1267:1267:1267))
        (PORT datad (918:918:918) (918:918:918))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[30\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5676:5676:5676) (5676:5676:5676))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1926:1926:1926) (1926:1926:1926))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|DTL\[14\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (5305:5305:5305) (5305:5305:5305))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|DTL\[14\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[14\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (955:955:955) (955:955:955))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[14\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1044:1044:1044) (1044:1044:1044))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (2002:2002:2002) (2002:2002:2002))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[14\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2397:2397:2397) (2397:2397:2397))
        (PORT datab (1255:1255:1255) (1255:1255:1255))
        (PORT datac (1252:1252:1252) (1252:1252:1252))
        (PORT datad (404:404:404) (404:404:404))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[14\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1341:1341:1341) (1341:1341:1341))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1997:1997:1997) (1997:1997:1997))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[14\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (414:414:414) (414:414:414))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[14\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (503:503:503) (503:503:503))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1923:1923:1923) (1923:1923:1923))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[14\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1296:1296:1296))
        (PORT datab (908:908:908) (908:908:908))
        (PORT datac (908:908:908) (908:908:908))
        (PORT datad (892:892:892) (892:892:892))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[14\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (997:997:997) (997:997:997))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1948:1948:1948) (1948:1948:1948))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|LADout\[14\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (596:596:596))
        (PORT datab (383:383:383) (383:383:383))
        (PORT datac (412:412:412) (412:412:412))
        (PORT datad (950:950:950) (950:950:950))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|LADout\[14\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1979:1979:1979) (1979:1979:1979))
        (PORT datac (501:501:501) (501:501:501))
        (PORT aclr (5676:5676:5676) (5676:5676:5676))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sload (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sload (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|DTL\[15\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (6030:6030:6030) (6030:6030:6030))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|DTL\[15\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6119:6119:6119) (6119:6119:6119))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[15\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (319:319:319) (319:319:319))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[15\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (2007:2007:2007) (2007:2007:2007))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[15\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2396:2396:2396) (2396:2396:2396))
        (PORT datab (1255:1255:1255) (1255:1255:1255))
        (PORT datac (1482:1482:1482) (1482:1482:1482))
        (PORT datad (951:951:951) (951:951:951))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[15\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1571:1571:1571) (1571:1571:1571))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1997:1997:1997) (1997:1997:1997))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[15\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (414:414:414) (414:414:414))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[15\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (503:503:503) (503:503:503))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1923:1923:1923) (1923:1923:1923))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[15\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1298:1298:1298))
        (PORT datab (927:927:927) (927:927:927))
        (PORT datac (914:914:914) (914:914:914))
        (PORT datad (565:565:565) (565:565:565))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[15\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1003:1003:1003) (1003:1003:1003))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1948:1948:1948) (1948:1948:1948))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[31\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (6030:6030:6030) (6030:6030:6030))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT1_MASK\[31\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6119:6119:6119) (6119:6119:6119))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1923:1923:1923) (1923:1923:1923))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[31\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (608:608:608))
        (PORT datab (1323:1323:1323) (1323:1323:1323))
        (PORT datac (6297:6297:6297) (6297:6297:6297))
        (PORT datad (1413:1413:1413) (1413:1413:1413))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datad combout (88:88:88) (88:88:88))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_DL1T_DL3T_P\[31\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6386:6386:6386) (6386:6386:6386))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1948:1948:1948) (1948:1948:1948))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[31\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (5983:5983:5983) (5983:5983:5983))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|REG_TESTOUT2_MASK\[31\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (6072:6072:6072) (6072:6072:6072))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1953:1953:1953) (1953:1953:1953))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|rreg\[31\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (939:939:939) (939:939:939))
        (PORT datab (1336:1336:1336) (1336:1336:1336))
        (PORT datac (1024:1024:1024) (1024:1024:1024))
        (PORT datad (565:565:565) (565:565:565))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datac regin (368:368:368) (368:368:368))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|rreg\[31\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (PORT ena (1674:1674:1674) (1674:1674:1674))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP ena (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD ena (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|LADout\[15\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (949:949:949))
        (PORT datab (1417:1417:1417) (1417:1417:1417))
        (PORT datac (419:419:419) (419:419:419))
        (PORT datad (402:402:402) (402:402:402))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datad regin (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|LADout\[15\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2512:2512:2512) (2512:2512:2512))
        (PORT datac (508:508:508) (508:508:508))
        (PORT aclr (5673:5673:5673) (5673:5673:5673))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (29:29:29))
      (SETUP datain (posedge clk) (29:29:29))
      (SETUP sload (posedge clk) (29:29:29))
      (HOLD datac (posedge clk) (12:12:12))
      (HOLD datain (posedge clk) (12:12:12))
      (HOLD sload (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|Selector33\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4233:4233:4233) (4233:4233:4233))
        (PORT datab (474:474:474) (474:474:474))
        (PORT datac (6020:6020:6020) (6020:6020:6020))
        (PORT datad (353:353:353) (353:353:353))
        (IOPATH dataa combout (454:454:454) (454:454:454))
        (IOPATH datab combout (340:340:340) (340:340:340))
        (IOPATH datac combout (225:225:225) (225:225:225))
        (IOPATH datad combout (88:88:88) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\VME_LB_INT\|SUB_nREADY\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (325:325:325))
        (PORT datab (442:442:442) (442:442:442))
        (PORT datad (1046:1046:1046) (1046:1046:1046))
        (IOPATH dataa regin (568:568:568) (568:568:568))
        (IOPATH datab regin (467:467:467) (467:467:467))
        (IOPATH datad regin (238:238:238) (238:238:238))
        (IOPATH qfbkin regin (472:472:472) (472:472:472))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\VME_LB_INT\|SUB_nREADY\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aload (5431:5431:5431) (5431:5431:5431))
        (PORT datac (285:285:285) (285:285:285))
        (PORT aclr (691:691:691) (691:691:691))
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (IOPATH (posedge clk) regout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
        (IOPATH (posedge aload) regout (736:736:736) (736:736:736))
        (IOPATH (posedge clk) qfbkout (173:173:173) (173:173:173))
        (IOPATH (posedge aclr) qfbkout (218:218:218) (218:218:218))
        (IOPATH (posedge aload) qfbkout (736:736:736) (736:736:736))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (29:29:29))
      (HOLD datain (posedge clk) (12:12:12))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4458:4458:4458) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[8\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4458:4458:4458) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[9\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4458:4458:4458) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[10\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4458:4458:4458) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[11\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4458:4458:4458) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[14\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4458:4458:4458) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[15\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4458:4458:4458) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[19\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[20\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[21\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4458:4458:4458) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[22\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4458:4458:4458) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[23\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4458:4458:4458) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[24\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4458:4458:4458) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[25\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4458:4458:4458) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[26\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4458:4458:4458) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[27\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[30\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[31\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\DDLY\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\DDLY\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\DDLY\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\DDLY\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\DDLY\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\DDLY\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\DDLY\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\DDLY\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[12\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4458:4458:4458) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[13\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3173:3173:3173) (3173:3173:3173))
        (PORT oe (4170:4170:4170) (4170:4170:4170))
        (IOPATH datain padio (4458:4458:4458) (4458:4458:4458))
        (IOPATH (posedge oe) padio (250:250:250) (250:250:250))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[16\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[17\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4458:4458:4458) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[28\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4458:4458:4458) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\E\[29\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2144:2144:2144) (2144:2144:2144))
        (PORT oe (4174:4174:4174) (4174:4174:4174))
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
        (IOPATH (posedge oe) padio (250:250:250) (250:250:250))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1907:1907:1907) (1907:1907:1907))
        (PORT oe (4174:4174:4174) (4174:4174:4174))
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
        (IOPATH (posedge oe) padio (250:250:250) (250:250:250))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1318:1318:1318) (1318:1318:1318))
        (PORT oe (4174:4174:4174) (4174:4174:4174))
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
        (IOPATH (posedge oe) padio (250:250:250) (250:250:250))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4458:4458:4458) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4458:4458:4458) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4458:4458:4458) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4458:4458:4458) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[8\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4458:4458:4458) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[9\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4458:4458:4458) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[10\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4458:4458:4458) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[11\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4458:4458:4458) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[12\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3478:3478:3478) (3478:3478:3478))
        (PORT oe (4170:4170:4170) (4170:4170:4170))
        (IOPATH datain padio (4458:4458:4458) (4458:4458:4458))
        (IOPATH (posedge oe) padio (250:250:250) (250:250:250))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[13\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4458:4458:4458) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[14\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4458:4458:4458) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[15\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4458:4458:4458) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[16\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2702:2702:2702) (2702:2702:2702))
        (PORT oe (4174:4174:4174) (4174:4174:4174))
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
        (IOPATH (posedge oe) padio (250:250:250) (250:250:250))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[17\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[18\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[19\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[20\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[21\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[22\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[23\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[24\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[25\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[26\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[27\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[28\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2075:2075:2075) (2075:2075:2075))
        (PORT oe (4174:4174:4174) (4174:4174:4174))
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
        (IOPATH (posedge oe) padio (250:250:250) (250:250:250))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[29\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1639:1639:1639) (1639:1639:1639))
        (PORT oe (4174:4174:4174) (4174:4174:4174))
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
        (IOPATH (posedge oe) padio (250:250:250) (250:250:250))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[30\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\F\[31\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (4446:4446:4446) (4446:4446:4446))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[8\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[9\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[10\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[11\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[12\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[13\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[14\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[15\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[16\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[17\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[18\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[19\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[20\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[21\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[22\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[23\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[24\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[25\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[26\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[27\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[28\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[29\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[30\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\C\[31\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\GOUT\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\GOUT\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\nOED\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\nOEE\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\nOEF\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\nOEG\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\SELD\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\SELE\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\SELF\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\SELG\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\nSTART\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\nSTART\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\START\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\START\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\WR_DLY0\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\WR_DLY1\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\DIRDDLY\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\nOEDDLY0\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\nOEDDLY1\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\nLEDG\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2627:2627:2627) (2627:2627:2627))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\nLEDR\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2627:2627:2627) (2627:2627:2627))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\nREADY\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2680:2680:2680) (2680:2680:2680))
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\nINT\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
)
