Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Dec  9 18:11:00 2023
| Host         : LAPTOP-29JSQ2PH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sccomp_control_sets_placed.rpt
| Design       : sccomp
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           16 |
| No           | No                    | Yes                    |              86 |           25 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             800 |          370 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+--------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal    |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+--------------------------+------------------+------------------+----------------+--------------+
|  u_seg7x16/seg7_clk |                          | U_RF/rstn        |                1 |              3 |         3.00 |
|  Clk_CPU_BUFG       | sel                      | U_RF/rstn        |                8 |             32 |         4.00 |
|  n_0_3061_BUFG      |                          |                  |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG      |                          | U_RF/rstn        |               24 |             83 |         3.46 |
|  clk_IBUF_BUFG      | U_DM/dmem[31][7]_i_1_n_1 | U_RF/rstn        |              162 |            256 |         1.58 |
|  Clk_CPU_BUFG       | U_RF/rf[31][31]_i_1_n_1  | U_RF/rstn        |              200 |            512 |         2.56 |
+---------------------+--------------------------+------------------+------------------+----------------+--------------+


