   1              	 .cpu cortex-m0
   2              	 .fpu softvfp
   3              	 .eabi_attribute 20,1
   4              	 .eabi_attribute 21,1
   5              	 .eabi_attribute 23,3
   6              	 .eabi_attribute 24,1
   7              	 .eabi_attribute 25,1
   8              	 .eabi_attribute 26,1
   9              	 .eabi_attribute 30,6
  10              	 .eabi_attribute 34,0
  11              	 .eabi_attribute 18,4
  12              	 .code 16
  13              	 .file "cpu_c.c"
  14              	 .text
  15              	.Ltext0:
  16              	 .cfi_sections .debug_frame
  17              	 .section .text.CPU_BitBandClr,"ax",%progbits
  18              	 .align 2
  19              	 .global CPU_BitBandClr
  20              	 .code 16
  21              	 .thumb_func
  23              	CPU_BitBandClr:
  24              	.LFB0:
  25              	 .file 1 "../Dave/Generated/UCPROBE/cpu_c.c"
   1:../Dave/Generated/UCPROBE/cpu_c.c **** /*
   2:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
   3:../Dave/Generated/UCPROBE/cpu_c.c **** *                                                uC/CPU
   4:../Dave/Generated/UCPROBE/cpu_c.c **** *                                    CPU CONFIGURATION & PORT LAYER
   5:../Dave/Generated/UCPROBE/cpu_c.c **** *
   6:../Dave/Generated/UCPROBE/cpu_c.c **** *                          (c) Copyright 2004-2015; Micrium, Inc.; Weston, FL
   7:../Dave/Generated/UCPROBE/cpu_c.c **** *
   8:../Dave/Generated/UCPROBE/cpu_c.c **** *               All rights reserved.  Protected by international copyright laws.
   9:../Dave/Generated/UCPROBE/cpu_c.c **** *
  10:../Dave/Generated/UCPROBE/cpu_c.c **** *               uC/CPU is provided in source form to registered licensees ONLY.  It is
  11:../Dave/Generated/UCPROBE/cpu_c.c **** *               illegal to distribute this source code to any third party unless you receive
  12:../Dave/Generated/UCPROBE/cpu_c.c **** *               written permission by an authorized Micrium representative.  Knowledge of
  13:../Dave/Generated/UCPROBE/cpu_c.c **** *               the source code may NOT be used to develop a similar product.
  14:../Dave/Generated/UCPROBE/cpu_c.c **** *
  15:../Dave/Generated/UCPROBE/cpu_c.c **** *               Please help us continue to provide the Embedded community with the finest
  16:../Dave/Generated/UCPROBE/cpu_c.c **** *               software available.  Your honesty is greatly appreciated.
  17:../Dave/Generated/UCPROBE/cpu_c.c **** *
  18:../Dave/Generated/UCPROBE/cpu_c.c **** *               You can find our product's user manual, API reference, release notes and
  19:../Dave/Generated/UCPROBE/cpu_c.c **** *               more information at https://doc.micrium.com.
  20:../Dave/Generated/UCPROBE/cpu_c.c **** *               You can contact us at www.micrium.com.
  21:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  22:../Dave/Generated/UCPROBE/cpu_c.c **** */
  23:../Dave/Generated/UCPROBE/cpu_c.c **** 
  24:../Dave/Generated/UCPROBE/cpu_c.c **** /*
  25:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  26:../Dave/Generated/UCPROBE/cpu_c.c **** *
  27:../Dave/Generated/UCPROBE/cpu_c.c **** *                                            CPU PORT FILE
  28:../Dave/Generated/UCPROBE/cpu_c.c **** *
  29:../Dave/Generated/UCPROBE/cpu_c.c **** *                                            ARM-Cortex-M0
  30:../Dave/Generated/UCPROBE/cpu_c.c **** *                                            GNU C Compiler
  31:../Dave/Generated/UCPROBE/cpu_c.c **** *
  32:../Dave/Generated/UCPROBE/cpu_c.c **** * Filename      : cpu_c.c
  33:../Dave/Generated/UCPROBE/cpu_c.c **** * Version       : V1.30.02.00
  34:../Dave/Generated/UCPROBE/cpu_c.c **** * Programmer(s) : JJL
  35:../Dave/Generated/UCPROBE/cpu_c.c **** *                 BAN
  36:../Dave/Generated/UCPROBE/cpu_c.c **** *                 MD
  37:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  38:../Dave/Generated/UCPROBE/cpu_c.c **** */
  39:../Dave/Generated/UCPROBE/cpu_c.c **** 
  40:../Dave/Generated/UCPROBE/cpu_c.c **** 
  41:../Dave/Generated/UCPROBE/cpu_c.c **** /*
  42:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  43:../Dave/Generated/UCPROBE/cpu_c.c **** *                                            INCLUDE FILES
  44:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  45:../Dave/Generated/UCPROBE/cpu_c.c **** */
  46:../Dave/Generated/UCPROBE/cpu_c.c **** 
  47:../Dave/Generated/UCPROBE/cpu_c.c **** #include  "cpu.h"
  48:../Dave/Generated/UCPROBE/cpu_c.c **** #include  "cpu_core.h"
  49:../Dave/Generated/UCPROBE/cpu_c.c **** 
  50:../Dave/Generated/UCPROBE/cpu_c.c **** #include  "lib_def.h"
  51:../Dave/Generated/UCPROBE/cpu_c.c **** 
  52:../Dave/Generated/UCPROBE/cpu_c.c **** #ifdef __cplusplus
  53:../Dave/Generated/UCPROBE/cpu_c.c **** extern  "C" {
  54:../Dave/Generated/UCPROBE/cpu_c.c **** #endif
  55:../Dave/Generated/UCPROBE/cpu_c.c **** 
  56:../Dave/Generated/UCPROBE/cpu_c.c **** 
  57:../Dave/Generated/UCPROBE/cpu_c.c **** /*
  58:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  59:../Dave/Generated/UCPROBE/cpu_c.c **** *                                            LOCAL DEFINES
  60:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  61:../Dave/Generated/UCPROBE/cpu_c.c **** */
  62:../Dave/Generated/UCPROBE/cpu_c.c **** 
  63:../Dave/Generated/UCPROBE/cpu_c.c **** #define  CPU_INT_SRC_POS_MAX                  ((((CPU_REG_NVIC_NVIC + 1) & 0x1F) * 32) + 16)
  64:../Dave/Generated/UCPROBE/cpu_c.c **** 
  65:../Dave/Generated/UCPROBE/cpu_c.c **** #define  CPU_BIT_BAND_SRAM_REG_LO                 0x20000000
  66:../Dave/Generated/UCPROBE/cpu_c.c **** #define  CPU_BIT_BAND_SRAM_REG_HI                 0x200FFFFF
  67:../Dave/Generated/UCPROBE/cpu_c.c **** #define  CPU_BIT_BAND_SRAM_BASE                   0x22000000
  68:../Dave/Generated/UCPROBE/cpu_c.c **** 
  69:../Dave/Generated/UCPROBE/cpu_c.c **** 
  70:../Dave/Generated/UCPROBE/cpu_c.c **** #define  CPU_BIT_BAND_PERIPH_REG_LO               0x40000000
  71:../Dave/Generated/UCPROBE/cpu_c.c **** #define  CPU_BIT_BAND_PERIPH_REG_HI               0x400FFFFF
  72:../Dave/Generated/UCPROBE/cpu_c.c **** #define  CPU_BIT_BAND_PERIPH_BASE                 0x42000000
  73:../Dave/Generated/UCPROBE/cpu_c.c **** 
  74:../Dave/Generated/UCPROBE/cpu_c.c **** 
  75:../Dave/Generated/UCPROBE/cpu_c.c **** /*
  76:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  77:../Dave/Generated/UCPROBE/cpu_c.c **** *                                           LOCAL CONSTANTS
  78:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  79:../Dave/Generated/UCPROBE/cpu_c.c **** */
  80:../Dave/Generated/UCPROBE/cpu_c.c **** 
  81:../Dave/Generated/UCPROBE/cpu_c.c **** 
  82:../Dave/Generated/UCPROBE/cpu_c.c **** /*
  83:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  84:../Dave/Generated/UCPROBE/cpu_c.c **** *                                          LOCAL DATA TYPES
  85:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  86:../Dave/Generated/UCPROBE/cpu_c.c **** */
  87:../Dave/Generated/UCPROBE/cpu_c.c **** 
  88:../Dave/Generated/UCPROBE/cpu_c.c **** 
  89:../Dave/Generated/UCPROBE/cpu_c.c **** /*
  90:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  91:../Dave/Generated/UCPROBE/cpu_c.c **** *                                            LOCAL TABLES
  92:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  93:../Dave/Generated/UCPROBE/cpu_c.c **** */
  94:../Dave/Generated/UCPROBE/cpu_c.c **** 
  95:../Dave/Generated/UCPROBE/cpu_c.c **** 
  96:../Dave/Generated/UCPROBE/cpu_c.c **** /*
  97:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  98:../Dave/Generated/UCPROBE/cpu_c.c **** *                                       LOCAL GLOBAL VARIABLES
  99:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 100:../Dave/Generated/UCPROBE/cpu_c.c **** */
 101:../Dave/Generated/UCPROBE/cpu_c.c **** 
 102:../Dave/Generated/UCPROBE/cpu_c.c **** 
 103:../Dave/Generated/UCPROBE/cpu_c.c **** /*
 104:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 105:../Dave/Generated/UCPROBE/cpu_c.c **** *                                      LOCAL FUNCTION PROTOTYPES
 106:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 107:../Dave/Generated/UCPROBE/cpu_c.c **** */
 108:../Dave/Generated/UCPROBE/cpu_c.c **** 
 109:../Dave/Generated/UCPROBE/cpu_c.c **** 
 110:../Dave/Generated/UCPROBE/cpu_c.c **** /*
 111:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 112:../Dave/Generated/UCPROBE/cpu_c.c **** *                                     LOCAL CONFIGURATION ERRORS
 113:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 114:../Dave/Generated/UCPROBE/cpu_c.c **** */
 115:../Dave/Generated/UCPROBE/cpu_c.c **** 
 116:../Dave/Generated/UCPROBE/cpu_c.c **** 
 117:../Dave/Generated/UCPROBE/cpu_c.c **** /*
 118:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 119:../Dave/Generated/UCPROBE/cpu_c.c **** *                                          CPU_BitBandClr()
 120:../Dave/Generated/UCPROBE/cpu_c.c **** *
 121:../Dave/Generated/UCPROBE/cpu_c.c **** * Description : Clear bit in bit-band region.
 122:../Dave/Generated/UCPROBE/cpu_c.c **** *
 123:../Dave/Generated/UCPROBE/cpu_c.c **** * Argument(s) : addr            Byte address in memory space.
 124:../Dave/Generated/UCPROBE/cpu_c.c **** *
 125:../Dave/Generated/UCPROBE/cpu_c.c **** *               bit_nbr         Bit number in byte.
 126:../Dave/Generated/UCPROBE/cpu_c.c **** *
 127:../Dave/Generated/UCPROBE/cpu_c.c **** * Return(s)   : none.
 128:../Dave/Generated/UCPROBE/cpu_c.c **** *
 129:../Dave/Generated/UCPROBE/cpu_c.c **** * Caller(s)   : Application.
 130:../Dave/Generated/UCPROBE/cpu_c.c **** *
 131:../Dave/Generated/UCPROBE/cpu_c.c **** * Note(s)     : none.
 132:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 133:../Dave/Generated/UCPROBE/cpu_c.c **** */
 134:../Dave/Generated/UCPROBE/cpu_c.c **** 
 135:../Dave/Generated/UCPROBE/cpu_c.c **** void  CPU_BitBandClr (CPU_ADDR    addr,
 136:../Dave/Generated/UCPROBE/cpu_c.c ****                       CPU_INT08U  bit_nbr)
 137:../Dave/Generated/UCPROBE/cpu_c.c **** {
  26              	 .loc 1 137 0
  27              	 .cfi_startproc
  28 0000 80B5     	 push {r7,lr}
  29              	.LCFI0:
  30              	 .cfi_def_cfa_offset 8
  31              	 .cfi_offset 7,-8
  32              	 .cfi_offset 14,-4
  33 0002 84B0     	 sub sp,sp,#16
  34              	.LCFI1:
  35              	 .cfi_def_cfa_offset 24
  36 0004 00AF     	 add r7,sp,#0
  37              	.LCFI2:
  38              	 .cfi_def_cfa_register 7
  39 0006 7860     	 str r0,[r7,#4]
  40 0008 0A1C     	 mov r2,r1
  41 000a FB1C     	 add r3,r7,#3
  42 000c 1A70     	 strb r2,[r3]
 138:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_ADDR  bit_word_off;
 139:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_ADDR  bit_word_addr;
 140:../Dave/Generated/UCPROBE/cpu_c.c **** 
 141:../Dave/Generated/UCPROBE/cpu_c.c **** 
 142:../Dave/Generated/UCPROBE/cpu_c.c ****     if ((addr >= CPU_BIT_BAND_SRAM_REG_LO) &&
  43              	 .loc 1 142 0
  44 000e 7B68     	 ldr r3,[r7,#4]
  45 0010 194A     	 ldr r2,.L4
  46 0012 9342     	 cmp r3,r2
  47 0014 14D9     	 bls .L2
  48              	 .loc 1 142 0 is_stmt 0 discriminator 1
  49 0016 7B68     	 ldr r3,[r7,#4]
  50 0018 184A     	 ldr r2,.L4+4
  51 001a 9342     	 cmp r3,r2
  52 001c 10D8     	 bhi .L2
 143:../Dave/Generated/UCPROBE/cpu_c.c ****         (addr <= CPU_BIT_BAND_SRAM_REG_HI)) {
 144:../Dave/Generated/UCPROBE/cpu_c.c ****         bit_word_off  = ((addr - CPU_BIT_BAND_SRAM_REG_LO  ) * 32) + (bit_nbr * 4);
  53              	 .loc 1 144 0 is_stmt 1
  54 001e 7B68     	 ldr r3,[r7,#4]
  55 0020 5B01     	 lsl r3,r3,#5
  56 0022 FA1C     	 add r2,r7,#3
  57 0024 1278     	 ldrb r2,[r2]
  58 0026 9200     	 lsl r2,r2,#2
  59 0028 9B18     	 add r3,r3,r2
  60 002a FB60     	 str r3,[r7,#12]
 145:../Dave/Generated/UCPROBE/cpu_c.c ****         bit_word_addr = CPU_BIT_BAND_SRAM_BASE   + bit_word_off;
  61              	 .loc 1 145 0
  62 002c FB68     	 ldr r3,[r7,#12]
  63 002e 8822     	 mov r2,#136
  64 0030 9205     	 lsl r2,r2,#22
  65 0032 9446     	 mov ip,r2
  66 0034 6344     	 add r3,r3,ip
  67 0036 BB60     	 str r3,[r7,#8]
 146:../Dave/Generated/UCPROBE/cpu_c.c **** 
 147:../Dave/Generated/UCPROBE/cpu_c.c ****       *(volatile CPU_INT32U *)(bit_word_addr) = 0;
  68              	 .loc 1 147 0
  69 0038 BB68     	 ldr r3,[r7,#8]
  70 003a 0022     	 mov r2,#0
  71 003c 1A60     	 str r2,[r3]
  72 003e 17E0     	 b .L1
  73              	.L2:
 148:../Dave/Generated/UCPROBE/cpu_c.c **** 
 149:../Dave/Generated/UCPROBE/cpu_c.c ****     } else if ((addr >= CPU_BIT_BAND_PERIPH_REG_LO) &&
  74              	 .loc 1 149 0
  75 0040 7B68     	 ldr r3,[r7,#4]
  76 0042 0F4A     	 ldr r2,.L4+8
  77 0044 9342     	 cmp r3,r2
  78 0046 13D9     	 bls .L1
  79              	 .loc 1 149 0 is_stmt 0 discriminator 1
  80 0048 7B68     	 ldr r3,[r7,#4]
  81 004a 0E4A     	 ldr r2,.L4+12
  82 004c 9342     	 cmp r3,r2
  83 004e 0FD8     	 bhi .L1
 150:../Dave/Generated/UCPROBE/cpu_c.c ****                (addr <= CPU_BIT_BAND_PERIPH_REG_HI)) {
 151:../Dave/Generated/UCPROBE/cpu_c.c ****         bit_word_off  = ((addr - CPU_BIT_BAND_PERIPH_REG_LO) * 32) + (bit_nbr * 4);
  84              	 .loc 1 151 0 is_stmt 1
  85 0050 7B68     	 ldr r3,[r7,#4]
  86 0052 5B01     	 lsl r3,r3,#5
  87 0054 FA1C     	 add r2,r7,#3
  88 0056 1278     	 ldrb r2,[r2]
  89 0058 9200     	 lsl r2,r2,#2
  90 005a 9B18     	 add r3,r3,r2
  91 005c FB60     	 str r3,[r7,#12]
 152:../Dave/Generated/UCPROBE/cpu_c.c ****         bit_word_addr = CPU_BIT_BAND_PERIPH_BASE + bit_word_off;
  92              	 .loc 1 152 0
  93 005e FB68     	 ldr r3,[r7,#12]
  94 0060 8422     	 mov r2,#132
  95 0062 D205     	 lsl r2,r2,#23
  96 0064 9446     	 mov ip,r2
  97 0066 6344     	 add r3,r3,ip
  98 0068 BB60     	 str r3,[r7,#8]
 153:../Dave/Generated/UCPROBE/cpu_c.c **** 
 154:../Dave/Generated/UCPROBE/cpu_c.c ****       *(volatile CPU_INT32U *)(bit_word_addr) = 0;
  99              	 .loc 1 154 0
 100 006a BB68     	 ldr r3,[r7,#8]
 101 006c 0022     	 mov r2,#0
 102 006e 1A60     	 str r2,[r3]
 103              	.L1:
 155:../Dave/Generated/UCPROBE/cpu_c.c ****     }
 156:../Dave/Generated/UCPROBE/cpu_c.c **** }
 104              	 .loc 1 156 0
 105 0070 BD46     	 mov sp,r7
 106 0072 04B0     	 add sp,sp,#16
 107              	 
 108 0074 80BD     	 pop {r7,pc}
 109              	.L5:
 110 0076 C046     	 .align 2
 111              	.L4:
 112 0078 FFFFFF1F 	 .word 536870911
 113 007c FFFF0F20 	 .word 537919487
 114 0080 FFFFFF3F 	 .word 1073741823
 115 0084 FFFF0F40 	 .word 1074790399
 116              	 .cfi_endproc
 117              	.LFE0:
 119              	 .section .text.CPU_BitBandSet,"ax",%progbits
 120              	 .align 2
 121              	 .global CPU_BitBandSet
 122              	 .code 16
 123              	 .thumb_func
 125              	CPU_BitBandSet:
 126              	.LFB1:
 157:../Dave/Generated/UCPROBE/cpu_c.c **** 
 158:../Dave/Generated/UCPROBE/cpu_c.c **** 
 159:../Dave/Generated/UCPROBE/cpu_c.c **** /*
 160:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 161:../Dave/Generated/UCPROBE/cpu_c.c **** *                                          CPU_BitBandSet()
 162:../Dave/Generated/UCPROBE/cpu_c.c **** *
 163:../Dave/Generated/UCPROBE/cpu_c.c **** * Description : Set bit in bit-band region.
 164:../Dave/Generated/UCPROBE/cpu_c.c **** *
 165:../Dave/Generated/UCPROBE/cpu_c.c **** * Argument(s) : addr            Byte address in memory space.
 166:../Dave/Generated/UCPROBE/cpu_c.c **** *
 167:../Dave/Generated/UCPROBE/cpu_c.c **** *               bit_nbr         Bit number in byte.
 168:../Dave/Generated/UCPROBE/cpu_c.c **** *
 169:../Dave/Generated/UCPROBE/cpu_c.c **** * Return(s)   : none.
 170:../Dave/Generated/UCPROBE/cpu_c.c **** *
 171:../Dave/Generated/UCPROBE/cpu_c.c **** * Caller(s)   : Application.
 172:../Dave/Generated/UCPROBE/cpu_c.c **** *
 173:../Dave/Generated/UCPROBE/cpu_c.c **** * Note(s)     : none.
 174:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 175:../Dave/Generated/UCPROBE/cpu_c.c **** */
 176:../Dave/Generated/UCPROBE/cpu_c.c **** 
 177:../Dave/Generated/UCPROBE/cpu_c.c **** void  CPU_BitBandSet (CPU_ADDR    addr,
 178:../Dave/Generated/UCPROBE/cpu_c.c ****                       CPU_INT08U  bit_nbr)
 179:../Dave/Generated/UCPROBE/cpu_c.c **** {
 127              	 .loc 1 179 0
 128              	 .cfi_startproc
 129 0000 80B5     	 push {r7,lr}
 130              	.LCFI3:
 131              	 .cfi_def_cfa_offset 8
 132              	 .cfi_offset 7,-8
 133              	 .cfi_offset 14,-4
 134 0002 84B0     	 sub sp,sp,#16
 135              	.LCFI4:
 136              	 .cfi_def_cfa_offset 24
 137 0004 00AF     	 add r7,sp,#0
 138              	.LCFI5:
 139              	 .cfi_def_cfa_register 7
 140 0006 7860     	 str r0,[r7,#4]
 141 0008 0A1C     	 mov r2,r1
 142 000a FB1C     	 add r3,r7,#3
 143 000c 1A70     	 strb r2,[r3]
 180:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_ADDR  bit_word_off;
 181:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_ADDR  bit_word_addr;
 182:../Dave/Generated/UCPROBE/cpu_c.c **** 
 183:../Dave/Generated/UCPROBE/cpu_c.c **** 
 184:../Dave/Generated/UCPROBE/cpu_c.c ****     if ((addr >= CPU_BIT_BAND_SRAM_REG_LO) &&
 144              	 .loc 1 184 0
 145 000e 7B68     	 ldr r3,[r7,#4]
 146 0010 194A     	 ldr r2,.L9
 147 0012 9342     	 cmp r3,r2
 148 0014 14D9     	 bls .L7
 149              	 .loc 1 184 0 is_stmt 0 discriminator 1
 150 0016 7B68     	 ldr r3,[r7,#4]
 151 0018 184A     	 ldr r2,.L9+4
 152 001a 9342     	 cmp r3,r2
 153 001c 10D8     	 bhi .L7
 185:../Dave/Generated/UCPROBE/cpu_c.c ****         (addr <= CPU_BIT_BAND_SRAM_REG_HI)) {
 186:../Dave/Generated/UCPROBE/cpu_c.c ****         bit_word_off  = ((addr - CPU_BIT_BAND_SRAM_REG_LO  ) * 32) + (bit_nbr * 4);
 154              	 .loc 1 186 0 is_stmt 1
 155 001e 7B68     	 ldr r3,[r7,#4]
 156 0020 5B01     	 lsl r3,r3,#5
 157 0022 FA1C     	 add r2,r7,#3
 158 0024 1278     	 ldrb r2,[r2]
 159 0026 9200     	 lsl r2,r2,#2
 160 0028 9B18     	 add r3,r3,r2
 161 002a FB60     	 str r3,[r7,#12]
 187:../Dave/Generated/UCPROBE/cpu_c.c ****         bit_word_addr = CPU_BIT_BAND_SRAM_BASE   + bit_word_off;
 162              	 .loc 1 187 0
 163 002c FB68     	 ldr r3,[r7,#12]
 164 002e 8822     	 mov r2,#136
 165 0030 9205     	 lsl r2,r2,#22
 166 0032 9446     	 mov ip,r2
 167 0034 6344     	 add r3,r3,ip
 168 0036 BB60     	 str r3,[r7,#8]
 188:../Dave/Generated/UCPROBE/cpu_c.c **** 
 189:../Dave/Generated/UCPROBE/cpu_c.c ****       *(volatile CPU_INT32U *)(bit_word_addr) = 1;
 169              	 .loc 1 189 0
 170 0038 BB68     	 ldr r3,[r7,#8]
 171 003a 0122     	 mov r2,#1
 172 003c 1A60     	 str r2,[r3]
 173 003e 17E0     	 b .L6
 174              	.L7:
 190:../Dave/Generated/UCPROBE/cpu_c.c **** 
 191:../Dave/Generated/UCPROBE/cpu_c.c ****     } else if ((addr >= CPU_BIT_BAND_PERIPH_REG_LO) &&
 175              	 .loc 1 191 0
 176 0040 7B68     	 ldr r3,[r7,#4]
 177 0042 0F4A     	 ldr r2,.L9+8
 178 0044 9342     	 cmp r3,r2
 179 0046 13D9     	 bls .L6
 180              	 .loc 1 191 0 is_stmt 0 discriminator 1
 181 0048 7B68     	 ldr r3,[r7,#4]
 182 004a 0E4A     	 ldr r2,.L9+12
 183 004c 9342     	 cmp r3,r2
 184 004e 0FD8     	 bhi .L6
 192:../Dave/Generated/UCPROBE/cpu_c.c ****                (addr <= CPU_BIT_BAND_PERIPH_REG_HI)) {
 193:../Dave/Generated/UCPROBE/cpu_c.c ****         bit_word_off  = ((addr - CPU_BIT_BAND_PERIPH_REG_LO) * 32) + (bit_nbr * 4);
 185              	 .loc 1 193 0 is_stmt 1
 186 0050 7B68     	 ldr r3,[r7,#4]
 187 0052 5B01     	 lsl r3,r3,#5
 188 0054 FA1C     	 add r2,r7,#3
 189 0056 1278     	 ldrb r2,[r2]
 190 0058 9200     	 lsl r2,r2,#2
 191 005a 9B18     	 add r3,r3,r2
 192 005c FB60     	 str r3,[r7,#12]
 194:../Dave/Generated/UCPROBE/cpu_c.c ****         bit_word_addr = CPU_BIT_BAND_PERIPH_BASE + bit_word_off;
 193              	 .loc 1 194 0
 194 005e FB68     	 ldr r3,[r7,#12]
 195 0060 8422     	 mov r2,#132
 196 0062 D205     	 lsl r2,r2,#23
 197 0064 9446     	 mov ip,r2
 198 0066 6344     	 add r3,r3,ip
 199 0068 BB60     	 str r3,[r7,#8]
 195:../Dave/Generated/UCPROBE/cpu_c.c **** 
 196:../Dave/Generated/UCPROBE/cpu_c.c ****       *(volatile CPU_INT32U *)(bit_word_addr) = 1;
 200              	 .loc 1 196 0
 201 006a BB68     	 ldr r3,[r7,#8]
 202 006c 0122     	 mov r2,#1
 203 006e 1A60     	 str r2,[r3]
 204              	.L6:
 197:../Dave/Generated/UCPROBE/cpu_c.c ****     }
 198:../Dave/Generated/UCPROBE/cpu_c.c **** }
 205              	 .loc 1 198 0
 206 0070 BD46     	 mov sp,r7
 207 0072 04B0     	 add sp,sp,#16
 208              	 
 209 0074 80BD     	 pop {r7,pc}
 210              	.L10:
 211 0076 C046     	 .align 2
 212              	.L9:
 213 0078 FFFFFF1F 	 .word 536870911
 214 007c FFFF0F20 	 .word 537919487
 215 0080 FFFFFF3F 	 .word 1073741823
 216 0084 FFFF0F40 	 .word 1074790399
 217              	 .cfi_endproc
 218              	.LFE1:
 220              	 .section .text.CPU_IntSrcDis,"ax",%progbits
 221              	 .align 2
 222              	 .global CPU_IntSrcDis
 223              	 .code 16
 224              	 .thumb_func
 226              	CPU_IntSrcDis:
 227              	.LFB2:
 199:../Dave/Generated/UCPROBE/cpu_c.c **** 
 200:../Dave/Generated/UCPROBE/cpu_c.c **** 
 201:../Dave/Generated/UCPROBE/cpu_c.c **** /*
 202:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 203:../Dave/Generated/UCPROBE/cpu_c.c **** *                                           CPU_IntSrcDis()
 204:../Dave/Generated/UCPROBE/cpu_c.c **** *
 205:../Dave/Generated/UCPROBE/cpu_c.c **** * Description : Disable an interrupt source.
 206:../Dave/Generated/UCPROBE/cpu_c.c **** *
 207:../Dave/Generated/UCPROBE/cpu_c.c **** * Argument(s) : pos     Position of interrupt vector in interrupt table :
 208:../Dave/Generated/UCPROBE/cpu_c.c **** *
 209:../Dave/Generated/UCPROBE/cpu_c.c **** *                           0       Invalid (see Note #1a).
 210:../Dave/Generated/UCPROBE/cpu_c.c **** *                           1       Invalid (see Note #1b).
 211:../Dave/Generated/UCPROBE/cpu_c.c **** *                           2       Non-maskable Interrupt.
 212:../Dave/Generated/UCPROBE/cpu_c.c **** *                           3       Hard Fault.
 213:../Dave/Generated/UCPROBE/cpu_c.c **** *                           4       Memory Management.
 214:../Dave/Generated/UCPROBE/cpu_c.c **** *                           5       Bus Fault.
 215:../Dave/Generated/UCPROBE/cpu_c.c **** *                           6       Usage Fault.
 216:../Dave/Generated/UCPROBE/cpu_c.c **** *                           7-10    Reserved.
 217:../Dave/Generated/UCPROBE/cpu_c.c **** *                           11      SVCall.
 218:../Dave/Generated/UCPROBE/cpu_c.c **** *                           12      Debug Monitor.
 219:../Dave/Generated/UCPROBE/cpu_c.c **** *                           13      Reserved.
 220:../Dave/Generated/UCPROBE/cpu_c.c **** *                           14      PendSV.
 221:../Dave/Generated/UCPROBE/cpu_c.c **** *                           15      SysTick.
 222:../Dave/Generated/UCPROBE/cpu_c.c **** *                           16+     External Interrupt.
 223:../Dave/Generated/UCPROBE/cpu_c.c **** *
 224:../Dave/Generated/UCPROBE/cpu_c.c **** * Return(s)   : none.
 225:../Dave/Generated/UCPROBE/cpu_c.c **** *
 226:../Dave/Generated/UCPROBE/cpu_c.c **** * Caller(s)   : Application.
 227:../Dave/Generated/UCPROBE/cpu_c.c **** *
 228:../Dave/Generated/UCPROBE/cpu_c.c **** * Note(s)     : (1) Several table positions do not contain interrupt sources :
 229:../Dave/Generated/UCPROBE/cpu_c.c **** *
 230:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (a) Position 0 contains the stack pointer.
 231:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (b) Positions 7-10, 13 are reserved.
 232:../Dave/Generated/UCPROBE/cpu_c.c **** *
 233:../Dave/Generated/UCPROBE/cpu_c.c **** *               (2) Several interrupts cannot be disabled/enabled :
 234:../Dave/Generated/UCPROBE/cpu_c.c **** *
 235:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (a) Reset.
 236:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (b) NMI.
 237:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (c) Hard fault.
 238:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (d) SVCall.
 239:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (e) Debug monitor.
 240:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (f) PendSV.
 241:../Dave/Generated/UCPROBE/cpu_c.c **** *
 242:../Dave/Generated/UCPROBE/cpu_c.c **** *               (3) The maximum Cortex-M0 table position is 256.  A particular Cortex-M0 may have f
 243:../Dave/Generated/UCPROBE/cpu_c.c **** *                   than 240 external exceptions and, consequently, fewer than 256 table positions.
 244:../Dave/Generated/UCPROBE/cpu_c.c **** *                   This function assumes that the specified table position is valid if the interru
 245:../Dave/Generated/UCPROBE/cpu_c.c **** *                   controller type register's INTLINESNUM field is large enough so that the positi
 246:../Dave/Generated/UCPROBE/cpu_c.c **** *                   COULD be valid.
 247:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 248:../Dave/Generated/UCPROBE/cpu_c.c **** */
 249:../Dave/Generated/UCPROBE/cpu_c.c **** 
 250:../Dave/Generated/UCPROBE/cpu_c.c **** void  CPU_IntSrcDis (CPU_INT08U  pos)
 251:../Dave/Generated/UCPROBE/cpu_c.c **** {
 228              	 .loc 1 251 0
 229              	 .cfi_startproc
 230 0000 80B5     	 push {r7,lr}
 231              	.LCFI6:
 232              	 .cfi_def_cfa_offset 8
 233              	 .cfi_offset 7,-8
 234              	 .cfi_offset 14,-4
 235 0002 84B0     	 sub sp,sp,#16
 236              	.LCFI7:
 237              	 .cfi_def_cfa_offset 24
 238 0004 00AF     	 add r7,sp,#0
 239              	.LCFI8:
 240              	 .cfi_def_cfa_register 7
 241 0006 021C     	 mov r2,r0
 242 0008 FB1D     	 add r3,r7,#7
 243 000a 1A70     	 strb r2,[r3]
 252:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  group;
 253:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  pos_max;
 254:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  nbr;
 255:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_SR_ALLOC();
 244              	 .loc 1 255 0
 245 000c 0023     	 mov r3,#0
 246 000e FB60     	 str r3,[r7,#12]
 256:../Dave/Generated/UCPROBE/cpu_c.c **** 
 257:../Dave/Generated/UCPROBE/cpu_c.c **** 
 258:../Dave/Generated/UCPROBE/cpu_c.c ****     switch (pos) {
 247              	 .loc 1 258 0
 248 0010 FB1D     	 add r3,r7,#7
 249 0012 1B78     	 ldrb r3,[r3]
 250 0014 0F2B     	 cmp r3,#15
 251 0016 13D8     	 bhi .L12
 252 0018 9A00     	 lsl r2,r3,#2
 253 001a 2E4B     	 ldr r3,.L22
 254 001c D318     	 add r3,r2,r3
 255 001e 1B68     	 ldr r3,[r3]
 256 0020 9F46     	 mov pc,r3
 257              	 .section .rodata.CPU_IntSrcDis,"a",%progbits
 258              	 .align 2
 259              	.L14:
 260 0000 CC000000 	 .word .L21
 261 0004 CC000000 	 .word .L21
 262 0008 CC000000 	 .word .L21
 263 000c CC000000 	 .word .L21
 264 0010 40000000 	 .word .L12
 265 0014 40000000 	 .word .L12
 266 0018 40000000 	 .word .L12
 267 001c CC000000 	 .word .L21
 268 0020 CC000000 	 .word .L21
 269 0024 CC000000 	 .word .L21
 270 0028 CC000000 	 .word .L21
 271 002c CC000000 	 .word .L21
 272 0030 40000000 	 .word .L12
 273 0034 CC000000 	 .word .L21
 274 0038 CC000000 	 .word .L21
 275 003c 22000000 	 .word .L16
 276              	 .section .text.CPU_IntSrcDis
 277              	.L16:
 259:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_STK_PTR:                                   /* ---------------- INVALID OR RESE
 260:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_07:
 261:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_08:
 262:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_09:
 263:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_10:
 264:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_13:
 265:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 266:../Dave/Generated/UCPROBE/cpu_c.c **** 
 267:../Dave/Generated/UCPROBE/cpu_c.c **** 
 268:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ----------------- SYSTEM EXCEPTI
 269:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RESET:                                     /* Reset (see Note #2).            
 270:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_NMI:                                       /* Non-maskable interrupt (see Note
 271:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_HFAULT:                                    /* Hard fault (see Note #2).       
 272:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_SVCALL:                                    /* SVCall (see Note #2).           
 273:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_PENDSV:                                    /* PendSV (see Note #2).           
 274:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 275:../Dave/Generated/UCPROBE/cpu_c.c **** 
 276:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_SYSTICK:                                  /* SysTick.                        
 277:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_ENTER();
 278              	 .loc 1 277 0
 279 0022 FFF7FEFF 	 bl CPU_SR_Save
 280 0026 031C     	 mov r3,r0
 281 0028 FB60     	 str r3,[r7,#12]
 278:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_REG_NVIC_ST_CTRL &= ~CPU_REG_NVIC_ST_CTRL_ENABLE;
 282              	 .loc 1 278 0
 283 002a 2B4B     	 ldr r3,.L22+4
 284 002c 2A4A     	 ldr r2,.L22+4
 285 002e 1268     	 ldr r2,[r2]
 286 0030 0121     	 mov r1,#1
 287 0032 8A43     	 bic r2,r1
 288 0034 1A60     	 str r2,[r3]
 279:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_EXIT();
 289              	 .loc 1 279 0
 290 0036 FB68     	 ldr r3,[r7,#12]
 291 0038 181C     	 mov r0,r3
 292 003a FFF7FEFF 	 bl CPU_SR_Restore
 280:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 293              	 .loc 1 280 0
 294 003e 46E0     	 b .L11
 295              	.L12:
 281:../Dave/Generated/UCPROBE/cpu_c.c **** 
 282:../Dave/Generated/UCPROBE/cpu_c.c **** 
 283:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ---------------- EXTERNAL INTERR
 284:../Dave/Generated/UCPROBE/cpu_c.c ****         default:
 285:../Dave/Generated/UCPROBE/cpu_c.c ****             pos_max = CPU_INT_SRC_POS_MAX;
 296              	 .loc 1 285 0
 297 0040 264B     	 ldr r3,.L22+8
 298 0042 1B68     	 ldr r3,[r3]
 299 0044 0133     	 add r3,r3,#1
 300 0046 DBB2     	 uxtb r3,r3
 301 0048 1F22     	 mov r2,#31
 302 004a 1340     	 and r3,r2
 303 004c DBB2     	 uxtb r3,r3
 304 004e 5B01     	 lsl r3,r3,#5
 305 0050 DAB2     	 uxtb r2,r3
 306 0052 0B23     	 mov r3,#11
 307 0054 FB18     	 add r3,r7,r3
 308 0056 1032     	 add r2,r2,#16
 309 0058 1A70     	 strb r2,[r3]
 286:../Dave/Generated/UCPROBE/cpu_c.c ****             if (pos < pos_max) {                                /* See Note #3.                    
 310              	 .loc 1 286 0
 311 005a FA1D     	 add r2,r7,#7
 312 005c 0B23     	 mov r3,#11
 313 005e FB18     	 add r3,r7,r3
 314 0060 1278     	 ldrb r2,[r2]
 315 0062 1B78     	 ldrb r3,[r3]
 316 0064 9A42     	 cmp r2,r3
 317 0066 2FD2     	 bcs .L18
 287:../Dave/Generated/UCPROBE/cpu_c.c ****                  group = (pos - 16) / 32;
 318              	 .loc 1 287 0
 319 0068 FB1D     	 add r3,r7,#7
 320 006a 1B78     	 ldrb r3,[r3]
 321 006c 103B     	 sub r3,r3,#16
 322 006e 002B     	 cmp r3,#0
 323 0070 00DA     	 bge .L19
 324 0072 1F33     	 add r3,r3,#31
 325              	.L19:
 326 0074 5B11     	 asr r3,r3,#5
 327 0076 1A1C     	 mov r2,r3
 328 0078 0A23     	 mov r3,#10
 329 007a FB18     	 add r3,r7,r3
 330 007c 1A70     	 strb r2,[r3]
 288:../Dave/Generated/UCPROBE/cpu_c.c ****                  nbr   = (pos - 16) % 32;
 331              	 .loc 1 288 0
 332 007e FB1D     	 add r3,r7,#7
 333 0080 1B78     	 ldrb r3,[r3]
 334 0082 103B     	 sub r3,r3,#16
 335 0084 164A     	 ldr r2,.L22+12
 336 0086 1340     	 and r3,r2
 337 0088 04D5     	 bpl .L20
 338 008a 013B     	 sub r3,r3,#1
 339 008c 2022     	 mov r2,#32
 340 008e 5242     	 neg r2,r2
 341 0090 1343     	 orr r3,r2
 342 0092 0133     	 add r3,r3,#1
 343              	.L20:
 344 0094 1A1C     	 mov r2,r3
 345 0096 0923     	 mov r3,#9
 346 0098 FB18     	 add r3,r7,r3
 347 009a 1A70     	 strb r2,[r3]
 289:../Dave/Generated/UCPROBE/cpu_c.c **** 
 290:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_ENTER();
 348              	 .loc 1 290 0
 349 009c FFF7FEFF 	 bl CPU_SR_Save
 350 00a0 031C     	 mov r3,r0
 351 00a2 FB60     	 str r3,[r7,#12]
 291:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_REG_NVIC_CLREN(group) = DEF_BIT(nbr);
 352              	 .loc 1 291 0
 353 00a4 0A23     	 mov r3,#10
 354 00a6 FB18     	 add r3,r7,r3
 355 00a8 1B78     	 ldrb r3,[r3]
 356 00aa 0E4A     	 ldr r2,.L22+16
 357 00ac 9446     	 mov ip,r2
 358 00ae 6344     	 add r3,r3,ip
 359 00b0 9B00     	 lsl r3,r3,#2
 360 00b2 0922     	 mov r2,#9
 361 00b4 BA18     	 add r2,r7,r2
 362 00b6 1278     	 ldrb r2,[r2]
 363 00b8 0121     	 mov r1,#1
 364 00ba 9140     	 lsl r1,r1,r2
 365 00bc 0A1C     	 mov r2,r1
 366 00be 1A60     	 str r2,[r3]
 292:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 367              	 .loc 1 292 0
 368 00c0 FB68     	 ldr r3,[r7,#12]
 369 00c2 181C     	 mov r0,r3
 370 00c4 FFF7FEFF 	 bl CPU_SR_Restore
 371              	.L18:
 293:../Dave/Generated/UCPROBE/cpu_c.c ****              }
 294:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 372              	 .loc 1 294 0
 373 00c8 C046     	 mov r8,r8
 374 00ca 00E0     	 b .L11
 375              	.L21:
 265:../Dave/Generated/UCPROBE/cpu_c.c **** 
 376              	 .loc 1 265 0
 377 00cc C046     	 mov r8,r8
 378              	.L11:
 295:../Dave/Generated/UCPROBE/cpu_c.c ****     }
 296:../Dave/Generated/UCPROBE/cpu_c.c **** }
 379              	 .loc 1 296 0
 380 00ce BD46     	 mov sp,r7
 381 00d0 04B0     	 add sp,sp,#16
 382              	 
 383 00d2 80BD     	 pop {r7,pc}
 384              	.L23:
 385              	 .align 2
 386              	.L22:
 387 00d4 00000000 	 .word .L14
 388 00d8 10E000E0 	 .word -536813552
 389 00dc 04E000E0 	 .word -536813564
 390 00e0 1F000080 	 .word -2147483617
 391 00e4 60380038 	 .word 939538528
 392              	 .cfi_endproc
 393              	.LFE2:
 395              	 .section .text.CPU_IntSrcEn,"ax",%progbits
 396              	 .align 2
 397              	 .global CPU_IntSrcEn
 398              	 .code 16
 399              	 .thumb_func
 401              	CPU_IntSrcEn:
 402              	.LFB3:
 297:../Dave/Generated/UCPROBE/cpu_c.c **** 
 298:../Dave/Generated/UCPROBE/cpu_c.c **** 
 299:../Dave/Generated/UCPROBE/cpu_c.c **** /*
 300:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 301:../Dave/Generated/UCPROBE/cpu_c.c **** *                                           CPU_IntSrcEn()
 302:../Dave/Generated/UCPROBE/cpu_c.c **** *
 303:../Dave/Generated/UCPROBE/cpu_c.c **** * Description : Enable an interrupt source.
 304:../Dave/Generated/UCPROBE/cpu_c.c **** *
 305:../Dave/Generated/UCPROBE/cpu_c.c **** * Argument(s) : pos     Position of interrupt vector in interrupt table (see 'CPU_IntSrcDis()').
 306:../Dave/Generated/UCPROBE/cpu_c.c **** *
 307:../Dave/Generated/UCPROBE/cpu_c.c **** * Return(s)   : none.
 308:../Dave/Generated/UCPROBE/cpu_c.c **** *
 309:../Dave/Generated/UCPROBE/cpu_c.c **** * Caller(s)   : Application.
 310:../Dave/Generated/UCPROBE/cpu_c.c **** *
 311:../Dave/Generated/UCPROBE/cpu_c.c **** * Note(s)     : (1) See 'CPU_IntSrcDis()  Note #1'.
 312:../Dave/Generated/UCPROBE/cpu_c.c **** *
 313:../Dave/Generated/UCPROBE/cpu_c.c **** *               (2) See 'CPU_IntSrcDis()  Note #2'.
 314:../Dave/Generated/UCPROBE/cpu_c.c **** *
 315:../Dave/Generated/UCPROBE/cpu_c.c **** *               (3) See 'CPU_IntSrcDis()  Note #3'.
 316:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 317:../Dave/Generated/UCPROBE/cpu_c.c **** */
 318:../Dave/Generated/UCPROBE/cpu_c.c **** 
 319:../Dave/Generated/UCPROBE/cpu_c.c **** void  CPU_IntSrcEn (CPU_INT08U  pos)
 320:../Dave/Generated/UCPROBE/cpu_c.c **** {
 403              	 .loc 1 320 0
 404              	 .cfi_startproc
 405 0000 80B5     	 push {r7,lr}
 406              	.LCFI9:
 407              	 .cfi_def_cfa_offset 8
 408              	 .cfi_offset 7,-8
 409              	 .cfi_offset 14,-4
 410 0002 84B0     	 sub sp,sp,#16
 411              	.LCFI10:
 412              	 .cfi_def_cfa_offset 24
 413 0004 00AF     	 add r7,sp,#0
 414              	.LCFI11:
 415              	 .cfi_def_cfa_register 7
 416 0006 021C     	 mov r2,r0
 417 0008 FB1D     	 add r3,r7,#7
 418 000a 1A70     	 strb r2,[r3]
 321:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  group;
 322:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  nbr;
 323:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  pos_max;
 324:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_SR_ALLOC();
 419              	 .loc 1 324 0
 420 000c 0023     	 mov r3,#0
 421 000e FB60     	 str r3,[r7,#12]
 325:../Dave/Generated/UCPROBE/cpu_c.c **** 
 326:../Dave/Generated/UCPROBE/cpu_c.c **** 
 327:../Dave/Generated/UCPROBE/cpu_c.c ****     switch (pos) {
 422              	 .loc 1 327 0
 423 0010 FB1D     	 add r3,r7,#7
 424 0012 1B78     	 ldrb r3,[r3]
 425 0014 0F2B     	 cmp r3,#15
 426 0016 13D8     	 bhi .L25
 427 0018 9A00     	 lsl r2,r3,#2
 428 001a 2E4B     	 ldr r3,.L35
 429 001c D318     	 add r3,r2,r3
 430 001e 1B68     	 ldr r3,[r3]
 431 0020 9F46     	 mov pc,r3
 432              	 .section .rodata.CPU_IntSrcEn,"a",%progbits
 433              	 .align 2
 434              	.L27:
 435 0000 CC000000 	 .word .L34
 436 0004 CC000000 	 .word .L34
 437 0008 CC000000 	 .word .L34
 438 000c CC000000 	 .word .L34
 439 0010 40000000 	 .word .L25
 440 0014 40000000 	 .word .L25
 441 0018 40000000 	 .word .L25
 442 001c CC000000 	 .word .L34
 443 0020 CC000000 	 .word .L34
 444 0024 CC000000 	 .word .L34
 445 0028 CC000000 	 .word .L34
 446 002c CC000000 	 .word .L34
 447 0030 40000000 	 .word .L25
 448 0034 CC000000 	 .word .L34
 449 0038 CC000000 	 .word .L34
 450 003c 22000000 	 .word .L29
 451              	 .section .text.CPU_IntSrcEn
 452              	.L29:
 328:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_STK_PTR:                                  /* ---------------- INVALID OR RESE
 329:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RSVD_07:
 330:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RSVD_08:
 331:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RSVD_09:
 332:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RSVD_10:
 333:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RSVD_13:
 334:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 335:../Dave/Generated/UCPROBE/cpu_c.c **** 
 336:../Dave/Generated/UCPROBE/cpu_c.c **** 
 337:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ----------------- SYSTEM EXCEPTI
 338:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RESET:                                    /* Reset (see Note #2).            
 339:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_NMI:                                      /* Non-maskable interrupt (see Note
 340:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_HFAULT:                                   /* Hard fault (see Note #2).       
 341:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_SVCALL:                                   /* SVCall (see Note #2).           
 342:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_PENDSV:                                   /* PendSV (see Note #2).           
 343:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 344:../Dave/Generated/UCPROBE/cpu_c.c **** 
 345:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_SYSTICK:                                  /* SysTick.                        
 346:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_ENTER();
 453              	 .loc 1 346 0
 454 0022 FFF7FEFF 	 bl CPU_SR_Save
 455 0026 031C     	 mov r3,r0
 456 0028 FB60     	 str r3,[r7,#12]
 347:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_REG_NVIC_ST_CTRL |= CPU_REG_NVIC_ST_CTRL_ENABLE;
 457              	 .loc 1 347 0
 458 002a 2B4B     	 ldr r3,.L35+4
 459 002c 2A4A     	 ldr r2,.L35+4
 460 002e 1268     	 ldr r2,[r2]
 461 0030 0121     	 mov r1,#1
 462 0032 0A43     	 orr r2,r1
 463 0034 1A60     	 str r2,[r3]
 348:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_EXIT();
 464              	 .loc 1 348 0
 465 0036 FB68     	 ldr r3,[r7,#12]
 466 0038 181C     	 mov r0,r3
 467 003a FFF7FEFF 	 bl CPU_SR_Restore
 349:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 468              	 .loc 1 349 0
 469 003e 46E0     	 b .L24
 470              	.L25:
 350:../Dave/Generated/UCPROBE/cpu_c.c **** 
 351:../Dave/Generated/UCPROBE/cpu_c.c **** 
 352:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ---------------- EXTERNAL INTERR
 353:../Dave/Generated/UCPROBE/cpu_c.c ****          default:
 354:../Dave/Generated/UCPROBE/cpu_c.c ****              pos_max = CPU_INT_SRC_POS_MAX;
 471              	 .loc 1 354 0
 472 0040 264B     	 ldr r3,.L35+8
 473 0042 1B68     	 ldr r3,[r3]
 474 0044 0133     	 add r3,r3,#1
 475 0046 DBB2     	 uxtb r3,r3
 476 0048 1F22     	 mov r2,#31
 477 004a 1340     	 and r3,r2
 478 004c DBB2     	 uxtb r3,r3
 479 004e 5B01     	 lsl r3,r3,#5
 480 0050 DAB2     	 uxtb r2,r3
 481 0052 0B23     	 mov r3,#11
 482 0054 FB18     	 add r3,r7,r3
 483 0056 1032     	 add r2,r2,#16
 484 0058 1A70     	 strb r2,[r3]
 355:../Dave/Generated/UCPROBE/cpu_c.c ****              if (pos < pos_max) {                               /* See Note #3.                    
 485              	 .loc 1 355 0
 486 005a FA1D     	 add r2,r7,#7
 487 005c 0B23     	 mov r3,#11
 488 005e FB18     	 add r3,r7,r3
 489 0060 1278     	 ldrb r2,[r2]
 490 0062 1B78     	 ldrb r3,[r3]
 491 0064 9A42     	 cmp r2,r3
 492 0066 2FD2     	 bcs .L31
 356:../Dave/Generated/UCPROBE/cpu_c.c ****                  group = (pos - 16) / 32;
 493              	 .loc 1 356 0
 494 0068 FB1D     	 add r3,r7,#7
 495 006a 1B78     	 ldrb r3,[r3]
 496 006c 103B     	 sub r3,r3,#16
 497 006e 002B     	 cmp r3,#0
 498 0070 00DA     	 bge .L32
 499 0072 1F33     	 add r3,r3,#31
 500              	.L32:
 501 0074 5B11     	 asr r3,r3,#5
 502 0076 1A1C     	 mov r2,r3
 503 0078 0A23     	 mov r3,#10
 504 007a FB18     	 add r3,r7,r3
 505 007c 1A70     	 strb r2,[r3]
 357:../Dave/Generated/UCPROBE/cpu_c.c ****                  nbr   = (pos - 16) % 32;
 506              	 .loc 1 357 0
 507 007e FB1D     	 add r3,r7,#7
 508 0080 1B78     	 ldrb r3,[r3]
 509 0082 103B     	 sub r3,r3,#16
 510 0084 164A     	 ldr r2,.L35+12
 511 0086 1340     	 and r3,r2
 512 0088 04D5     	 bpl .L33
 513 008a 013B     	 sub r3,r3,#1
 514 008c 2022     	 mov r2,#32
 515 008e 5242     	 neg r2,r2
 516 0090 1343     	 orr r3,r2
 517 0092 0133     	 add r3,r3,#1
 518              	.L33:
 519 0094 1A1C     	 mov r2,r3
 520 0096 0923     	 mov r3,#9
 521 0098 FB18     	 add r3,r7,r3
 522 009a 1A70     	 strb r2,[r3]
 358:../Dave/Generated/UCPROBE/cpu_c.c **** 
 359:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_ENTER();
 523              	 .loc 1 359 0
 524 009c FFF7FEFF 	 bl CPU_SR_Save
 525 00a0 031C     	 mov r3,r0
 526 00a2 FB60     	 str r3,[r7,#12]
 360:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_REG_NVIC_SETEN(group) = DEF_BIT(nbr);
 527              	 .loc 1 360 0
 528 00a4 0A23     	 mov r3,#10
 529 00a6 FB18     	 add r3,r7,r3
 530 00a8 1B78     	 ldrb r3,[r3]
 531 00aa 0E4A     	 ldr r2,.L35+16
 532 00ac 9446     	 mov ip,r2
 533 00ae 6344     	 add r3,r3,ip
 534 00b0 9B00     	 lsl r3,r3,#2
 535 00b2 0922     	 mov r2,#9
 536 00b4 BA18     	 add r2,r7,r2
 537 00b6 1278     	 ldrb r2,[r2]
 538 00b8 0121     	 mov r1,#1
 539 00ba 9140     	 lsl r1,r1,r2
 540 00bc 0A1C     	 mov r2,r1
 541 00be 1A60     	 str r2,[r3]
 361:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 542              	 .loc 1 361 0
 543 00c0 FB68     	 ldr r3,[r7,#12]
 544 00c2 181C     	 mov r0,r3
 545 00c4 FFF7FEFF 	 bl CPU_SR_Restore
 546              	.L31:
 362:../Dave/Generated/UCPROBE/cpu_c.c ****              }
 363:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 547              	 .loc 1 363 0
 548 00c8 C046     	 mov r8,r8
 549 00ca 00E0     	 b .L24
 550              	.L34:
 334:../Dave/Generated/UCPROBE/cpu_c.c **** 
 551              	 .loc 1 334 0
 552 00cc C046     	 mov r8,r8
 553              	.L24:
 364:../Dave/Generated/UCPROBE/cpu_c.c ****     }
 365:../Dave/Generated/UCPROBE/cpu_c.c **** }
 554              	 .loc 1 365 0
 555 00ce BD46     	 mov sp,r7
 556 00d0 04B0     	 add sp,sp,#16
 557              	 
 558 00d2 80BD     	 pop {r7,pc}
 559              	.L36:
 560              	 .align 2
 561              	.L35:
 562 00d4 00000000 	 .word .L27
 563 00d8 10E000E0 	 .word -536813552
 564 00dc 04E000E0 	 .word -536813564
 565 00e0 1F000080 	 .word -2147483617
 566 00e4 40380038 	 .word 939538496
 567              	 .cfi_endproc
 568              	.LFE3:
 570              	 .section .text.CPU_IntSrcPendClr,"ax",%progbits
 571              	 .align 2
 572              	 .global CPU_IntSrcPendClr
 573              	 .code 16
 574              	 .thumb_func
 576              	CPU_IntSrcPendClr:
 577              	.LFB4:
 366:../Dave/Generated/UCPROBE/cpu_c.c **** 
 367:../Dave/Generated/UCPROBE/cpu_c.c **** 
 368:../Dave/Generated/UCPROBE/cpu_c.c **** /*
 369:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 370:../Dave/Generated/UCPROBE/cpu_c.c **** *                                         CPU_IntSrcPendClr()
 371:../Dave/Generated/UCPROBE/cpu_c.c **** *
 372:../Dave/Generated/UCPROBE/cpu_c.c **** * Description : Clear a pending interrupt.
 373:../Dave/Generated/UCPROBE/cpu_c.c **** *
 374:../Dave/Generated/UCPROBE/cpu_c.c **** * Argument(s) : pos     Position of interrupt vector in interrupt table (see 'CPU_IntSrcDis()').
 375:../Dave/Generated/UCPROBE/cpu_c.c **** *
 376:../Dave/Generated/UCPROBE/cpu_c.c **** * Return(s)   : none.
 377:../Dave/Generated/UCPROBE/cpu_c.c **** *
 378:../Dave/Generated/UCPROBE/cpu_c.c **** * Caller(s)   : Application.
 379:../Dave/Generated/UCPROBE/cpu_c.c **** *
 380:../Dave/Generated/UCPROBE/cpu_c.c **** * Note(s)     : (1) See 'CPU_IntSrcDis()  Note #1'.
 381:../Dave/Generated/UCPROBE/cpu_c.c **** *
 382:../Dave/Generated/UCPROBE/cpu_c.c **** *               (2) The pending status of several interrupts cannot be clear/set :
 383:../Dave/Generated/UCPROBE/cpu_c.c **** *
 384:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (a) Reset.
 385:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (b) NMI.
 386:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (c) Hard fault.
 387:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (d) Memory Managment.
 388:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (e) Bus Fault.
 389:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (f) Usage Fault.
 390:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (g) SVCall.
 391:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (h) Debug monitor.
 392:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (i) PendSV.
 393:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (j) Systick
 394:../Dave/Generated/UCPROBE/cpu_c.c **** *
 395:../Dave/Generated/UCPROBE/cpu_c.c **** *               (3) See 'CPU_IntSrcDis()  Note #3'.
 396:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 397:../Dave/Generated/UCPROBE/cpu_c.c **** */
 398:../Dave/Generated/UCPROBE/cpu_c.c **** 
 399:../Dave/Generated/UCPROBE/cpu_c.c **** void  CPU_IntSrcPendClr (CPU_INT08U  pos)
 400:../Dave/Generated/UCPROBE/cpu_c.c **** 
 401:../Dave/Generated/UCPROBE/cpu_c.c **** {
 578              	 .loc 1 401 0
 579              	 .cfi_startproc
 580 0000 80B5     	 push {r7,lr}
 581              	.LCFI12:
 582              	 .cfi_def_cfa_offset 8
 583              	 .cfi_offset 7,-8
 584              	 .cfi_offset 14,-4
 585 0002 84B0     	 sub sp,sp,#16
 586              	.LCFI13:
 587              	 .cfi_def_cfa_offset 24
 588 0004 00AF     	 add r7,sp,#0
 589              	.LCFI14:
 590              	 .cfi_def_cfa_register 7
 591 0006 021C     	 mov r2,r0
 592 0008 FB1D     	 add r3,r7,#7
 593 000a 1A70     	 strb r2,[r3]
 402:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  group;
 403:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  nbr;
 404:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  pos_max;
 405:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_SR_ALLOC();
 594              	 .loc 1 405 0
 595 000c 0023     	 mov r3,#0
 596 000e FB60     	 str r3,[r7,#12]
 406:../Dave/Generated/UCPROBE/cpu_c.c **** 
 407:../Dave/Generated/UCPROBE/cpu_c.c **** 
 408:../Dave/Generated/UCPROBE/cpu_c.c ****     switch (pos) {
 597              	 .loc 1 408 0
 598 0010 FB1D     	 add r3,r7,#7
 599 0012 1B78     	 ldrb r3,[r3]
 600 0014 0F2B     	 cmp r3,#15
 601 0016 04D8     	 bhi .L38
 602 0018 9A00     	 lsl r2,r3,#2
 603 001a 274B     	 ldr r3,.L47
 604 001c D318     	 add r3,r2,r3
 605 001e 1B68     	 ldr r3,[r3]
 606 0020 9F46     	 mov pc,r3
 607              	 .section .rodata.CPU_IntSrcPendClr,"a",%progbits
 608              	 .align 2
 609              	.L40:
 610 0000 AE000000 	 .word .L46
 611 0004 AE000000 	 .word .L46
 612 0008 AE000000 	 .word .L46
 613 000c AE000000 	 .word .L46
 614 0010 22000000 	 .word .L38
 615 0014 22000000 	 .word .L38
 616 0018 22000000 	 .word .L38
 617 001c AE000000 	 .word .L46
 618 0020 AE000000 	 .word .L46
 619 0024 AE000000 	 .word .L46
 620 0028 AE000000 	 .word .L46
 621 002c AE000000 	 .word .L46
 622 0030 22000000 	 .word .L38
 623 0034 AE000000 	 .word .L46
 624 0038 AE000000 	 .word .L46
 625 003c AE000000 	 .word .L46
 626              	 .section .text.CPU_IntSrcPendClr
 627              	.L38:
 409:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_STK_PTR:                                   /* ---------------- INVALID OR RESE
 410:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_07:
 411:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_08:
 412:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_09:
 413:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_10:
 414:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_13:
 415:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 416:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ----------------- SYSTEM EXCEPTI
 417:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RESET:                                     /* Reset (see Note #2).            
 418:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_NMI:                                       /* Non-maskable interrupt (see Note
 419:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_HFAULT:                                    /* Hard fault (see Note #2).       
 420:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_SVCALL:                                    /* SVCall (see Note #2).           
 421:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_PENDSV:                                    /* PendSV (see Note #2).           
 422:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_SYSTICK:                                   /* SysTick.                        
 423:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 424:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ---------------- EXTERNAL INTERR
 425:../Dave/Generated/UCPROBE/cpu_c.c ****         default:
 426:../Dave/Generated/UCPROBE/cpu_c.c ****             pos_max = CPU_INT_SRC_POS_MAX;
 628              	 .loc 1 426 0
 629 0022 264B     	 ldr r3,.L47+4
 630 0024 1B68     	 ldr r3,[r3]
 631 0026 0133     	 add r3,r3,#1
 632 0028 DBB2     	 uxtb r3,r3
 633 002a 1F22     	 mov r2,#31
 634 002c 1340     	 and r3,r2
 635 002e DBB2     	 uxtb r3,r3
 636 0030 5B01     	 lsl r3,r3,#5
 637 0032 DAB2     	 uxtb r2,r3
 638 0034 0B23     	 mov r3,#11
 639 0036 FB18     	 add r3,r7,r3
 640 0038 1032     	 add r2,r2,#16
 641 003a 1A70     	 strb r2,[r3]
 427:../Dave/Generated/UCPROBE/cpu_c.c ****             if (pos < pos_max) {                                /* See Note #3.                    
 642              	 .loc 1 427 0
 643 003c FA1D     	 add r2,r7,#7
 644 003e 0B23     	 mov r3,#11
 645 0040 FB18     	 add r3,r7,r3
 646 0042 1278     	 ldrb r2,[r2]
 647 0044 1B78     	 ldrb r3,[r3]
 648 0046 9A42     	 cmp r2,r3
 649 0048 2FD2     	 bcs .L43
 428:../Dave/Generated/UCPROBE/cpu_c.c ****                  group = (pos - 16) / 32;
 650              	 .loc 1 428 0
 651 004a FB1D     	 add r3,r7,#7
 652 004c 1B78     	 ldrb r3,[r3]
 653 004e 103B     	 sub r3,r3,#16
 654 0050 002B     	 cmp r3,#0
 655 0052 00DA     	 bge .L44
 656 0054 1F33     	 add r3,r3,#31
 657              	.L44:
 658 0056 5B11     	 asr r3,r3,#5
 659 0058 1A1C     	 mov r2,r3
 660 005a 0A23     	 mov r3,#10
 661 005c FB18     	 add r3,r7,r3
 662 005e 1A70     	 strb r2,[r3]
 429:../Dave/Generated/UCPROBE/cpu_c.c ****                  nbr   = (pos - 16) % 32;
 663              	 .loc 1 429 0
 664 0060 FB1D     	 add r3,r7,#7
 665 0062 1B78     	 ldrb r3,[r3]
 666 0064 103B     	 sub r3,r3,#16
 667 0066 164A     	 ldr r2,.L47+8
 668 0068 1340     	 and r3,r2
 669 006a 04D5     	 bpl .L45
 670 006c 013B     	 sub r3,r3,#1
 671 006e 2022     	 mov r2,#32
 672 0070 5242     	 neg r2,r2
 673 0072 1343     	 orr r3,r2
 674 0074 0133     	 add r3,r3,#1
 675              	.L45:
 676 0076 1A1C     	 mov r2,r3
 677 0078 0923     	 mov r3,#9
 678 007a FB18     	 add r3,r7,r3
 679 007c 1A70     	 strb r2,[r3]
 430:../Dave/Generated/UCPROBE/cpu_c.c **** 
 431:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_ENTER();
 680              	 .loc 1 431 0
 681 007e FFF7FEFF 	 bl CPU_SR_Save
 682 0082 031C     	 mov r3,r0
 683 0084 FB60     	 str r3,[r7,#12]
 432:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_REG_NVIC_CLRPEND(group) = DEF_BIT(nbr);
 684              	 .loc 1 432 0
 685 0086 0A23     	 mov r3,#10
 686 0088 FB18     	 add r3,r7,r3
 687 008a 1B78     	 ldrb r3,[r3]
 688 008c 0D4A     	 ldr r2,.L47+12
 689 008e 9446     	 mov ip,r2
 690 0090 6344     	 add r3,r3,ip
 691 0092 9B00     	 lsl r3,r3,#2
 692 0094 0922     	 mov r2,#9
 693 0096 BA18     	 add r2,r7,r2
 694 0098 1278     	 ldrb r2,[r2]
 695 009a 0121     	 mov r1,#1
 696 009c 9140     	 lsl r1,r1,r2
 697 009e 0A1C     	 mov r2,r1
 698 00a0 1A60     	 str r2,[r3]
 433:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 699              	 .loc 1 433 0
 700 00a2 FB68     	 ldr r3,[r7,#12]
 701 00a4 181C     	 mov r0,r3
 702 00a6 FFF7FEFF 	 bl CPU_SR_Restore
 703              	.L43:
 434:../Dave/Generated/UCPROBE/cpu_c.c ****              }
 435:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 704              	 .loc 1 435 0
 705 00aa C046     	 mov r8,r8
 706 00ac 00E0     	 b .L37
 707              	.L46:
 415:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ----------------- SYSTEM EXCEPTI
 708              	 .loc 1 415 0
 709 00ae C046     	 mov r8,r8
 710              	.L37:
 436:../Dave/Generated/UCPROBE/cpu_c.c ****     }
 437:../Dave/Generated/UCPROBE/cpu_c.c **** }
 711              	 .loc 1 437 0
 712 00b0 BD46     	 mov sp,r7
 713 00b2 04B0     	 add sp,sp,#16
 714              	 
 715 00b4 80BD     	 pop {r7,pc}
 716              	.L48:
 717 00b6 C046     	 .align 2
 718              	.L47:
 719 00b8 00000000 	 .word .L40
 720 00bc 04E000E0 	 .word -536813564
 721 00c0 1F000080 	 .word -2147483617
 722 00c4 A0380038 	 .word 939538592
 723              	 .cfi_endproc
 724              	.LFE4:
 726              	 .section .text.CPU_IntSrcPrioSet,"ax",%progbits
 727              	 .align 2
 728              	 .global CPU_IntSrcPrioSet
 729              	 .code 16
 730              	 .thumb_func
 732              	CPU_IntSrcPrioSet:
 733              	.LFB5:
 438:../Dave/Generated/UCPROBE/cpu_c.c **** 
 439:../Dave/Generated/UCPROBE/cpu_c.c **** 
 440:../Dave/Generated/UCPROBE/cpu_c.c **** /*
 441:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 442:../Dave/Generated/UCPROBE/cpu_c.c **** *                                         CPU_IntSrcPrioSet()
 443:../Dave/Generated/UCPROBE/cpu_c.c **** *
 444:../Dave/Generated/UCPROBE/cpu_c.c **** * Description : Set priority of an interrupt source.
 445:../Dave/Generated/UCPROBE/cpu_c.c **** *
 446:../Dave/Generated/UCPROBE/cpu_c.c **** * Argument(s) : pos     Position of interrupt vector in interrupt table (see 'CPU_IntSrcDis()').
 447:../Dave/Generated/UCPROBE/cpu_c.c **** *
 448:../Dave/Generated/UCPROBE/cpu_c.c **** *               prio    Priority.  Use a lower priority number for a higher priority.
 449:../Dave/Generated/UCPROBE/cpu_c.c **** *
 450:../Dave/Generated/UCPROBE/cpu_c.c **** * Return(s)   : none.
 451:../Dave/Generated/UCPROBE/cpu_c.c **** *
 452:../Dave/Generated/UCPROBE/cpu_c.c **** * Caller(s)   : Application.
 453:../Dave/Generated/UCPROBE/cpu_c.c **** *
 454:../Dave/Generated/UCPROBE/cpu_c.c **** * Note(s)     : (1) See 'CPU_IntSrcDis()  Note #1'.
 455:../Dave/Generated/UCPROBE/cpu_c.c **** *
 456:../Dave/Generated/UCPROBE/cpu_c.c **** *               (2) Several interrupts priorities CANNOT be set :
 457:../Dave/Generated/UCPROBE/cpu_c.c **** *
 458:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (a) Reset (always -3).
 459:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (b) NMI (always -2).
 460:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (c) Hard fault (always -1).
 461:../Dave/Generated/UCPROBE/cpu_c.c **** *
 462:../Dave/Generated/UCPROBE/cpu_c.c **** *               (3) See 'CPU_IntSrcDis()  Note #3'.
 463:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 464:../Dave/Generated/UCPROBE/cpu_c.c **** */
 465:../Dave/Generated/UCPROBE/cpu_c.c **** 
 466:../Dave/Generated/UCPROBE/cpu_c.c **** void  CPU_IntSrcPrioSet (CPU_INT08U  pos,
 467:../Dave/Generated/UCPROBE/cpu_c.c ****                          CPU_INT08U  prio)
 468:../Dave/Generated/UCPROBE/cpu_c.c **** {
 734              	 .loc 1 468 0
 735              	 .cfi_startproc
 736 0000 80B5     	 push {r7,lr}
 737              	.LCFI15:
 738              	 .cfi_def_cfa_offset 8
 739              	 .cfi_offset 7,-8
 740              	 .cfi_offset 14,-4
 741 0002 86B0     	 sub sp,sp,#24
 742              	.LCFI16:
 743              	 .cfi_def_cfa_offset 32
 744 0004 00AF     	 add r7,sp,#0
 745              	.LCFI17:
 746              	 .cfi_def_cfa_register 7
 747 0006 021C     	 mov r2,r0
 748 0008 FB1D     	 add r3,r7,#7
 749 000a 1A70     	 strb r2,[r3]
 750 000c BB1D     	 add r3,r7,#6
 751 000e 0A1C     	 add r2,r1,#0
 752 0010 1A70     	 strb r2,[r3]
 469:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  group;
 470:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  nbr;
 471:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  pos_max;
 472:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT32U  temp;
 473:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_SR_ALLOC();
 753              	 .loc 1 473 0
 754 0012 0023     	 mov r3,#0
 755 0014 7B61     	 str r3,[r7,#20]
 474:../Dave/Generated/UCPROBE/cpu_c.c **** 
 475:../Dave/Generated/UCPROBE/cpu_c.c **** 
 476:../Dave/Generated/UCPROBE/cpu_c.c ****     switch (pos) {
 756              	 .loc 1 476 0
 757 0016 FB1D     	 add r3,r7,#7
 758 0018 1B78     	 ldrb r3,[r3]
 759 001a 0F2B     	 cmp r3,#15
 760 001c 52D8     	 bhi .L50
 761 001e 9A00     	 lsl r2,r3,#2
 762 0020 5A4B     	 ldr r3,.L62
 763 0022 D318     	 add r3,r2,r3
 764 0024 1B68     	 ldr r3,[r3]
 765 0026 9F46     	 mov pc,r3
 766              	 .section .rodata.CPU_IntSrcPrioSet,"a",%progbits
 767              	 .align 2
 768              	.L52:
 769 0000 84010000 	 .word .L61
 770 0004 84010000 	 .word .L61
 771 0008 84010000 	 .word .L61
 772 000c 84010000 	 .word .L61
 773 0010 C4000000 	 .word .L50
 774 0014 C4000000 	 .word .L50
 775 0018 C4000000 	 .word .L50
 776 001c 84010000 	 .word .L61
 777 0020 84010000 	 .word .L61
 778 0024 84010000 	 .word .L61
 779 0028 84010000 	 .word .L61
 780 002c 28000000 	 .word .L54
 781 0030 C4000000 	 .word .L50
 782 0034 84010000 	 .word .L61
 783 0038 5C000000 	 .word .L55
 784 003c 90000000 	 .word .L56
 785              	 .section .text.CPU_IntSrcPrioSet
 786              	.L54:
 477:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_STK_PTR:                                  /* ---------------- INVALID OR RESE
 478:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RSVD_07:
 479:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RSVD_08:
 480:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RSVD_09:
 481:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RSVD_10:
 482:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RSVD_13:
 483:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 484:../Dave/Generated/UCPROBE/cpu_c.c **** 
 485:../Dave/Generated/UCPROBE/cpu_c.c **** 
 486:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ----------------- SYSTEM EXCEPTI
 487:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RESET:                                    /* Reset (see Note #2).            
 488:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_NMI:                                      /* Non-maskable interrupt (see Note
 489:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_HFAULT:                                   /* Hard fault (see Note #2).       
 490:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 491:../Dave/Generated/UCPROBE/cpu_c.c **** 
 492:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_SVCALL:                                   /* SVCall.                         
 493:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_ENTER();
 787              	 .loc 1 493 0
 788 0028 FFF7FEFF 	 bl CPU_SR_Save
 789 002c 031C     	 mov r3,r0
 790 002e 7B61     	 str r3,[r7,#20]
 494:../Dave/Generated/UCPROBE/cpu_c.c ****               temp                 = CPU_REG_NVIC_SHPRI2;
 791              	 .loc 1 494 0
 792 0030 574B     	 ldr r3,.L62+4
 793 0032 1B68     	 ldr r3,[r3]
 794 0034 3B61     	 str r3,[r7,#16]
 495:../Dave/Generated/UCPROBE/cpu_c.c ****               temp                &= ~((CPU_INT32U)DEF_OCTET_MASK << (3 * DEF_OCTET_NBR_BITS));
 795              	 .loc 1 495 0
 796 0036 3B69     	 ldr r3,[r7,#16]
 797 0038 1B02     	 lsl r3,r3,#8
 798 003a 1B0A     	 lsr r3,r3,#8
 799 003c 3B61     	 str r3,[r7,#16]
 496:../Dave/Generated/UCPROBE/cpu_c.c ****               temp                |=  (prio                       << (3 * DEF_OCTET_NBR_BITS));
 800              	 .loc 1 496 0
 801 003e BB1D     	 add r3,r7,#6
 802 0040 1B78     	 ldrb r3,[r3]
 803 0042 1B06     	 lsl r3,r3,#24
 804 0044 1A1C     	 mov r2,r3
 805 0046 3B69     	 ldr r3,[r7,#16]
 806 0048 1343     	 orr r3,r2
 807 004a 3B61     	 str r3,[r7,#16]
 497:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_REG_NVIC_SHPRI2  = temp;
 808              	 .loc 1 497 0
 809 004c 504B     	 ldr r3,.L62+4
 810 004e 3A69     	 ldr r2,[r7,#16]
 811 0050 1A60     	 str r2,[r3]
 498:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_EXIT();
 812              	 .loc 1 498 0
 813 0052 7B69     	 ldr r3,[r7,#20]
 814 0054 181C     	 mov r0,r3
 815 0056 FFF7FEFF 	 bl CPU_SR_Restore
 499:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 816              	 .loc 1 499 0
 817 005a 94E0     	 b .L49
 818              	.L55:
 500:../Dave/Generated/UCPROBE/cpu_c.c **** 
 501:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_PENDSV:                                   /* PendSV.                         
 502:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_ENTER();
 819              	 .loc 1 502 0
 820 005c FFF7FEFF 	 bl CPU_SR_Save
 821 0060 031C     	 mov r3,r0
 822 0062 7B61     	 str r3,[r7,#20]
 503:../Dave/Generated/UCPROBE/cpu_c.c ****               temp                 = CPU_REG_NVIC_SHPRI3;
 823              	 .loc 1 503 0
 824 0064 4B4B     	 ldr r3,.L62+8
 825 0066 1B68     	 ldr r3,[r3]
 826 0068 3B61     	 str r3,[r7,#16]
 504:../Dave/Generated/UCPROBE/cpu_c.c ****               temp                &= ~(DEF_OCTET_MASK << (2 * DEF_OCTET_NBR_BITS));
 827              	 .loc 1 504 0
 828 006a 3B69     	 ldr r3,[r7,#16]
 829 006c 4A4A     	 ldr r2,.L62+12
 830 006e 1340     	 and r3,r2
 831 0070 3B61     	 str r3,[r7,#16]
 505:../Dave/Generated/UCPROBE/cpu_c.c ****               temp                |=  (prio           << (2 * DEF_OCTET_NBR_BITS));
 832              	 .loc 1 505 0
 833 0072 BB1D     	 add r3,r7,#6
 834 0074 1B78     	 ldrb r3,[r3]
 835 0076 1B04     	 lsl r3,r3,#16
 836 0078 1A1C     	 mov r2,r3
 837 007a 3B69     	 ldr r3,[r7,#16]
 838 007c 1343     	 orr r3,r2
 839 007e 3B61     	 str r3,[r7,#16]
 506:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_REG_NVIC_SHPRI3  = temp;
 840              	 .loc 1 506 0
 841 0080 444B     	 ldr r3,.L62+8
 842 0082 3A69     	 ldr r2,[r7,#16]
 843 0084 1A60     	 str r2,[r3]
 507:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_EXIT();
 844              	 .loc 1 507 0
 845 0086 7B69     	 ldr r3,[r7,#20]
 846 0088 181C     	 mov r0,r3
 847 008a FFF7FEFF 	 bl CPU_SR_Restore
 508:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 848              	 .loc 1 508 0
 849 008e 7AE0     	 b .L49
 850              	.L56:
 509:../Dave/Generated/UCPROBE/cpu_c.c **** 
 510:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_SYSTICK:                                  /* SysTick.                        
 511:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_ENTER();
 851              	 .loc 1 511 0
 852 0090 FFF7FEFF 	 bl CPU_SR_Save
 853 0094 031C     	 mov r3,r0
 854 0096 7B61     	 str r3,[r7,#20]
 512:../Dave/Generated/UCPROBE/cpu_c.c ****               temp                 = CPU_REG_NVIC_SHPRI3;
 855              	 .loc 1 512 0
 856 0098 3E4B     	 ldr r3,.L62+8
 857 009a 1B68     	 ldr r3,[r3]
 858 009c 3B61     	 str r3,[r7,#16]
 513:../Dave/Generated/UCPROBE/cpu_c.c ****               temp                &= ~((CPU_INT32U)DEF_OCTET_MASK << (3 * DEF_OCTET_NBR_BITS));
 859              	 .loc 1 513 0
 860 009e 3B69     	 ldr r3,[r7,#16]
 861 00a0 1B02     	 lsl r3,r3,#8
 862 00a2 1B0A     	 lsr r3,r3,#8
 863 00a4 3B61     	 str r3,[r7,#16]
 514:../Dave/Generated/UCPROBE/cpu_c.c ****               temp                |=  (prio                       << (3 * DEF_OCTET_NBR_BITS));
 864              	 .loc 1 514 0
 865 00a6 BB1D     	 add r3,r7,#6
 866 00a8 1B78     	 ldrb r3,[r3]
 867 00aa 1B06     	 lsl r3,r3,#24
 868 00ac 1A1C     	 mov r2,r3
 869 00ae 3B69     	 ldr r3,[r7,#16]
 870 00b0 1343     	 orr r3,r2
 871 00b2 3B61     	 str r3,[r7,#16]
 515:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_REG_NVIC_SHPRI3  = temp;
 872              	 .loc 1 515 0
 873 00b4 374B     	 ldr r3,.L62+8
 874 00b6 3A69     	 ldr r2,[r7,#16]
 875 00b8 1A60     	 str r2,[r3]
 516:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_EXIT();
 876              	 .loc 1 516 0
 877 00ba 7B69     	 ldr r3,[r7,#20]
 878 00bc 181C     	 mov r0,r3
 879 00be FFF7FEFF 	 bl CPU_SR_Restore
 517:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 880              	 .loc 1 517 0
 881 00c2 60E0     	 b .L49
 882              	.L50:
 518:../Dave/Generated/UCPROBE/cpu_c.c **** 
 519:../Dave/Generated/UCPROBE/cpu_c.c **** 
 520:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ---------------- EXTERNAL INTERR
 521:../Dave/Generated/UCPROBE/cpu_c.c ****          default:
 522:../Dave/Generated/UCPROBE/cpu_c.c ****              pos_max = CPU_INT_SRC_POS_MAX;
 883              	 .loc 1 522 0
 884 00c4 354B     	 ldr r3,.L62+16
 885 00c6 1B68     	 ldr r3,[r3]
 886 00c8 0133     	 add r3,r3,#1
 887 00ca DBB2     	 uxtb r3,r3
 888 00cc 1F22     	 mov r2,#31
 889 00ce 1340     	 and r3,r2
 890 00d0 DBB2     	 uxtb r3,r3
 891 00d2 5B01     	 lsl r3,r3,#5
 892 00d4 DAB2     	 uxtb r2,r3
 893 00d6 0F23     	 mov r3,#15
 894 00d8 FB18     	 add r3,r7,r3
 895 00da 1032     	 add r2,r2,#16
 896 00dc 1A70     	 strb r2,[r3]
 523:../Dave/Generated/UCPROBE/cpu_c.c ****              if (pos < pos_max) {                               /* See Note #3.                    
 897              	 .loc 1 523 0
 898 00de FA1D     	 add r2,r7,#7
 899 00e0 0F23     	 mov r3,#15
 900 00e2 FB18     	 add r3,r7,r3
 901 00e4 1278     	 ldrb r2,[r2]
 902 00e6 1B78     	 ldrb r3,[r3]
 903 00e8 9A42     	 cmp r2,r3
 904 00ea 49D2     	 bcs .L58
 524:../Dave/Generated/UCPROBE/cpu_c.c ****                  group                    = (pos - 16) / 4;
 905              	 .loc 1 524 0
 906 00ec FB1D     	 add r3,r7,#7
 907 00ee 1B78     	 ldrb r3,[r3]
 908 00f0 103B     	 sub r3,r3,#16
 909 00f2 002B     	 cmp r3,#0
 910 00f4 00DA     	 bge .L59
 911 00f6 0333     	 add r3,r3,#3
 912              	.L59:
 913 00f8 9B10     	 asr r3,r3,#2
 914 00fa 1A1C     	 mov r2,r3
 915 00fc 0E23     	 mov r3,#14
 916 00fe FB18     	 add r3,r7,r3
 917 0100 1A70     	 strb r2,[r3]
 525:../Dave/Generated/UCPROBE/cpu_c.c ****                  nbr                      = (pos - 16) % 4;
 918              	 .loc 1 525 0
 919 0102 FB1D     	 add r3,r7,#7
 920 0104 1B78     	 ldrb r3,[r3]
 921 0106 103B     	 sub r3,r3,#16
 922 0108 254A     	 ldr r2,.L62+20
 923 010a 1340     	 and r3,r2
 924 010c 04D5     	 bpl .L60
 925 010e 013B     	 sub r3,r3,#1
 926 0110 0422     	 mov r2,#4
 927 0112 5242     	 neg r2,r2
 928 0114 1343     	 orr r3,r2
 929 0116 0133     	 add r3,r3,#1
 930              	.L60:
 931 0118 1A1C     	 mov r2,r3
 932 011a 0D23     	 mov r3,#13
 933 011c FB18     	 add r3,r7,r3
 934 011e 1A70     	 strb r2,[r3]
 526:../Dave/Generated/UCPROBE/cpu_c.c **** 
 527:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_ENTER();
 935              	 .loc 1 527 0
 936 0120 FFF7FEFF 	 bl CPU_SR_Save
 937 0124 031C     	 mov r3,r0
 938 0126 7B61     	 str r3,[r7,#20]
 528:../Dave/Generated/UCPROBE/cpu_c.c ****                  temp                     = CPU_REG_NVIC_PRIO(group);
 939              	 .loc 1 528 0
 940 0128 0E23     	 mov r3,#14
 941 012a FB18     	 add r3,r7,r3
 942 012c 1B78     	 ldrb r3,[r3]
 943 012e 1D4A     	 ldr r2,.L62+24
 944 0130 9446     	 mov ip,r2
 945 0132 6344     	 add r3,r3,ip
 946 0134 9B00     	 lsl r3,r3,#2
 947 0136 1B68     	 ldr r3,[r3]
 948 0138 3B61     	 str r3,[r7,#16]
 529:../Dave/Generated/UCPROBE/cpu_c.c ****                  temp                    &= ~(DEF_OCTET_MASK << (nbr * DEF_OCTET_NBR_BITS));
 949              	 .loc 1 529 0
 950 013a 0D23     	 mov r3,#13
 951 013c FB18     	 add r3,r7,r3
 952 013e 1B78     	 ldrb r3,[r3]
 953 0140 DB00     	 lsl r3,r3,#3
 954 0142 1A1C     	 mov r2,r3
 955 0144 FF23     	 mov r3,#255
 956 0146 9340     	 lsl r3,r3,r2
 957 0148 DA43     	 mvn r2,r3
 958 014a 3B69     	 ldr r3,[r7,#16]
 959 014c 1340     	 and r3,r2
 960 014e 3B61     	 str r3,[r7,#16]
 530:../Dave/Generated/UCPROBE/cpu_c.c ****                  temp                    |=  (prio           << (nbr * DEF_OCTET_NBR_BITS));
 961              	 .loc 1 530 0
 962 0150 BB1D     	 add r3,r7,#6
 963 0152 1B78     	 ldrb r3,[r3]
 964 0154 0D22     	 mov r2,#13
 965 0156 BA18     	 add r2,r7,r2
 966 0158 1278     	 ldrb r2,[r2]
 967 015a D200     	 lsl r2,r2,#3
 968 015c 9340     	 lsl r3,r3,r2
 969 015e 1A1C     	 mov r2,r3
 970 0160 3B69     	 ldr r3,[r7,#16]
 971 0162 1343     	 orr r3,r2
 972 0164 3B61     	 str r3,[r7,#16]
 531:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_REG_NVIC_PRIO(group) = temp;
 973              	 .loc 1 531 0
 974 0166 0E23     	 mov r3,#14
 975 0168 FB18     	 add r3,r7,r3
 976 016a 1B78     	 ldrb r3,[r3]
 977 016c 0D4A     	 ldr r2,.L62+24
 978 016e 9446     	 mov ip,r2
 979 0170 6344     	 add r3,r3,ip
 980 0172 9B00     	 lsl r3,r3,#2
 981 0174 3A69     	 ldr r2,[r7,#16]
 982 0176 1A60     	 str r2,[r3]
 532:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 983              	 .loc 1 532 0
 984 0178 7B69     	 ldr r3,[r7,#20]
 985 017a 181C     	 mov r0,r3
 986 017c FFF7FEFF 	 bl CPU_SR_Restore
 987              	.L58:
 533:../Dave/Generated/UCPROBE/cpu_c.c ****              }
 534:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 988              	 .loc 1 534 0
 989 0180 C046     	 mov r8,r8
 990 0182 00E0     	 b .L49
 991              	.L61:
 483:../Dave/Generated/UCPROBE/cpu_c.c **** 
 992              	 .loc 1 483 0
 993 0184 C046     	 mov r8,r8
 994              	.L49:
 535:../Dave/Generated/UCPROBE/cpu_c.c ****     }
 536:../Dave/Generated/UCPROBE/cpu_c.c **** }
 995              	 .loc 1 536 0
 996 0186 BD46     	 mov sp,r7
 997 0188 06B0     	 add sp,sp,#24
 998              	 
 999 018a 80BD     	 pop {r7,pc}
 1000              	.L63:
 1001              	 .align 2
 1002              	.L62:
 1003 018c 00000000 	 .word .L52
 1004 0190 1CED00E0 	 .word -536810212
 1005 0194 20ED00E0 	 .word -536810208
 1006 0198 FFFF00FF 	 .word -16711681
 1007 019c 04E000E0 	 .word -536813564
 1008 01a0 03000080 	 .word -2147483645
 1009 01a4 00390038 	 .word 939538688
 1010              	 .cfi_endproc
 1011              	.LFE5:
 1013              	 .section .text.CPU_IntSrcPrioGet,"ax",%progbits
 1014              	 .align 2
 1015              	 .global CPU_IntSrcPrioGet
 1016              	 .code 16
 1017              	 .thumb_func
 1019              	CPU_IntSrcPrioGet:
 1020              	.LFB6:
 537:../Dave/Generated/UCPROBE/cpu_c.c **** 
 538:../Dave/Generated/UCPROBE/cpu_c.c **** 
 539:../Dave/Generated/UCPROBE/cpu_c.c **** /*
 540:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 541:../Dave/Generated/UCPROBE/cpu_c.c **** *                                         CPU_IntSrcPrioGet()
 542:../Dave/Generated/UCPROBE/cpu_c.c **** *
 543:../Dave/Generated/UCPROBE/cpu_c.c **** * Description : Get priority of an interrupt source.
 544:../Dave/Generated/UCPROBE/cpu_c.c **** *
 545:../Dave/Generated/UCPROBE/cpu_c.c **** * Argument(s) : pos     Position of interrupt vector in interrupt table (see 'CPU_IntSrcDis()').
 546:../Dave/Generated/UCPROBE/cpu_c.c **** *
 547:../Dave/Generated/UCPROBE/cpu_c.c **** * Return(s)   : Priority of interrupt source.  If the interrupt source specified is invalid, then
 548:../Dave/Generated/UCPROBE/cpu_c.c **** *               DEF_INT_16S_MIN_VAL is returned.
 549:../Dave/Generated/UCPROBE/cpu_c.c **** *
 550:../Dave/Generated/UCPROBE/cpu_c.c **** * Caller(s)   : Application.
 551:../Dave/Generated/UCPROBE/cpu_c.c **** *
 552:../Dave/Generated/UCPROBE/cpu_c.c **** * Note(s)     : (1) See 'CPU_IntSrcDis()      Note #1'.
 553:../Dave/Generated/UCPROBE/cpu_c.c **** *
 554:../Dave/Generated/UCPROBE/cpu_c.c **** *               (2) See 'CPU_IntSrcPrioSet()  Note #2'.
 555:../Dave/Generated/UCPROBE/cpu_c.c **** *
 556:../Dave/Generated/UCPROBE/cpu_c.c **** *               (3) See 'CPU_IntSrcDis()      Note #3'.
 557:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 558:../Dave/Generated/UCPROBE/cpu_c.c **** */
 559:../Dave/Generated/UCPROBE/cpu_c.c **** 
 560:../Dave/Generated/UCPROBE/cpu_c.c **** CPU_INT16S  CPU_IntSrcPrioGet (CPU_INT08U  pos)
 561:../Dave/Generated/UCPROBE/cpu_c.c **** {
 1021              	 .loc 1 561 0
 1022              	 .cfi_startproc
 1023 0000 80B5     	 push {r7,lr}
 1024              	.LCFI18:
 1025              	 .cfi_def_cfa_offset 8
 1026              	 .cfi_offset 7,-8
 1027              	 .cfi_offset 14,-4
 1028 0002 86B0     	 sub sp,sp,#24
 1029              	.LCFI19:
 1030              	 .cfi_def_cfa_offset 32
 1031 0004 00AF     	 add r7,sp,#0
 1032              	.LCFI20:
 1033              	 .cfi_def_cfa_register 7
 1034 0006 021C     	 mov r2,r0
 1035 0008 FB1D     	 add r3,r7,#7
 1036 000a 1A70     	 strb r2,[r3]
 562:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  group;
 563:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  nbr;
 564:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  pos_max;
 565:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT16S  prio;
 566:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT32U  temp;
 567:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_SR_ALLOC();
 1037              	 .loc 1 567 0
 1038 000c 0023     	 mov r3,#0
 1039 000e 3B61     	 str r3,[r7,#16]
 568:../Dave/Generated/UCPROBE/cpu_c.c **** 
 569:../Dave/Generated/UCPROBE/cpu_c.c **** 
 570:../Dave/Generated/UCPROBE/cpu_c.c ****     switch (pos) {
 1040              	 .loc 1 570 0
 1041 0010 FB1D     	 add r3,r7,#7
 1042 0012 1B78     	 ldrb r3,[r3]
 1043 0014 0F2B     	 cmp r3,#15
 1044 0016 52D8     	 bhi .L65
 1045 0018 9A00     	 lsl r2,r3,#2
 1046 001a 564B     	 ldr r3,.L81
 1047 001c D318     	 add r3,r2,r3
 1048 001e 1B68     	 ldr r3,[r3]
 1049 0020 9F46     	 mov pc,r3
 1050              	 .section .rodata.CPU_IntSrcPrioGet,"a",%progbits
 1051              	 .align 2
 1052              	.L67:
 1053 0000 22000000 	 .word .L66
 1054 0004 2C000000 	 .word .L68
 1055 0008 38000000 	 .word .L69
 1056 000c 44000000 	 .word .L70
 1057 0010 BE000000 	 .word .L65
 1058 0014 BE000000 	 .word .L65
 1059 0018 BE000000 	 .word .L65
 1060 001c 22000000 	 .word .L66
 1061 0020 22000000 	 .word .L66
 1062 0024 22000000 	 .word .L66
 1063 0028 22000000 	 .word .L66
 1064 002c 50000000 	 .word .L71
 1065 0030 BE000000 	 .word .L65
 1066 0034 22000000 	 .word .L66
 1067 0038 72000000 	 .word .L72
 1068 003c 9C000000 	 .word .L73
 1069              	 .section .text.CPU_IntSrcPrioGet
 1070              	.L66:
 571:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_STK_PTR:                                  /* ---------------- INVALID OR RESE
 572:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RSVD_07:
 573:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RSVD_08:
 574:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RSVD_09:
 575:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RSVD_10:
 576:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RSVD_13:
 577:../Dave/Generated/UCPROBE/cpu_c.c ****               prio = DEF_INT_16S_MIN_VAL;
 1071              	 .loc 1 577 0
 1072 0022 1623     	 mov r3,#22
 1073 0024 FB18     	 add r3,r7,r3
 1074 0026 544A     	 ldr r2,.L81+4
 1075 0028 1A80     	 strh r2,[r3]
 578:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 1076              	 .loc 1 578 0
 1077 002a 9BE0     	 b .L74
 1078              	.L68:
 579:../Dave/Generated/UCPROBE/cpu_c.c **** 
 580:../Dave/Generated/UCPROBE/cpu_c.c **** 
 581:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ----------------- SYSTEM EXCEPTI
 582:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RESET:                                    /* Reset (see Note #2).            
 583:../Dave/Generated/UCPROBE/cpu_c.c ****               prio = -3;
 1079              	 .loc 1 583 0
 1080 002c 1623     	 mov r3,#22
 1081 002e FB18     	 add r3,r7,r3
 1082 0030 0322     	 mov r2,#3
 1083 0032 5242     	 neg r2,r2
 1084 0034 1A80     	 strh r2,[r3]
 584:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 1085              	 .loc 1 584 0
 1086 0036 95E0     	 b .L74
 1087              	.L69:
 585:../Dave/Generated/UCPROBE/cpu_c.c **** 
 586:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_NMI:                                      /* Non-maskable interrupt (see Note
 587:../Dave/Generated/UCPROBE/cpu_c.c ****               prio = -2;
 1088              	 .loc 1 587 0
 1089 0038 1623     	 mov r3,#22
 1090 003a FB18     	 add r3,r7,r3
 1091 003c 0222     	 mov r2,#2
 1092 003e 5242     	 neg r2,r2
 1093 0040 1A80     	 strh r2,[r3]
 588:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 1094              	 .loc 1 588 0
 1095 0042 8FE0     	 b .L74
 1096              	.L70:
 589:../Dave/Generated/UCPROBE/cpu_c.c **** 
 590:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_HFAULT:                                   /* Hard fault (see Note #2).       
 591:../Dave/Generated/UCPROBE/cpu_c.c ****               prio = -1;
 1097              	 .loc 1 591 0
 1098 0044 1623     	 mov r3,#22
 1099 0046 FB18     	 add r3,r7,r3
 1100 0048 0122     	 mov r2,#1
 1101 004a 5242     	 neg r2,r2
 1102 004c 1A80     	 strh r2,[r3]
 592:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 1103              	 .loc 1 592 0
 1104 004e 89E0     	 b .L74
 1105              	.L71:
 593:../Dave/Generated/UCPROBE/cpu_c.c **** 
 594:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_SVCALL:                                   /* SVCall.                         
 595:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_ENTER();
 1106              	 .loc 1 595 0
 1107 0050 FFF7FEFF 	 bl CPU_SR_Save
 1108 0054 031C     	 mov r3,r0
 1109 0056 3B61     	 str r3,[r7,#16]
 596:../Dave/Generated/UCPROBE/cpu_c.c ****               temp = CPU_REG_NVIC_SHPRI2;
 1110              	 .loc 1 596 0
 1111 0058 484B     	 ldr r3,.L81+8
 1112 005a 1B68     	 ldr r3,[r3]
 1113 005c FB60     	 str r3,[r7,#12]
 597:../Dave/Generated/UCPROBE/cpu_c.c ****               prio = (temp >> (3 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
 1114              	 .loc 1 597 0
 1115 005e FB68     	 ldr r3,[r7,#12]
 1116 0060 1A0E     	 lsr r2,r3,#24
 1117 0062 1623     	 mov r3,#22
 1118 0064 FB18     	 add r3,r7,r3
 1119 0066 1A80     	 strh r2,[r3]
 598:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_EXIT();
 1120              	 .loc 1 598 0
 1121 0068 3B69     	 ldr r3,[r7,#16]
 1122 006a 181C     	 mov r0,r3
 1123 006c FFF7FEFF 	 bl CPU_SR_Restore
 599:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 1124              	 .loc 1 599 0
 1125 0070 78E0     	 b .L74
 1126              	.L72:
 600:../Dave/Generated/UCPROBE/cpu_c.c **** 
 601:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_PENDSV:                                   /* PendSV.                         
 602:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_ENTER();
 1127              	 .loc 1 602 0
 1128 0072 FFF7FEFF 	 bl CPU_SR_Save
 1129 0076 031C     	 mov r3,r0
 1130 0078 3B61     	 str r3,[r7,#16]
 603:../Dave/Generated/UCPROBE/cpu_c.c ****               temp = CPU_REG_NVIC_SHPRI3;
 1131              	 .loc 1 603 0
 1132 007a 414B     	 ldr r3,.L81+12
 1133 007c 1B68     	 ldr r3,[r3]
 1134 007e FB60     	 str r3,[r7,#12]
 604:../Dave/Generated/UCPROBE/cpu_c.c ****               prio = (temp >> (2 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
 1135              	 .loc 1 604 0
 1136 0080 FB68     	 ldr r3,[r7,#12]
 1137 0082 1B0C     	 lsr r3,r3,#16
 1138 0084 9AB2     	 uxth r2,r3
 1139 0086 1623     	 mov r3,#22
 1140 0088 FB18     	 add r3,r7,r3
 1141 008a 111C     	 add r1,r2,#0
 1142 008c FF22     	 mov r2,#255
 1143 008e 0A40     	 and r2,r1
 1144 0090 1A80     	 strh r2,[r3]
 605:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_EXIT();
 1145              	 .loc 1 605 0
 1146 0092 3B69     	 ldr r3,[r7,#16]
 1147 0094 181C     	 mov r0,r3
 1148 0096 FFF7FEFF 	 bl CPU_SR_Restore
 606:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 1149              	 .loc 1 606 0
 1150 009a 63E0     	 b .L74
 1151              	.L73:
 607:../Dave/Generated/UCPROBE/cpu_c.c **** 
 608:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_SYSTICK:                                  /* SysTick.                        
 609:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_ENTER();
 1152              	 .loc 1 609 0
 1153 009c FFF7FEFF 	 bl CPU_SR_Save
 1154 00a0 031C     	 mov r3,r0
 1155 00a2 3B61     	 str r3,[r7,#16]
 610:../Dave/Generated/UCPROBE/cpu_c.c ****               temp = CPU_REG_NVIC_SHPRI3;
 1156              	 .loc 1 610 0
 1157 00a4 364B     	 ldr r3,.L81+12
 1158 00a6 1B68     	 ldr r3,[r3]
 1159 00a8 FB60     	 str r3,[r7,#12]
 611:../Dave/Generated/UCPROBE/cpu_c.c ****               prio = (temp >> (3 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
 1160              	 .loc 1 611 0
 1161 00aa FB68     	 ldr r3,[r7,#12]
 1162 00ac 1A0E     	 lsr r2,r3,#24
 1163 00ae 1623     	 mov r3,#22
 1164 00b0 FB18     	 add r3,r7,r3
 1165 00b2 1A80     	 strh r2,[r3]
 612:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_EXIT();
 1166              	 .loc 1 612 0
 1167 00b4 3B69     	 ldr r3,[r7,#16]
 1168 00b6 181C     	 mov r0,r3
 1169 00b8 FFF7FEFF 	 bl CPU_SR_Restore
 613:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 1170              	 .loc 1 613 0
 1171 00bc 52E0     	 b .L74
 1172              	.L65:
 614:../Dave/Generated/UCPROBE/cpu_c.c **** 
 615:../Dave/Generated/UCPROBE/cpu_c.c **** 
 616:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ---------------- EXTERNAL INTERR
 617:../Dave/Generated/UCPROBE/cpu_c.c ****          default:
 618:../Dave/Generated/UCPROBE/cpu_c.c ****              pos_max = CPU_INT_SRC_POS_MAX;
 1173              	 .loc 1 618 0
 1174 00be 314B     	 ldr r3,.L81+16
 1175 00c0 1B68     	 ldr r3,[r3]
 1176 00c2 0133     	 add r3,r3,#1
 1177 00c4 DBB2     	 uxtb r3,r3
 1178 00c6 1F22     	 mov r2,#31
 1179 00c8 1340     	 and r3,r2
 1180 00ca DBB2     	 uxtb r3,r3
 1181 00cc 5B01     	 lsl r3,r3,#5
 1182 00ce DAB2     	 uxtb r2,r3
 1183 00d0 0B23     	 mov r3,#11
 1184 00d2 FB18     	 add r3,r7,r3
 1185 00d4 1032     	 add r2,r2,#16
 1186 00d6 1A70     	 strb r2,[r3]
 619:../Dave/Generated/UCPROBE/cpu_c.c ****              if (pos < pos_max) {                               /* See Note #3.                    
 1187              	 .loc 1 619 0
 1188 00d8 FA1D     	 add r2,r7,#7
 1189 00da 0B23     	 mov r3,#11
 1190 00dc FB18     	 add r3,r7,r3
 1191 00de 1278     	 ldrb r2,[r2]
 1192 00e0 1B78     	 ldrb r3,[r3]
 1193 00e2 9A42     	 cmp r2,r3
 1194 00e4 39D2     	 bcs .L75
 620:../Dave/Generated/UCPROBE/cpu_c.c ****                  group = (pos - 16) / 4;
 1195              	 .loc 1 620 0
 1196 00e6 FB1D     	 add r3,r7,#7
 1197 00e8 1B78     	 ldrb r3,[r3]
 1198 00ea 103B     	 sub r3,r3,#16
 1199 00ec 002B     	 cmp r3,#0
 1200 00ee 00DA     	 bge .L76
 1201 00f0 0333     	 add r3,r3,#3
 1202              	.L76:
 1203 00f2 9B10     	 asr r3,r3,#2
 1204 00f4 1A1C     	 mov r2,r3
 1205 00f6 0A23     	 mov r3,#10
 1206 00f8 FB18     	 add r3,r7,r3
 1207 00fa 1A70     	 strb r2,[r3]
 621:../Dave/Generated/UCPROBE/cpu_c.c ****                  nbr   = (pos - 16) % 4;
 1208              	 .loc 1 621 0
 1209 00fc FB1D     	 add r3,r7,#7
 1210 00fe 1B78     	 ldrb r3,[r3]
 1211 0100 103B     	 sub r3,r3,#16
 1212 0102 214A     	 ldr r2,.L81+20
 1213 0104 1340     	 and r3,r2
 1214 0106 04D5     	 bpl .L77
 1215 0108 013B     	 sub r3,r3,#1
 1216 010a 0422     	 mov r2,#4
 1217 010c 5242     	 neg r2,r2
 1218 010e 1343     	 orr r3,r2
 1219 0110 0133     	 add r3,r3,#1
 1220              	.L77:
 1221 0112 1A1C     	 mov r2,r3
 1222 0114 0923     	 mov r3,#9
 1223 0116 FB18     	 add r3,r7,r3
 1224 0118 1A70     	 strb r2,[r3]
 622:../Dave/Generated/UCPROBE/cpu_c.c **** 
 623:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_ENTER();
 1225              	 .loc 1 623 0
 1226 011a FFF7FEFF 	 bl CPU_SR_Save
 1227 011e 031C     	 mov r3,r0
 1228 0120 3B61     	 str r3,[r7,#16]
 624:../Dave/Generated/UCPROBE/cpu_c.c ****                  temp  = CPU_REG_NVIC_PRIO(group);
 1229              	 .loc 1 624 0
 1230 0122 0A23     	 mov r3,#10
 1231 0124 FB18     	 add r3,r7,r3
 1232 0126 1B78     	 ldrb r3,[r3]
 1233 0128 184A     	 ldr r2,.L81+24
 1234 012a 9446     	 mov ip,r2
 1235 012c 6344     	 add r3,r3,ip
 1236 012e 9B00     	 lsl r3,r3,#2
 1237 0130 1B68     	 ldr r3,[r3]
 1238 0132 FB60     	 str r3,[r7,#12]
 625:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 1239              	 .loc 1 625 0
 1240 0134 3B69     	 ldr r3,[r7,#16]
 1241 0136 181C     	 mov r0,r3
 1242 0138 FFF7FEFF 	 bl CPU_SR_Restore
 626:../Dave/Generated/UCPROBE/cpu_c.c **** 
 627:../Dave/Generated/UCPROBE/cpu_c.c ****                  prio  = (temp >> (nbr * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
 1243              	 .loc 1 627 0
 1244 013c 0923     	 mov r3,#9
 1245 013e FB18     	 add r3,r7,r3
 1246 0140 1B78     	 ldrb r3,[r3]
 1247 0142 DB00     	 lsl r3,r3,#3
 1248 0144 1A1C     	 mov r2,r3
 1249 0146 FB68     	 ldr r3,[r7,#12]
 1250 0148 D340     	 lsr r3,r3,r2
 1251 014a 9AB2     	 uxth r2,r3
 1252 014c 1623     	 mov r3,#22
 1253 014e FB18     	 add r3,r7,r3
 1254 0150 111C     	 add r1,r2,#0
 1255 0152 FF22     	 mov r2,#255
 1256 0154 0A40     	 and r2,r1
 1257 0156 1A80     	 strh r2,[r3]
 628:../Dave/Generated/UCPROBE/cpu_c.c ****              } else {
 629:../Dave/Generated/UCPROBE/cpu_c.c ****                  prio  = DEF_INT_16S_MIN_VAL;
 630:../Dave/Generated/UCPROBE/cpu_c.c ****              }
 631:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 1258              	 .loc 1 631 0
 1259 0158 03E0     	 b .L80
 1260              	.L75:
 629:../Dave/Generated/UCPROBE/cpu_c.c ****              }
 1261              	 .loc 1 629 0
 1262 015a 1623     	 mov r3,#22
 1263 015c FB18     	 add r3,r7,r3
 1264 015e 064A     	 ldr r2,.L81+4
 1265 0160 1A80     	 strh r2,[r3]
 1266              	.L80:
 1267              	 .loc 1 631 0
 1268 0162 C046     	 mov r8,r8
 1269              	.L74:
 632:../Dave/Generated/UCPROBE/cpu_c.c ****     }
 633:../Dave/Generated/UCPROBE/cpu_c.c **** 
 634:../Dave/Generated/UCPROBE/cpu_c.c ****     return (prio);
 1270              	 .loc 1 634 0
 1271 0164 1623     	 mov r3,#22
 1272 0166 FB18     	 add r3,r7,r3
 1273 0168 1B88     	 ldrh r3,[r3]
 1274 016a 1BB2     	 sxth r3,r3
 635:../Dave/Generated/UCPROBE/cpu_c.c **** }
 1275              	 .loc 1 635 0
 1276 016c 181C     	 mov r0,r3
 1277 016e BD46     	 mov sp,r7
 1278 0170 06B0     	 add sp,sp,#24
 1279              	 
 1280 0172 80BD     	 pop {r7,pc}
 1281              	.L82:
 1282              	 .align 2
 1283              	.L81:
 1284 0174 00000000 	 .word .L67
 1285 0178 0080FFFF 	 .word -32768
 1286 017c 1CED00E0 	 .word -536810212
 1287 0180 20ED00E0 	 .word -536810208
 1288 0184 04E000E0 	 .word -536813564
 1289 0188 03000080 	 .word -2147483645
 1290 018c 00390038 	 .word 939538688
 1291              	 .cfi_endproc
 1292              	.LFE6:
 1294              	 .section .text.CPU_RevBits,"ax",%progbits
 1295              	 .align 2
 1296              	 .global CPU_RevBits
 1297              	 .code 16
 1298              	 .thumb_func
 1300              	CPU_RevBits:
 1301              	.LFB7:
 636:../Dave/Generated/UCPROBE/cpu_c.c **** 
 637:../Dave/Generated/UCPROBE/cpu_c.c **** 
 638:../Dave/Generated/UCPROBE/cpu_c.c **** /*
 639:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 640:../Dave/Generated/UCPROBE/cpu_c.c **** *                                         CPU_RevBits()
 641:../Dave/Generated/UCPROBE/cpu_c.c **** *Description : Reverses the bits in a data value.
 642:../Dave/Generated/UCPROBE/cpu_c.c **** *
 643:../Dave/Generated/UCPROBE/cpu_c.c **** * Prototypes  : CPU_DATA  CPU_RevBits(CPU_DATA  val);
 644:../Dave/Generated/UCPROBE/cpu_c.c **** *
 645:../Dave/Generated/UCPROBE/cpu_c.c **** * Argument(s) : val         Data value to reverse bits.
 646:../Dave/Generated/UCPROBE/cpu_c.c **** *
 647:../Dave/Generated/UCPROBE/cpu_c.c **** * Return(s)   : Value with all bits in 'val' reversed (see Note #1).
 648:../Dave/Generated/UCPROBE/cpu_c.c **** *
 649:../Dave/Generated/UCPROBE/cpu_c.c **** * Caller(s)   : Application.
 650:../Dave/Generated/UCPROBE/cpu_c.c **** *
 651:../Dave/Generated/UCPROBE/cpu_c.c **** *               This function is an INTERNAL CPU module function but MAY be called by application f
 652:../Dave/Generated/UCPROBE/cpu_c.c **** *
 653:../Dave/Generated/UCPROBE/cpu_c.c **** * Note(s)     : (1) val is a 32-bit number
 654:../Dave/Generated/UCPROBE/cpu_c.c **** *                                (2) Goes through a number and checks for sets bits which are then 
 655:../Dave/Generated/UCPROBE/cpu_c.c **** *                                        in the reverse locations:
 656:../Dave/Generated/UCPROBE/cpu_c.c **** *
 657:../Dave/Generated/UCPROBE/cpu_c.c **** *                                        reverse_val                 =>     0b00000....00
 658:../Dave/Generated/UCPROBE/cpu_c.c **** *                                        val                         =>     0101100....10
 659:../Dave/Generated/UCPROBE/cpu_c.c **** *                                        val's 2nd bit is set        =>     reverse_val's bit (num_
 660:../Dave/Generated/UCPROBE/cpu_c.c **** *                                        val's 5th bit is set        =>     reverse_val's bit (num_
 661:../Dave/Generated/UCPROBE/cpu_c.c **** *                                        ...                                ...
 662:../Dave/Generated/UCPROBE/cpu_c.c **** *                                        ...                                ...
 663:../Dave/Generated/UCPROBE/cpu_c.c **** *
 664:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 665:../Dave/Generated/UCPROBE/cpu_c.c **** */
 666:../Dave/Generated/UCPROBE/cpu_c.c **** 
 667:../Dave/Generated/UCPROBE/cpu_c.c **** CPU_DATA CPU_RevBits(CPU_DATA val)
 668:../Dave/Generated/UCPROBE/cpu_c.c **** {
 1302              	 .loc 1 668 0
 1303              	 .cfi_startproc
 1304 0000 80B5     	 push {r7,lr}
 1305              	.LCFI21:
 1306              	 .cfi_def_cfa_offset 8
 1307              	 .cfi_offset 7,-8
 1308              	 .cfi_offset 14,-4
 1309 0002 86B0     	 sub sp,sp,#24
 1310              	.LCFI22:
 1311              	 .cfi_def_cfa_offset 32
 1312 0004 00AF     	 add r7,sp,#0
 1313              	.LCFI23:
 1314              	 .cfi_def_cfa_register 7
 1315 0006 7860     	 str r0,[r7,#4]
 669:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_DATA    reverse_val;
 670:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  nbr_bits;                                       /* establish how many bits are in v
 671:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT32U  cnt;                                            /* for stepping through each bit in
 672:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT32U  tmp;                                            /* gets shifted off bit to check if
 673:../Dave/Generated/UCPROBE/cpu_c.c **** 
 674:../Dave/Generated/UCPROBE/cpu_c.c **** 
 675:../Dave/Generated/UCPROBE/cpu_c.c ****         nbr_bits    = sizeof(CPU_DATA) * 8;
 1316              	 .loc 1 675 0
 1317 0008 0F23     	 mov r3,#15
 1318 000a FB18     	 add r3,r7,r3
 1319 000c 2022     	 mov r2,#32
 1320 000e 1A70     	 strb r2,[r3]
 676:../Dave/Generated/UCPROBE/cpu_c.c ****         reverse_val = 0;                                        /* make sure reverse_val is cleared
 1321              	 .loc 1 676 0
 1322 0010 0023     	 mov r3,#0
 1323 0012 7B61     	 str r3,[r7,#20]
 677:../Dave/Generated/UCPROBE/cpu_c.c **** 
 678:../Dave/Generated/UCPROBE/cpu_c.c ****     for (cnt = 0; cnt < nbr_bits; cnt++)
 1324              	 .loc 1 678 0
 1325 0014 0023     	 mov r3,#0
 1326 0016 3B61     	 str r3,[r7,#16]
 1327 0018 1AE0     	 b .L84
 1328              	.L86:
 679:../Dave/Generated/UCPROBE/cpu_c.c ****     {
 680:../Dave/Generated/UCPROBE/cpu_c.c ****         tmp = (val & (1 << cnt));                               /* shift the next bit into tmp     
 1329              	 .loc 1 680 0
 1330 001a 3B69     	 ldr r3,[r7,#16]
 1331 001c 0122     	 mov r2,#1
 1332 001e 9A40     	 lsl r2,r2,r3
 1333 0020 131C     	 mov r3,r2
 1334 0022 1A1C     	 mov r2,r3
 1335 0024 7B68     	 ldr r3,[r7,#4]
 1336 0026 1340     	 and r3,r2
 1337 0028 BB60     	 str r3,[r7,#8]
 681:../Dave/Generated/UCPROBE/cpu_c.c **** 
 682:../Dave/Generated/UCPROBE/cpu_c.c ****         if(tmp) {
 1338              	 .loc 1 682 0
 1339 002a BB68     	 ldr r3,[r7,#8]
 1340 002c 002B     	 cmp r3,#0
 1341 002e 0CD0     	 beq .L85
 683:../Dave/Generated/UCPROBE/cpu_c.c ****             reverse_val |= (1 << ((nbr_bits - 1) - cnt));       /* shift in a 1 bit to reverse equi
 1342              	 .loc 1 683 0
 1343 0030 0F23     	 mov r3,#15
 1344 0032 FB18     	 add r3,r7,r3
 1345 0034 1A78     	 ldrb r2,[r3]
 1346 0036 3B69     	 ldr r3,[r7,#16]
 1347 0038 D31A     	 sub r3,r2,r3
 1348 003a 013B     	 sub r3,r3,#1
 1349 003c 1A1C     	 mov r2,r3
 1350 003e 0123     	 mov r3,#1
 1351 0040 9340     	 lsl r3,r3,r2
 1352 0042 1A1C     	 mov r2,r3
 1353 0044 7B69     	 ldr r3,[r7,#20]
 1354 0046 1343     	 orr r3,r2
 1355 0048 7B61     	 str r3,[r7,#20]
 1356              	.L85:
 678:../Dave/Generated/UCPROBE/cpu_c.c ****     {
 1357              	 .loc 1 678 0 discriminator 2
 1358 004a 3B69     	 ldr r3,[r7,#16]
 1359 004c 0133     	 add r3,r3,#1
 1360 004e 3B61     	 str r3,[r7,#16]
 1361              	.L84:
 678:../Dave/Generated/UCPROBE/cpu_c.c ****     {
 1362              	 .loc 1 678 0 is_stmt 0 discriminator 1
 1363 0050 0F23     	 mov r3,#15
 1364 0052 FB18     	 add r3,r7,r3
 1365 0054 1A78     	 ldrb r2,[r3]
 1366 0056 3B69     	 ldr r3,[r7,#16]
 1367 0058 9A42     	 cmp r2,r3
 1368 005a DED8     	 bhi .L86
 684:../Dave/Generated/UCPROBE/cpu_c.c ****         }
 685:../Dave/Generated/UCPROBE/cpu_c.c ****     }
 686:../Dave/Generated/UCPROBE/cpu_c.c **** 
 687:../Dave/Generated/UCPROBE/cpu_c.c ****     return (reverse_val);
 1369              	 .loc 1 687 0 is_stmt 1
 1370 005c 7B69     	 ldr r3,[r7,#20]
 688:../Dave/Generated/UCPROBE/cpu_c.c **** }
 1371              	 .loc 1 688 0
 1372 005e 181C     	 mov r0,r3
 1373 0060 BD46     	 mov sp,r7
 1374 0062 06B0     	 add sp,sp,#24
 1375              	 
 1376 0064 80BD     	 pop {r7,pc}
 1377              	 .cfi_endproc
 1378              	.LFE7:
 1380 0066 C046     	 .text
 1381              	.Letext0:
 1382              	 .file 2 "../Dave/Generated/UCPROBE/cpu.h"
DEFINED SYMBOLS
                            *ABS*:00000000 cpu_c.c
    {standard input}:18     .text.CPU_BitBandClr:00000000 $t
    {standard input}:23     .text.CPU_BitBandClr:00000000 CPU_BitBandClr
    {standard input}:112    .text.CPU_BitBandClr:00000078 $d
    {standard input}:120    .text.CPU_BitBandSet:00000000 $t
    {standard input}:125    .text.CPU_BitBandSet:00000000 CPU_BitBandSet
    {standard input}:213    .text.CPU_BitBandSet:00000078 $d
    {standard input}:221    .text.CPU_IntSrcDis:00000000 $t
    {standard input}:226    .text.CPU_IntSrcDis:00000000 CPU_IntSrcDis
    {standard input}:258    .rodata.CPU_IntSrcDis:00000000 $d
    {standard input}:387    .text.CPU_IntSrcDis:000000d4 $d
    {standard input}:396    .text.CPU_IntSrcEn:00000000 $t
    {standard input}:401    .text.CPU_IntSrcEn:00000000 CPU_IntSrcEn
    {standard input}:433    .rodata.CPU_IntSrcEn:00000000 $d
    {standard input}:562    .text.CPU_IntSrcEn:000000d4 $d
    {standard input}:571    .text.CPU_IntSrcPendClr:00000000 $t
    {standard input}:576    .text.CPU_IntSrcPendClr:00000000 CPU_IntSrcPendClr
    {standard input}:608    .rodata.CPU_IntSrcPendClr:00000000 $d
    {standard input}:719    .text.CPU_IntSrcPendClr:000000b8 $d
    {standard input}:727    .text.CPU_IntSrcPrioSet:00000000 $t
    {standard input}:732    .text.CPU_IntSrcPrioSet:00000000 CPU_IntSrcPrioSet
    {standard input}:767    .rodata.CPU_IntSrcPrioSet:00000000 $d
    {standard input}:1003   .text.CPU_IntSrcPrioSet:0000018c $d
    {standard input}:1014   .text.CPU_IntSrcPrioGet:00000000 $t
    {standard input}:1019   .text.CPU_IntSrcPrioGet:00000000 CPU_IntSrcPrioGet
    {standard input}:1051   .rodata.CPU_IntSrcPrioGet:00000000 $d
    {standard input}:1284   .text.CPU_IntSrcPrioGet:00000174 $d
    {standard input}:1295   .text.CPU_RevBits:00000000 $t
    {standard input}:1300   .text.CPU_RevBits:00000000 CPU_RevBits
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
CPU_SR_Save
CPU_SR_Restore
