v++ -c -k  gqeAggr  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_aggr_v2.cpp -o gqeAggr.xo -t hw --config /home/jiong/bsc-project/tests/test/config_kernel.cfg -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/report/gqeAggr
	Log files: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/log/gqeAggr
Running Dispatch Server on port:32771
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/test/build/database/gqeAggr/gqeAggr.xo.compile_summary, at Mon Jan  2 03:12:55 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan  2 03:12:55 2023
Running Rule Check Server on port:37119
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/test/build/database/gqeAggr/report/gqeAggr/v++_compile_gqeAggr_guidance.html', at Mon Jan  2 03:12:56 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'gqeAggr'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqeAggr Log file: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/gqeAggr/gqeAggr/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_302_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_302_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_311_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_311_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_340_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_340_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_358_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_358_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_377_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_377_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_381_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_381_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_390_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_390_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_395_8'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_395_8'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_357_1.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_357_1.1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_213_1'
INFO: [v++ 204-61] Pipelining loop 'L_VEC_SPLIT'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'L_VEC_SPLIT'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_268_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_268_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_160_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_160_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_121_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_121_1'
INFO: [v++ 204-61] Pipelining loop 'ALU_Processing'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'ALU_Processing'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_64_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_64_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_111_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_109_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_266_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_266_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_266_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_266_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_410_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_436_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_436_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_458_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_458_5'
INFO: [v++ 204-61] Pipelining function 'var_const_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_const_cmp<32>'
INFO: [v++ 204-61] Pipelining function 'var_var_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_var_cmp<32>'
INFO: [v++ 204-61] Pipelining loop 'FILTER_MAIN_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'FILTER_MAIN_LOOP'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_INIT32'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'TRUE_TABLE_INIT32'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_READ'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TRUE_TABLE_READ'
INFO: [v++ 204-61] Pipelining loop 'FILTER_PRED_PASS'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_PRED_PASS'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_149_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [v++ 17-14] Message 'v++ 204-61' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_1'
INFO: [v++ 17-14] Message 'v++ 200-1470' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 252.61 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/report/gqeAggr/system_estimate_gqeAggr.xtxt
INFO: [v++ 60-586] Created gqeAggr.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/test/build/database/gqeAggr/gqeAggr.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 22m 51s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l gqeAggr.xo -o gqeAggr.xclbin -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --config config_link.cfg
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/reports/link
	Log files: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/logs/link
Running Dispatch Server on port:38415
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/test/build/database/gqeAggr/gqeAggr.xclbin.link_summary, at Mon Jan  2 04:35:53 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan  2 04:35:53 2023
Running Rule Check Server on port:33603
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/reports/link/v++_link_gqeAggr_guidance.html', at Mon Jan  2 04:35:56 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [04:36:18] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/tests/test/build/database/gqeAggr/gqeAggr.xo --config /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int --temp_dir /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Jan  2 04:36:23 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/tests/test/build/database/gqeAggr/gqeAggr.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [04:36:25] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/sys_link/iprepo/xilinx_com_hls_gqeAggr_1_0,gqeAggr -o /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [04:36:42] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1684.059 ; gain = 0.000 ; free physical = 74643 ; free virtual = 179559
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [04:36:42] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -sp gqeAggr_1.buf_in0:HBM[31] -sp gqeAggr_1.buf_in1:HBM[31] -sp gqeAggr_1.buf_in2:HBM[31] -sp gqeAggr_1.buf_in3:HBM[31] -sp gqeAggr_1.buf_in4:HBM[31] -sp gqeAggr_1.buf_in5:HBM[31] -sp gqeAggr_1.buf_in6:HBM[31] -sp gqeAggr_1.buf_in7:HBM[31] -sp gqeAggr_1.buf_metain:HBM[31] -sp gqeAggr_1.buf_metaout:HBM[30] -sp gqeAggr_1.buf_out0:HBM[30] -sp gqeAggr_1.buf_out1:HBM[30] -sp gqeAggr_1.buf_out2:HBM[30] -sp gqeAggr_1.buf_out3:HBM[30] -sp gqeAggr_1.buf_out4:HBM[30] -sp gqeAggr_1.buf_out5:HBM[30] -sp gqeAggr_1.buf_out6:HBM[30] -sp gqeAggr_1.buf_out7:HBM[30] -sp gqeAggr_1.buf_out8:HBM[30] -sp gqeAggr_1.buf_out9:HBM[30] -sp gqeAggr_1.buf_out10:HBM[30] -sp gqeAggr_1.buf_out11:HBM[30] -sp gqeAggr_1.buf_out12:HBM[30] -sp gqeAggr_1.buf_out13:HBM[30] -sp gqeAggr_1.buf_out14:HBM[30] -sp gqeAggr_1.buf_out15:HBM[30] -sp gqeAggr_1.buf_cfg:HBM[31] -sp gqeAggr_1.buf_result_info:HBM[30] -sp gqeAggr_1.ping_buf0:HBM[0] -sp gqeAggr_1.ping_buf1:HBM[4] -sp gqeAggr_1.ping_buf2:HBM[8] -sp gqeAggr_1.ping_buf3:HBM[12] -sp gqeAggr_1.pong_buf0:HBM[2] -sp gqeAggr_1.pong_buf1:HBM[6] -sp gqeAggr_1.pong_buf2:HBM[10] -sp gqeAggr_1.pong_buf3:HBM[14] -dmclkid 0 -r /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: gqeAggr, num: 1  {gqeAggr_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_in0, sptag: HBM[31]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_in1, sptag: HBM[31]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_in2, sptag: HBM[31]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_in3, sptag: HBM[31]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_in4, sptag: HBM[31]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_in5, sptag: HBM[31]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_in6, sptag: HBM[31]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_in7, sptag: HBM[31]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_metain, sptag: HBM[31]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_metaout, sptag: HBM[30]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out0, sptag: HBM[30]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out1, sptag: HBM[30]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out2, sptag: HBM[30]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out3, sptag: HBM[30]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out4, sptag: HBM[30]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out5, sptag: HBM[30]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out6, sptag: HBM[30]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out7, sptag: HBM[30]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out8, sptag: HBM[30]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out9, sptag: HBM[30]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out10, sptag: HBM[30]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out11, sptag: HBM[30]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out12, sptag: HBM[30]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out13, sptag: HBM[30]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out14, sptag: HBM[30]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out15, sptag: HBM[30]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_cfg, sptag: HBM[31]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_result_info, sptag: HBM[30]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: ping_buf0, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: ping_buf1, sptag: HBM[4]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: ping_buf2, sptag: HBM[8]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: ping_buf3, sptag: HBM[12]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: pong_buf0, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: pong_buf1, sptag: HBM[6]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: pong_buf2, sptag: HBM[10]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: pong_buf3, sptag: HBM[14]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_in0 to HBM[31] for directive gqeAggr_1.buf_in0:HBM[31]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_in1 to HBM[31] for directive gqeAggr_1.buf_in1:HBM[31]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_in2 to HBM[31] for directive gqeAggr_1.buf_in2:HBM[31]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_in3 to HBM[31] for directive gqeAggr_1.buf_in3:HBM[31]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_in4 to HBM[31] for directive gqeAggr_1.buf_in4:HBM[31]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_in5 to HBM[31] for directive gqeAggr_1.buf_in5:HBM[31]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_in6 to HBM[31] for directive gqeAggr_1.buf_in6:HBM[31]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_in7 to HBM[31] for directive gqeAggr_1.buf_in7:HBM[31]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_metain to HBM[31] for directive gqeAggr_1.buf_metain:HBM[31]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_metaout to HBM[30] for directive gqeAggr_1.buf_metaout:HBM[30]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out0 to HBM[30] for directive gqeAggr_1.buf_out0:HBM[30]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out1 to HBM[30] for directive gqeAggr_1.buf_out1:HBM[30]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out2 to HBM[30] for directive gqeAggr_1.buf_out2:HBM[30]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out3 to HBM[30] for directive gqeAggr_1.buf_out3:HBM[30]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out4 to HBM[30] for directive gqeAggr_1.buf_out4:HBM[30]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out5 to HBM[30] for directive gqeAggr_1.buf_out5:HBM[30]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out6 to HBM[30] for directive gqeAggr_1.buf_out6:HBM[30]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out7 to HBM[30] for directive gqeAggr_1.buf_out7:HBM[30]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out8 to HBM[30] for directive gqeAggr_1.buf_out8:HBM[30]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out9 to HBM[30] for directive gqeAggr_1.buf_out9:HBM[30]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out10 to HBM[30] for directive gqeAggr_1.buf_out10:HBM[30]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out11 to HBM[30] for directive gqeAggr_1.buf_out11:HBM[30]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out12 to HBM[30] for directive gqeAggr_1.buf_out12:HBM[30]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out13 to HBM[30] for directive gqeAggr_1.buf_out13:HBM[30]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out14 to HBM[30] for directive gqeAggr_1.buf_out14:HBM[30]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out15 to HBM[30] for directive gqeAggr_1.buf_out15:HBM[30]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_cfg to HBM[31] for directive gqeAggr_1.buf_cfg:HBM[31]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_result_info to HBM[30] for directive gqeAggr_1.buf_result_info:HBM[30]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.ping_buf0 to HBM[0] for directive gqeAggr_1.ping_buf0:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.ping_buf1 to HBM[4] for directive gqeAggr_1.ping_buf1:HBM[4]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.ping_buf2 to HBM[8] for directive gqeAggr_1.ping_buf2:HBM[8]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.ping_buf3 to HBM[12] for directive gqeAggr_1.ping_buf3:HBM[12]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.pong_buf0 to HBM[2] for directive gqeAggr_1.pong_buf0:HBM[2]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.pong_buf1 to HBM[6] for directive gqeAggr_1.pong_buf1:HBM[6]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.pong_buf2 to HBM[10] for directive gqeAggr_1.pong_buf2:HBM[10]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.pong_buf3 to HBM[14] for directive gqeAggr_1.pong_buf3:HBM[14]
INFO: [SYSTEM_LINK 82-37] [04:36:50] cfgen finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1684.059 ; gain = 0.000 ; free physical = 74564 ; free virtual = 179482
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [04:36:50] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/sys_link --output_dir /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [04:36:56] cf2bd finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1684.059 ; gain = 0.000 ; free physical = 75241 ; free virtual = 180158
INFO: [v++ 60-1441] [04:36:56] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 1582.180 ; gain = 0.000 ; free physical = 75343 ; free virtual = 180255
INFO: [v++ 60-1443] [04:36:56] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/run_link
INFO: [v++ 60-1441] [04:37:04] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1582.180 ; gain = 0.000 ; free physical = 76724 ; free virtual = 181638
INFO: [v++ 60-1443] [04:37:04] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/run_link
INFO: [v++ 60-1441] [04:37:09] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1582.180 ; gain = 0.000 ; free physical = 75993 ; free virtual = 180906
INFO: [v++ 60-1443] [04:37:09] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm -g --remote_ip_cache /home/jiong/bsc-project/tests/test/build/database/gqeAggr/.ipcache --output_dir /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int --log_dir /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/logs/link --report_dir /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/reports/link --config /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link --no-info --iprepo /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/xo/ip_repo/xilinx_com_hls_gqeAggr_1_0 --messageDb /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/run_link/vpl.pb /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[04:37:56] Run vpl: Step create_project: Started
Creating Vivado project.
[04:38:04] Run vpl: Step create_project: Completed
[04:38:04] Run vpl: Step create_bd: Started
[04:39:21] Run vpl: Step create_bd: RUNNING...
[04:40:37] Run vpl: Step create_bd: RUNNING...
[04:40:39] Run vpl: Step create_bd: Completed
[04:40:39] Run vpl: Step update_bd: Started
[04:40:39] Run vpl: Step update_bd: Completed
[04:40:39] Run vpl: Step generate_target: Started
[04:41:55] Run vpl: Step generate_target: RUNNING...
[04:43:10] Run vpl: Step generate_target: RUNNING...
[04:44:23] Run vpl: Step generate_target: Completed
[04:44:23] Run vpl: Step config_hw_runs: Started
[04:44:31] Run vpl: Step config_hw_runs: Completed
[04:44:31] Run vpl: Step synth: Started
[04:45:02] Block-level synthesis in progress, 0 of 28 jobs complete, 5 jobs running.
[04:45:33] Block-level synthesis in progress, 0 of 28 jobs complete, 8 jobs running.
[04:46:03] Block-level synthesis in progress, 0 of 28 jobs complete, 8 jobs running.
[04:46:34] Block-level synthesis in progress, 0 of 28 jobs complete, 8 jobs running.
[04:47:04] Block-level synthesis in progress, 0 of 28 jobs complete, 8 jobs running.
[04:47:34] Block-level synthesis in progress, 1 of 28 jobs complete, 7 jobs running.
[04:48:05] Block-level synthesis in progress, 1 of 28 jobs complete, 8 jobs running.
[04:48:35] Block-level synthesis in progress, 3 of 28 jobs complete, 6 jobs running.
[04:49:05] Block-level synthesis in progress, 4 of 28 jobs complete, 7 jobs running.
[04:49:36] Block-level synthesis in progress, 5 of 28 jobs complete, 7 jobs running.
[04:50:06] Block-level synthesis in progress, 7 of 28 jobs complete, 7 jobs running.
[04:50:36] Block-level synthesis in progress, 7 of 28 jobs complete, 8 jobs running.
[04:51:07] Block-level synthesis in progress, 7 of 28 jobs complete, 8 jobs running.
[04:51:38] Block-level synthesis in progress, 7 of 28 jobs complete, 8 jobs running.
[04:52:08] Block-level synthesis in progress, 7 of 28 jobs complete, 8 jobs running.
[04:52:39] Block-level synthesis in progress, 8 of 28 jobs complete, 7 jobs running.
[04:53:10] Block-level synthesis in progress, 9 of 28 jobs complete, 8 jobs running.
[04:53:41] Block-level synthesis in progress, 11 of 28 jobs complete, 6 jobs running.
[04:54:11] Block-level synthesis in progress, 12 of 28 jobs complete, 7 jobs running.
[04:54:42] Block-level synthesis in progress, 13 of 28 jobs complete, 7 jobs running.
[04:55:13] Block-level synthesis in progress, 13 of 28 jobs complete, 8 jobs running.
[04:55:43] Block-level synthesis in progress, 15 of 28 jobs complete, 6 jobs running.
[04:56:14] Block-level synthesis in progress, 15 of 28 jobs complete, 8 jobs running.
[04:56:44] Block-level synthesis in progress, 15 of 28 jobs complete, 8 jobs running.
[04:57:15] Block-level synthesis in progress, 15 of 28 jobs complete, 8 jobs running.
[04:57:46] Block-level synthesis in progress, 17 of 28 jobs complete, 6 jobs running.
[04:58:16] Block-level synthesis in progress, 18 of 28 jobs complete, 7 jobs running.
[04:58:47] Block-level synthesis in progress, 21 of 28 jobs complete, 5 jobs running.
[04:59:18] Block-level synthesis in progress, 23 of 28 jobs complete, 4 jobs running.
[04:59:49] Block-level synthesis in progress, 24 of 28 jobs complete, 4 jobs running.
[05:00:19] Block-level synthesis in progress, 24 of 28 jobs complete, 4 jobs running.
[05:00:50] Block-level synthesis in progress, 25 of 28 jobs complete, 3 jobs running.
[05:01:21] Block-level synthesis in progress, 25 of 28 jobs complete, 3 jobs running.
[05:01:52] Block-level synthesis in progress, 26 of 28 jobs complete, 2 jobs running.
[05:02:23] Block-level synthesis in progress, 26 of 28 jobs complete, 2 jobs running.
[05:02:54] Block-level synthesis in progress, 26 of 28 jobs complete, 2 jobs running.
[05:03:24] Block-level synthesis in progress, 26 of 28 jobs complete, 2 jobs running.
[05:03:55] Block-level synthesis in progress, 26 of 28 jobs complete, 2 jobs running.
[05:04:25] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:04:56] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:05:27] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:05:58] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:06:28] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:06:59] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:07:30] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:08:01] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:08:31] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:09:02] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:09:33] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:10:04] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:10:34] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:11:05] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:11:36] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:12:06] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:12:37] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:13:08] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:13:38] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:14:09] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:14:40] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:15:11] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:15:42] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:16:12] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:16:43] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:17:14] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:17:44] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:18:15] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:18:45] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:19:16] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:19:46] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:20:17] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:20:47] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:21:17] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:21:47] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:22:18] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:22:49] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:23:20] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:23:50] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:24:21] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:24:52] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:25:22] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:25:53] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:26:24] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:26:54] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:27:25] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:27:56] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:28:27] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:28:58] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:29:28] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:29:59] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:30:30] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:31:00] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:31:31] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:32:02] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:32:33] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:33:03] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:33:34] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:34:05] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:34:36] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:35:06] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:35:37] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:36:08] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:36:39] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:37:10] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:37:40] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:38:10] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:38:41] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:39:12] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:39:42] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:40:13] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:40:43] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:41:14] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:41:45] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:42:16] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:42:47] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:43:17] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:43:48] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:44:18] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:44:49] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:45:20] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:45:51] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:46:21] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:46:52] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:47:23] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:47:54] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:48:24] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:48:55] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:49:26] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:49:57] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:50:27] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:50:57] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:51:28] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:51:59] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:52:30] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:53:00] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:53:31] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:54:02] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:54:32] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:55:02] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:55:33] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:56:04] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:56:35] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:57:05] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:57:36] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:58:07] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:58:38] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:59:08] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[05:59:39] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:00:10] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:00:41] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:01:11] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:01:42] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:02:13] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:02:44] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:03:15] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:03:46] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:04:16] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:04:47] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:05:17] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:05:48] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:06:19] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:06:49] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:07:20] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:07:50] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:08:20] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:08:51] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:09:22] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:09:52] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:10:23] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:10:54] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:11:25] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:11:55] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:12:26] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:12:57] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:13:28] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:13:58] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:14:29] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:14:59] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:15:30] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:16:01] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:16:32] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:17:03] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:17:33] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:18:04] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:18:35] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:19:05] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:19:36] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:20:07] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:20:37] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:21:08] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:21:39] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:22:09] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:22:40] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:23:10] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:23:41] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:24:11] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:24:42] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:25:13] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:25:44] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:26:14] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:26:45] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:27:16] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:27:47] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:28:18] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:28:49] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:29:20] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:29:51] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:30:21] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:30:52] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:31:23] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:31:54] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:32:25] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:32:56] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:33:26] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:33:57] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:34:28] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:34:58] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:35:29] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:36:00] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:36:30] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:37:01] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:37:31] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:38:02] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:38:32] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:39:03] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:39:33] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:40:04] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:40:35] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:41:05] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:41:36] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[06:42:06] Block-level synthesis in progress, 28 of 28 jobs complete, 0 jobs running.
[06:42:37] Top-level synthesis in progress.
[06:43:07] Top-level synthesis in progress.
[06:43:38] Top-level synthesis in progress.
[06:44:09] Top-level synthesis in progress.
[06:44:39] Top-level synthesis in progress.
[06:45:10] Top-level synthesis in progress.
[06:45:35] Run vpl: Step synth: Completed
[06:45:35] Run vpl: Step impl: Started
[07:14:50] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 02h 37m 36s 

[07:14:50] Starting logic optimization..
[07:18:56] Phase 1 Retarget
[07:19:58] Phase 2 Constant propagation
[07:20:29] Phase 3 Sweep
[07:23:33] Phase 4 BUFG optimization
[07:24:35] Phase 5 Shift Register Optimization
[07:25:06] Phase 6 Post Processing Netlist
[07:33:19] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 18m 29s 

[07:33:19] Starting logic placement..
[07:36:24] Phase 1 Placer Initialization
[07:36:24] Phase 1.1 Placer Initialization Netlist Sorting
[07:43:34] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[07:47:40] Phase 1.3 Build Placer Netlist Model
[07:54:52] Phase 1.4 Constrain Clocks/Macros
[07:56:24] Phase 2 Global Placement
[07:56:24] Phase 2.1 Floorplanning
[08:01:01] Phase 2.1.1 Partition Driven Placement
[08:01:01] Phase 2.1.1.1 PBP: Partition Driven Placement
[08:16:56] Phase 2.1.1.2 PBP: Clock Region Placement
[08:22:39] Phase 2.1.1.3 PBP: Discrete Incremental
[08:22:39] Phase 2.1.1.4 PBP: Compute Congestion
[08:22:39] Phase 2.1.1.5 PBP: Macro Placement
[08:22:39] Phase 2.1.1.6 PBP: UpdateTiming
[08:23:41] Phase 2.1.1.7 PBP: Add part constraints
[08:23:41] Phase 2.2 Update Timing before SLR Path Opt
[08:24:13] Phase 2.3 Global Placement Core
[08:51:44] Phase 2.3.1 Physical Synthesis In Placer
[09:18:49] Phase 3 Detail Placement
[09:18:49] Phase 3.1 Commit Multi Column Macros
[09:19:20] Phase 3.2 Commit Most Macros & LUTRAMs
[09:30:48] Phase 3.3 Small Shape DP
[09:30:48] Phase 3.3.1 Small Shape Clustering
[09:34:57] Phase 3.3.2 Flow Legalize Slice Clusters
[09:35:28] Phase 3.3.3 Slice Area Swap
[09:47:56] Phase 3.4 Place Remaining
[09:48:27] Phase 3.5 Re-assign LUT pins
[09:51:35] Phase 3.6 Pipeline Register Optimization
[09:51:35] Phase 3.7 Fast Optimization
[09:55:45] Phase 4 Post Placement Optimization and Clean-Up
[09:55:45] Phase 4.1 Post Commit Optimization
[10:01:29] Phase 4.1.1 Post Placement Optimization
[10:02:00] Phase 4.1.1.1 BUFG Insertion
[10:02:00] Phase 1 Physical Synthesis Initialization
[10:06:05] Phase 4.1.1.2 BUFG Replication
[10:30:59] Phase 4.1.1.3 Replication
[10:35:07] Phase 4.2 Post Placement Cleanup
[10:35:39] Phase 4.3 Placer Reporting
[10:35:39] Phase 4.3.1 Print Estimated Congestion
[10:36:42] Phase 4.4 Final Placement Cleanup
[11:07:50] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 03h 34m 31s 

[11:07:50] Starting logic routing..
[11:11:28] Phase 1 Build RT Design
[11:20:52] Phase 2 Router Initialization
[11:20:52] Phase 2.1 Fix Topology Constraints
[11:30:43] Phase 2.2 Pre Route Cleanup
[11:31:45] Phase 2.3 Global Clock Net Routing
[11:33:50] Phase 2.4 Update Timing
[11:44:47] Phase 2.5 Update Timing for Bus Skew
[11:44:47] Phase 2.5.1 Update Timing
[11:49:25] Phase 3 Initial Routing
[11:49:25] Phase 3.1 Global Routing
[11:49:25] Phase 3.1.1 Global Routing
[11:49:25] Phase 3.1.1.1 Build GR Node Graph
[11:53:34] Phase 3.1.1.2 Run Global Routing
[12:09:10] Phase 4 Initial Routing Verification
[12:11:16] Phase 5 Rip-up And Reroute
[12:11:16] Phase 5.1 Global Iteration 0
[14:46:32] Phase 5.2 Global Iteration 1
[17:25:25] Phase 5.3 Global Iteration 2
[18:57:27] Phase 5.4 Global Iteration 3
[20:34:04] Phase 6 Delay and Skew Optimization
[20:34:04] Phase 6.1 Delay CleanUp
[20:34:04] Phase 6.1.1 Update Timing
[20:39:15] Phase 6.1.2 Update Timing
[20:43:26] Phase 6.2 Clock Skew Optimization
[20:45:30] Phase 7 Post Hold Fix
[20:45:30] Phase 7.1 Hold Fix Iter
[20:45:30] Phase 7.1.1 Update Timing
[20:49:42] Phase 8 Leaf Clock Prog Delay Opt
[21:03:45] Phase 8.1 Delay CleanUp
[21:03:45] Phase 8.1.1 Update Timing
[21:07:54] Phase 8.1.2 Update Timing
[21:12:01] Phase 8.2 Hold Fix Iter
[21:12:01] Phase 8.2.1 Update Timing
[21:17:45] Phase 8.2.2 Lut RouteThru Assignment for hold
[21:19:48] Phase 8.3 Additional Hold Fix
[21:46:15] Phase 9 Route finalize
[21:47:18] Phase 10 Verifying routed nets
[21:48:21] Phase 11 Depositing Routes
[22:34:21] Run vpl: Step impl: Failed
[22:34:21] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while  Compiling (bitstream) accelerator binary: gqeAggr Log file: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log  :
ERROR: [VPL RTSTAT-1] Unrouted nets: 1 net(s) are unrouted. The problem bus(es) and/or net(s) are level0_i/ulp/hmss_0/inst/hbm_inst/inst/TWO_STACK.u_hbm_top/TWO_STACK_HBM.hbm_two_stack_intf/HBM_ONE_STACK_INTF<1>_INST/AXI_13_RDATA[223].
ERROR: [VPL 12-1345] Error(s) found during DRC. Bitgen not run.
ERROR: [VPL 60-773] In '/home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/vivado/vpl/runme.log', caught Tcl error:  problem implementing dynamic region, impl_1: write_bitstream ERROR, please look at the run log file '/home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
WARNING: [VPL 60-732] Link warning: No monitor points found for BD automation.
WARNING: [VPL 60-732] Link warning: One or more timing paths failed timing targeting 300.000000 MHz for kernel clock 'clk_kernel_in'. The frequency is being automatically changed to 156.8 MHz to enable proper functionality
WARNING: [VPL 60-732] Link warning: One or more timing paths failed timing targeting 450 MHz for system clock 'hbm_aclk'. The frequency is being automatically changed to 396.1 MHz to enable proper functionality
ERROR: [VPL 60-704] Integration error, problem implementing dynamic region, impl_1: write_bitstream ERROR, please look at the run log file '/home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [22:34:22] Run run_link: Step vpl: Failed
Time (s): cpu = 00:33:21 ; elapsed = 17:57:13 . Memory (MB): peak = 1582.180 ; gain = 0.000 ; free physical = 71212 ; free virtual = 193259
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.

v++ -l gqeAggr.xo -o gqeAggr.xclbin -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/reports/link
	Log files: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/logs/link
Running Dispatch Server on port:45295
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/test/build/database/gqeAggr/gqeAggr.xclbin.link_summary, at Mon Jan  2 22:40:30 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan  2 22:40:30 2023
Running Rule Check Server on port:38387
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/reports/link/v++_link_gqeAggr_guidance.html', at Mon Jan  2 22:40:31 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [22:40:54] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/tests/test/build/database/gqeAggr/gqeAggr.xo --config /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int --temp_dir /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Jan  2 22:40:59 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/tests/test/build/database/gqeAggr/gqeAggr.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [22:41:01] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/sys_link/iprepo/xilinx_com_hls_gqeAggr_1_0,gqeAggr -o /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [22:41:09] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1684.059 ; gain = 0.000 ; free physical = 91838 ; free virtual = 211465
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [22:41:09] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -sp gqeAggr_1.buf_in0:HBM[1] -sp gqeAggr_1.buf_in1:HBM[1] -sp gqeAggr_1.buf_in2:HBM[1] -sp gqeAggr_1.buf_in3:HBM[1] -sp gqeAggr_1.buf_in4:HBM[1] -sp gqeAggr_1.buf_in5:HBM[1] -sp gqeAggr_1.buf_in6:HBM[1] -sp gqeAggr_1.buf_in7:HBM[1] -sp gqeAggr_1.buf_metain:HBM[1] -sp gqeAggr_1.buf_metaout:HBM[0] -sp gqeAggr_1.buf_out0:HBM[0] -sp gqeAggr_1.buf_out1:HBM[0] -sp gqeAggr_1.buf_out2:HBM[0] -sp gqeAggr_1.buf_out3:HBM[0] -sp gqeAggr_1.buf_out4:HBM[0] -sp gqeAggr_1.buf_out5:HBM[0] -sp gqeAggr_1.buf_out6:HBM[0] -sp gqeAggr_1.buf_out7:HBM[0] -sp gqeAggr_1.buf_out8:HBM[0] -sp gqeAggr_1.buf_out9:HBM[0] -sp gqeAggr_1.buf_out10:HBM[0] -sp gqeAggr_1.buf_out11:HBM[0] -sp gqeAggr_1.buf_out12:HBM[0] -sp gqeAggr_1.buf_out13:HBM[0] -sp gqeAggr_1.buf_out14:HBM[0] -sp gqeAggr_1.buf_out15:HBM[0] -sp gqeAggr_1.buf_cfg:HBM[1] -sp gqeAggr_1.buf_result_info:HBM[0] -sp gqeAggr_1.ping_buf0:HBM[2] -sp gqeAggr_1.ping_buf1:HBM[6] -sp gqeAggr_1.ping_buf2:HBM[10] -sp gqeAggr_1.ping_buf3:HBM[14] -sp gqeAggr_1.pong_buf0:HBM[4] -sp gqeAggr_1.pong_buf1:HBM[8] -sp gqeAggr_1.pong_buf2:HBM[12] -sp gqeAggr_1.pong_buf3:HBM[16] -dmclkid 0 -r /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: gqeAggr, num: 1  {gqeAggr_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_in0, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_in1, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_in2, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_in3, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_in4, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_in5, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_in6, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_in7, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_metain, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_metaout, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out0, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out1, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out2, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out3, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out4, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out5, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out6, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out7, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out8, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out9, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out10, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out11, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out12, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out13, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out14, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out15, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_cfg, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_result_info, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: ping_buf0, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: ping_buf1, sptag: HBM[6]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: ping_buf2, sptag: HBM[10]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: ping_buf3, sptag: HBM[14]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: pong_buf0, sptag: HBM[4]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: pong_buf1, sptag: HBM[8]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: pong_buf2, sptag: HBM[12]
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: pong_buf3, sptag: HBM[16]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_in0 to HBM[1] for directive gqeAggr_1.buf_in0:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_in1 to HBM[1] for directive gqeAggr_1.buf_in1:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_in2 to HBM[1] for directive gqeAggr_1.buf_in2:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_in3 to HBM[1] for directive gqeAggr_1.buf_in3:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_in4 to HBM[1] for directive gqeAggr_1.buf_in4:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_in5 to HBM[1] for directive gqeAggr_1.buf_in5:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_in6 to HBM[1] for directive gqeAggr_1.buf_in6:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_in7 to HBM[1] for directive gqeAggr_1.buf_in7:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_metain to HBM[1] for directive gqeAggr_1.buf_metain:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_metaout to HBM[0] for directive gqeAggr_1.buf_metaout:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out0 to HBM[0] for directive gqeAggr_1.buf_out0:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out1 to HBM[0] for directive gqeAggr_1.buf_out1:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out2 to HBM[0] for directive gqeAggr_1.buf_out2:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out3 to HBM[0] for directive gqeAggr_1.buf_out3:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out4 to HBM[0] for directive gqeAggr_1.buf_out4:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out5 to HBM[0] for directive gqeAggr_1.buf_out5:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out6 to HBM[0] for directive gqeAggr_1.buf_out6:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out7 to HBM[0] for directive gqeAggr_1.buf_out7:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out8 to HBM[0] for directive gqeAggr_1.buf_out8:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out9 to HBM[0] for directive gqeAggr_1.buf_out9:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out10 to HBM[0] for directive gqeAggr_1.buf_out10:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out11 to HBM[0] for directive gqeAggr_1.buf_out11:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out12 to HBM[0] for directive gqeAggr_1.buf_out12:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out13 to HBM[0] for directive gqeAggr_1.buf_out13:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out14 to HBM[0] for directive gqeAggr_1.buf_out14:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out15 to HBM[0] for directive gqeAggr_1.buf_out15:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_cfg to HBM[1] for directive gqeAggr_1.buf_cfg:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_result_info to HBM[0] for directive gqeAggr_1.buf_result_info:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.ping_buf0 to HBM[2] for directive gqeAggr_1.ping_buf0:HBM[2]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.ping_buf1 to HBM[6] for directive gqeAggr_1.ping_buf1:HBM[6]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.ping_buf2 to HBM[10] for directive gqeAggr_1.ping_buf2:HBM[10]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.ping_buf3 to HBM[14] for directive gqeAggr_1.ping_buf3:HBM[14]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.pong_buf0 to HBM[4] for directive gqeAggr_1.pong_buf0:HBM[4]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.pong_buf1 to HBM[8] for directive gqeAggr_1.pong_buf1:HBM[8]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.pong_buf2 to HBM[12] for directive gqeAggr_1.pong_buf2:HBM[12]
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.pong_buf3 to HBM[16] for directive gqeAggr_1.pong_buf3:HBM[16]
INFO: [SYSTEM_LINK 82-37] [22:41:19] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1684.059 ; gain = 0.000 ; free physical = 91841 ; free virtual = 211468
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [22:41:19] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/sys_link --output_dir /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [22:41:27] cf2bd finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1684.059 ; gain = 0.000 ; free physical = 91846 ; free virtual = 211470
INFO: [v++ 60-1441] [22:41:27] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1569.555 ; gain = 0.000 ; free physical = 91955 ; free virtual = 211574
INFO: [v++ 60-1443] [22:41:27] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/run_link
INFO: [v++ 60-1441] [22:41:36] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1569.555 ; gain = 0.000 ; free physical = 95264 ; free virtual = 214885
INFO: [v++ 60-1443] [22:41:36] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/run_link
INFO: [v++ 60-1441] [22:41:41] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1569.555 ; gain = 0.000 ; free physical = 94541 ; free virtual = 214161
INFO: [v++ 60-1443] [22:41:41] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm -g --remote_ip_cache /home/jiong/bsc-project/tests/test/build/database/gqeAggr/.ipcache --output_dir /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int --log_dir /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/logs/link --report_dir /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/reports/link --config /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link --no-info --iprepo /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/xo/ip_repo/xilinx_com_hls_gqeAggr_1_0 --messageDb /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/run_link/vpl.pb /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[22:42:25] Run vpl: Step create_project: Started
Creating Vivado project.
[22:42:31] Run vpl: Step create_project: Completed
[22:42:31] Run vpl: Step create_bd: Started
[22:43:48] Run vpl: Step create_bd: RUNNING...
[22:45:02] Run vpl: Step create_bd: Completed
[22:45:02] Run vpl: Step update_bd: Started
[22:45:04] Run vpl: Step update_bd: Completed
[22:45:04] Run vpl: Step generate_target: Started
[22:46:20] Run vpl: Step generate_target: RUNNING...
[22:47:35] Run vpl: Step generate_target: RUNNING...
[22:48:42] Run vpl: Step generate_target: Completed
[22:48:42] Run vpl: Step config_hw_runs: Started
[22:48:50] Run vpl: Step config_hw_runs: Completed
[22:48:50] Run vpl: Step synth: Started
[22:50:21] Block-level synthesis in progress, 0 of 19 jobs complete, 8 jobs running.
[22:50:52] Block-level synthesis in progress, 0 of 19 jobs complete, 8 jobs running.
[22:51:23] Block-level synthesis in progress, 0 of 19 jobs complete, 8 jobs running.
[22:51:53] Block-level synthesis in progress, 0 of 19 jobs complete, 8 jobs running.
[22:52:23] Block-level synthesis in progress, 0 of 19 jobs complete, 8 jobs running.
[22:52:53] Block-level synthesis in progress, 0 of 19 jobs complete, 8 jobs running.
[22:53:23] Block-level synthesis in progress, 1 of 19 jobs complete, 7 jobs running.
[22:53:54] Block-level synthesis in progress, 2 of 19 jobs complete, 7 jobs running.
[22:54:24] Block-level synthesis in progress, 3 of 19 jobs complete, 7 jobs running.
[22:54:55] Block-level synthesis in progress, 5 of 19 jobs complete, 6 jobs running.
[22:55:25] Block-level synthesis in progress, 6 of 19 jobs complete, 7 jobs running.
[22:55:55] Block-level synthesis in progress, 7 of 19 jobs complete, 7 jobs running.
[22:56:26] Block-level synthesis in progress, 7 of 19 jobs complete, 8 jobs running.
[22:56:56] Block-level synthesis in progress, 8 of 19 jobs complete, 7 jobs running.
[22:57:27] Block-level synthesis in progress, 8 of 19 jobs complete, 8 jobs running.
[22:57:57] Block-level synthesis in progress, 8 of 19 jobs complete, 8 jobs running.
[22:58:28] Block-level synthesis in progress, 9 of 19 jobs complete, 7 jobs running.
[22:58:58] Block-level synthesis in progress, 10 of 19 jobs complete, 7 jobs running.
[22:59:29] Block-level synthesis in progress, 12 of 19 jobs complete, 5 jobs running.
[23:00:00] Block-level synthesis in progress, 14 of 19 jobs complete, 3 jobs running.
[23:00:30] Block-level synthesis in progress, 14 of 19 jobs complete, 3 jobs running.
[23:01:01] Block-level synthesis in progress, 14 of 19 jobs complete, 3 jobs running.
[23:01:31] Block-level synthesis in progress, 16 of 19 jobs complete, 1 job running.
[23:02:02] Block-level synthesis in progress, 16 of 19 jobs complete, 1 job running.
[23:02:32] Block-level synthesis in progress, 16 of 19 jobs complete, 1 job running.
[23:03:03] Block-level synthesis in progress, 17 of 19 jobs complete, 1 job running.
[23:03:34] Block-level synthesis in progress, 17 of 19 jobs complete, 1 job running.
[23:04:04] Block-level synthesis in progress, 17 of 19 jobs complete, 1 job running.
[23:04:34] Block-level synthesis in progress, 17 of 19 jobs complete, 1 job running.
[23:05:05] Block-level synthesis in progress, 17 of 19 jobs complete, 1 job running.
[23:05:35] Block-level synthesis in progress, 17 of 19 jobs complete, 1 job running.
[23:06:06] Block-level synthesis in progress, 17 of 19 jobs complete, 1 job running.
[23:06:37] Block-level synthesis in progress, 17 of 19 jobs complete, 1 job running.
[23:07:07] Block-level synthesis in progress, 17 of 19 jobs complete, 1 job running.
[23:07:37] Block-level synthesis in progress, 18 of 19 jobs complete, 0 jobs running.
[23:08:08] Block-level synthesis in progress, 18 of 19 jobs complete, 1 job running.
[23:08:38] Block-level synthesis in progress, 18 of 19 jobs complete, 1 job running.
[23:09:09] Block-level synthesis in progress, 18 of 19 jobs complete, 1 job running.
[23:09:39] Block-level synthesis in progress, 18 of 19 jobs complete, 1 job running.
[23:10:10] Block-level synthesis in progress, 18 of 19 jobs complete, 1 job running.
[23:10:41] Block-level synthesis in progress, 18 of 19 jobs complete, 1 job running.
[23:10:53] Run vpl: Step synth: Completed
[23:10:53] Run vpl: Step impl: Started
[23:37:54] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 56m 08s 

[23:37:54] Starting logic optimization..
[23:40:57] Phase 1 Retarget
[23:41:58] Phase 2 Constant propagation
[23:43:00] Phase 3 Sweep
[23:46:04] Phase 4 BUFG optimization
[23:47:05] Phase 5 Shift Register Optimization
[23:47:05] Phase 6 Post Processing Netlist
[23:54:13] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 16m 19s 

[23:54:13] Starting logic placement..
[23:55:15] Phase 1 Placer Initialization
[23:55:15] Phase 1.1 Placer Initialization Netlist Sorting
[00:02:21] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[00:06:55] Phase 1.3 Build Placer Netlist Model
[00:15:02] Phase 1.4 Constrain Clocks/Macros
[00:17:05] Phase 2 Global Placement
[00:17:05] Phase 2.1 Floorplanning
[00:20:38] Phase 2.1.1 Partition Driven Placement
[00:21:08] Phase 2.1.1.1 PBP: Partition Driven Placement
[00:36:30] Phase 2.1.1.2 PBP: Clock Region Placement
[00:43:43] Phase 2.1.1.3 PBP: Discrete Incremental
[00:43:43] Phase 2.1.1.4 PBP: Compute Congestion
[00:44:14] Phase 2.1.1.5 PBP: Macro Placement
[00:44:45] Phase 2.1.1.6 PBP: UpdateTiming
[00:45:46] Phase 2.2 Update Timing before SLR Path Opt
[00:46:17] Phase 2.3 Global Placement Core
[01:19:42] Phase 2.3.1 Physical Synthesis In Placer
[01:50:03] Phase 3 Detail Placement
[01:50:03] Phase 3.1 Commit Multi Column Macros
[01:50:34] Phase 3.2 Commit Most Macros & LUTRAMs
[02:01:26] Phase 3.3 Small Shape DP
[02:01:26] Phase 3.3.1 Small Shape Clustering
[02:03:27] Phase 3.3.2 Flow Legalize Slice Clusters
[02:03:58] Phase 3.3.3 Slice Area Swap
[02:19:41] Phase 3.4 Place Remaining
[02:20:12] Phase 3.5 Re-assign LUT pins
[02:23:49] Phase 3.6 Pipeline Register Optimization
[02:24:19] Phase 3.7 Fast Optimization
[02:28:55] Phase 4 Post Placement Optimization and Clean-Up
[02:28:55] Phase 4.1 Post Commit Optimization
[02:35:01] Phase 4.1.1 Post Placement Optimization
[02:35:32] Phase 4.1.1.1 BUFG Insertion
[02:35:32] Phase 1 Physical Synthesis Initialization
[02:38:07] Phase 4.1.1.2 BUFG Replication
[02:51:56] Phase 4.1.1.3 Replication
[02:56:30] Phase 4.2 Post Placement Cleanup
[02:56:30] Phase 4.3 Placer Reporting
[02:57:00] Phase 4.3.1 Print Estimated Congestion
[02:57:31] Phase 4.4 Final Placement Cleanup
[03:33:21] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 03h 39m 07s 

[03:33:21] Starting logic routing..
[03:37:57] Phase 1 Build RT Design
[03:45:08] Phase 2 Router Initialization
[03:45:08] Phase 2.1 Fix Topology Constraints
[03:48:44] Phase 2.2 Pre Route Cleanup
[03:49:15] Phase 2.3 Global Clock Net Routing
[03:50:16] Phase 2.4 Update Timing
[04:01:55] Phase 2.5 Update Timing for Bus Skew
[04:01:55] Phase 2.5.1 Update Timing
[04:05:28] Phase 3 Initial Routing
[04:05:28] Phase 3.1 Global Routing
[04:05:28] Phase 3.1.1 Global Routing
[04:05:28] Phase 3.1.1.1 Build GR Node Graph
[04:10:05] Phase 3.1.1.2 Run Global Routing
[04:26:07] Phase 4 Rip-up And Reroute
[04:26:07] Phase 4.1 Global Iteration 0
[06:42:22] Phase 4.2 Global Iteration 1
[09:57:42] Phase 4.3 Global Iteration 2
[12:05:10] Phase 4.4 Global Iteration 3
[13:49:09] Phase 4.5 Global Iteration 4
[15:20:56] Phase 4.6 Global Iteration 5
[16:06:34] Phase 4.7 Global Iteration 6
[16:25:09] Phase 5 Delay and Skew Optimization
[16:25:09] Phase 5.1 Delay CleanUp
[16:25:09] Phase 5.1.1 Update Timing
[16:30:19] Phase 5.1.2 Update Timing
[16:33:24] Phase 5.2 Clock Skew Optimization
[16:35:29] Phase 6 Post Hold Fix
[16:35:29] Phase 6.1 Hold Fix Iter
[16:36:00] Phase 6.1.1 Update Timing
[16:42:13] Phase 6.1.2 Lut RouteThru Assignment for hold
[16:44:17] Phase 6.2 Additional Hold Fix
[16:52:34] Phase 7 Leaf Clock Prog Delay Opt
[17:05:34] Phase 7.1 Delay CleanUp
[17:06:05] Phase 7.1.1 Update Timing
[17:10:46] Phase 7.1.2 Update Timing
[17:14:56] Phase 7.2 Hold Fix Iter
[17:14:56] Phase 7.2.1 Update Timing
[17:22:43] Phase 7.2.2 Lut RouteThru Assignment for hold
[17:24:48] Phase 7.3 Additional Hold Fix
[17:50:41] Phase 7.4 Global Iteration for Hold
[17:50:41] Phase 7.4.1 Update Timing
[17:56:56] Phase 7.4.2 Fast Budgeting
[18:10:27] Phase 7.4.3 Update Timing
[18:19:49] Phase 8 Route finalize
[18:21:23] Phase 9 Verifying routed nets
[18:22:24] Phase 10 Depositing Routes
[18:26:02] Phase 11 Post Router Timing
[18:29:07] Phase 12 Physical Synthesis in Router
[18:29:07] Phase 12.1 Physical Synthesis Initialization
[18:34:49] Phase 12.2 Critical Path Optimization
[18:40:32] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 15h 07m 11s 

[18:40:32] Starting bitstream generation..
[19:29:37] Creating bitmap...
[19:50:25] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[19:50:25] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 01h 09m 53s 
[19:54:22] Run vpl: Step impl: Completed
[19:54:24] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [19:54:25] Run run_link: Step vpl: Completed
Time (s): cpu = 00:33:32 ; elapsed = 21:12:44 . Memory (MB): peak = 1569.555 ; gain = 0.000 ; free physical = 103871 ; free virtual = 225962
INFO: [v++ 60-1443] [19:54:25] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 356, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 173
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/gqeAggr.rtd -o /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/gqeAggr.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/gqeAggr.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [19:54:33] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1569.555 ; gain = 0.000 ; free physical = 106661 ; free virtual = 228627
INFO: [v++ 60-1443] [19:54:33] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/gqeAggr.rtd --append-section :JSON:/home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/gqeAggr_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/gqeAggr_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/gqeAggr.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /home/jiong/bsc-project/tests/test/build/database/gqeAggr/gqeAggr.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 50565188 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/gqeAggr_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 10514 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/gqeAggr_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 1143719 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/gqeAggr.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 37730 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (51799491 bytes) to the output file: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/gqeAggr.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [19:54:34] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1569.555 ; gain = 0.000 ; free physical = 106611 ; free virtual = 228625
INFO: [v++ 60-1443] [19:54:34] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/tests/test/build/database/gqeAggr/gqeAggr.xclbin.info --input /home/jiong/bsc-project/tests/test/build/database/gqeAggr/gqeAggr.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/run_link
INFO: [v++ 60-1441] [19:54:36] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1569.555 ; gain = 0.000 ; free physical = 106609 ; free virtual = 228625
INFO: [v++ 60-1443] [19:54:36] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/link/run_link
INFO: [v++ 60-1441] [19:54:36] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1569.555 ; gain = 0.000 ; free physical = 106609 ; free virtual = 228625
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/reports/link/system_estimate_gqeAggr.xtxt
INFO: [v++ 60-586] Created /home/jiong/bsc-project/tests/test/build/database/gqeAggr/gqeAggr.ltx
INFO: [v++ 60-586] Created gqeAggr.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/reports/link/v++_link_gqeAggr_guidance.html
	Timing Report: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/tests/test/build/database/gqeAggr/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/test/build/database/gqeAggr/gqeAggr.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 21h 14m 19s
INFO: [v++ 60-1653] Closing dispatch client.
rm -rf _x .Xil log report *.log
