<Project ModBy="Inserter" Name="C:/code/fw_fpga_sensor_if/lifcl17_tamr16b_lvds/source/impl_1/lvdsIP_test.rvl" SigType="0" Date="2022-10-25">
    <IP Version="1_6_042617"/>
    <Design DeviceFamily="LIFCL" JTAG="hard" DesignEntry="Schematic/Mixed HDL" Synthesis="lse" DesignName="lifcl17_tamr16b_lvds"/>
    <Core InsertDataset="0" Reveal_sig="447922645" ID="0" Name="top_tx_dphy_LA0" Insert="1">
        <Setting>
            <Clock SampleClk="sample_clk" EnableClk="" SampleEnable="0" EnableClk_Pri="0"/>
            <TraceBuffer IncTrigSig="0" Implementation="0" hasTimeStamp="0" BufferDepth="8192" BitTimeStamp="0"/>
            <Capture MinSamplesPerTrig="64" Mode="0"/>
            <Event MaxEventCnt="8" CntEnable="0"/>
            <TrigOut TrigOutNetType="1" MinPulseWidth="0" TrigOutNet="reveal_debug_lifcl17_tamr16b_lvds_LA0_net" Polarity="0" EnableTrigOut="0"/>
            <DistRAM Disable="0"/>
        </Setting>
        <Dataset Name="Base">
            <Trace>
                <Sig Type="SIG" Name="data_generator/lvds1"/>
                <Sig Type="SIG" Name="data_generator/lvds0"/>
                <Bus Name="data_generator/lvds1_reg">
                    <Sig Type="SIG" Name="data_generator/lvds1_reg:0"/>
                    <Sig Type="SIG" Name="data_generator/lvds1_reg:1"/>
                    <Sig Type="SIG" Name="data_generator/lvds1_reg:2"/>
                    <Sig Type="SIG" Name="data_generator/lvds1_reg:3"/>
                    <Sig Type="SIG" Name="data_generator/lvds1_reg:4"/>
                    <Sig Type="SIG" Name="data_generator/lvds1_reg:5"/>
                    <Sig Type="SIG" Name="data_generator/lvds1_reg:6"/>
                </Bus>
                <Bus Name="data_generator/lvds0_reg">
                    <Sig Type="SIG" Name="data_generator/lvds0_reg:0"/>
                    <Sig Type="SIG" Name="data_generator/lvds0_reg:1"/>
                    <Sig Type="SIG" Name="data_generator/lvds0_reg:2"/>
                    <Sig Type="SIG" Name="data_generator/lvds0_reg:3"/>
                    <Sig Type="SIG" Name="data_generator/lvds0_reg:4"/>
                    <Sig Type="SIG" Name="data_generator/lvds0_reg:5"/>
                    <Sig Type="SIG" Name="data_generator/lvds0_reg:6"/>
                </Bus>
                <Bus Name="data_generator/fast_cnt_reg">
                    <Sig Type="SIG" Name="data_generator/fast_cnt_reg:0"/>
                    <Sig Type="SIG" Name="data_generator/fast_cnt_reg:1"/>
                    <Sig Type="SIG" Name="data_generator/fast_cnt_reg:2"/>
                    <Sig Type="SIG" Name="data_generator/fast_cnt_reg:3"/>
                    <Sig Type="SIG" Name="data_generator/fast_cnt_reg:4"/>
                    <Sig Type="SIG" Name="data_generator/fast_cnt_reg:5"/>
                    <Sig Type="SIG" Name="data_generator/fast_cnt_reg:6"/>
                </Bus>
                <Bus Name="data_generator/slow_cnt_reg">
                    <Sig Type="SIG" Name="data_generator/slow_cnt_reg:0"/>
                    <Sig Type="SIG" Name="data_generator/slow_cnt_reg:1"/>
                    <Sig Type="SIG" Name="data_generator/slow_cnt_reg:2"/>
                    <Sig Type="SIG" Name="data_generator/slow_cnt_reg:3"/>
                    <Sig Type="SIG" Name="data_generator/slow_cnt_reg:4"/>
                    <Sig Type="SIG" Name="data_generator/slow_cnt_reg:5"/>
                    <Sig Type="SIG" Name="data_generator/slow_cnt_reg:6"/>
                </Bus>
            </Trace>
            <Trigger>
                <TU Type="0" Sig="async_reset_n_i," Serialbits="0" ID="1"/>
                <TE MaxEvnCnt="1" Resource="1" MaxSequence="1" ID="1"/>
            </Trigger>
        </Dataset>
    </Core>
</Project>
