{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755280662108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755280662109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 15 14:57:41 2025 " "Processing started: Fri Aug 15 14:57:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755280662109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1755280662109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processadorAOC -c processadorAOC " "Command: quartus_sta processadorAOC -c processadorAOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1755280662109 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1755280662346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1755280662897 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1755280662897 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755280662978 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755280662978 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "195 " "The Timing Analyzer is analyzing 195 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1755280663978 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processadorAOC.sdc " "Synopsys Design Constraints File file not found: 'processadorAOC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1755280664118 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1755280664118 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:comb_3\|clock_out clock_divider:comb_3\|clock_out " "create_clock -period 1.000 -name clock_divider:comb_3\|clock_out clock_divider:comb_3\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1755280664132 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pc\[0\] pc\[0\] " "create_clock -period 1.000 -name pc\[0\] pc\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1755280664132 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UnidadeDeControle:uco\|ulaOP\[1\] UnidadeDeControle:uco\|ulaOP\[1\] " "create_clock -period 1.000 -name UnidadeDeControle:uco\|ulaOP\[1\] UnidadeDeControle:uco\|ulaOP\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1755280664132 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1755280664132 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UnidadeDeControle:uco\|entradaSaidaControl\[0\] UnidadeDeControle:uco\|entradaSaidaControl\[0\] " "create_clock -period 1.000 -name UnidadeDeControle:uco\|entradaSaidaControl\[0\] UnidadeDeControle:uco\|entradaSaidaControl\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1755280664132 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755280664132 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~0  from: dataa  to: combout " "Cell: inst\|Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280664149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~0  from: dataa  to: combout " "Cell: uco\|WideOr13~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280664149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~0  from: datac  to: combout " "Cell: uco\|WideOr13~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280664149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~1  from: datab  to: combout " "Cell: uco\|WideOr13~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280664149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~1  from: datac  to: combout " "Cell: uco\|WideOr13~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280664149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~0  from: datab  to: combout " "Cell: uco\|WideOr17~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280664149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~0  from: datac  to: combout " "Cell: uco\|WideOr17~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280664149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~1  from: datab  to: combout " "Cell: uco\|WideOr17~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280664149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~1  from: datac  to: combout " "Cell: uco\|WideOr17~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280664149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr30~0  from: dataa  to: combout " "Cell: uco\|WideOr30~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280664149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr30~0  from: datac  to: combout " "Cell: uco\|WideOr30~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280664149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: datab  to: combout " "Cell: uco\|WideOr33~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280664149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: datac  to: combout " "Cell: uco\|WideOr33~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280664149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: datad  to: combout " "Cell: uco\|WideOr33~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280664149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr34~0  from: dataa  to: combout " "Cell: uco\|WideOr34~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280664149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr34~0  from: datac  to: combout " "Cell: uco\|WideOr34~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280664149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~0  from: dataa  to: combout " "Cell: uco\|WideOr36~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280664149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~0  from: datac  to: combout " "Cell: uco\|WideOr36~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280664149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: dataa  to: combout " "Cell: uco\|WideOr36~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280664149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: datac  to: combout " "Cell: uco\|WideOr36~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280664149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: datad  to: combout " "Cell: uco\|WideOr36~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280664149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr43~2  from: dataa  to: combout " "Cell: uco\|WideOr43~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280664149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr43~2  from: datac  to: combout " "Cell: uco\|WideOr43~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280664149 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1755280664149 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1755280664160 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755280664161 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1755280664165 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1755280664192 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1755280665418 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1755280665418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -126.528 " "Worst-case setup slack is -126.528" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280665422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280665422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -126.528           -5174.969 UnidadeDeControle:uco\|ulaOP\[1\]  " " -126.528           -5174.969 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280665422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.196            -315.142 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "  -27.196            -315.142 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280665422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.057           -1825.155 clock_divider:comb_3\|clock_out  " "   -9.057           -1825.155 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280665422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.146             -99.748 pc\[0\]  " "   -6.146             -99.748 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280665422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.661             -50.582 clock  " "   -5.661             -50.582 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280665422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755280665422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.032 " "Worst-case hold slack is -0.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280665513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280665513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.032              -0.059 UnidadeDeControle:uco\|ulaOP\[1\]  " "   -0.032              -0.059 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280665513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040               0.000 pc\[0\]  " "    0.040               0.000 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280665513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.079               0.000 clock_divider:comb_3\|clock_out  " "    0.079               0.000 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280665513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.119               0.000 clock  " "    1.119               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280665513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.425               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "    2.425               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280665513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755280665513 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755280665518 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755280665521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280665524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280665524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.601 clock  " "   -3.000             -36.601 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280665524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -382.930 clock_divider:comb_3\|clock_out  " "   -1.285            -382.930 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280665524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.785             -71.871 pc\[0\]  " "   -0.785             -71.871 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280665524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 UnidadeDeControle:uco\|ulaOP\[1\]  " "    0.382               0.000 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280665524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "    0.453               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280665524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755280665524 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1755280668993 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1755280669049 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1755280670454 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~0  from: dataa  to: combout " "Cell: inst\|Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280670821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~0  from: dataa  to: combout " "Cell: uco\|WideOr13~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280670821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~0  from: datac  to: combout " "Cell: uco\|WideOr13~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280670821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~1  from: datab  to: combout " "Cell: uco\|WideOr13~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280670821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~1  from: datac  to: combout " "Cell: uco\|WideOr13~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280670821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~0  from: datab  to: combout " "Cell: uco\|WideOr17~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280670821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~0  from: datac  to: combout " "Cell: uco\|WideOr17~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280670821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~1  from: datab  to: combout " "Cell: uco\|WideOr17~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280670821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~1  from: datac  to: combout " "Cell: uco\|WideOr17~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280670821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr30~0  from: dataa  to: combout " "Cell: uco\|WideOr30~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280670821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr30~0  from: datac  to: combout " "Cell: uco\|WideOr30~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280670821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: datab  to: combout " "Cell: uco\|WideOr33~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280670821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: datac  to: combout " "Cell: uco\|WideOr33~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280670821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: datad  to: combout " "Cell: uco\|WideOr33~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280670821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr34~0  from: dataa  to: combout " "Cell: uco\|WideOr34~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280670821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr34~0  from: datac  to: combout " "Cell: uco\|WideOr34~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280670821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~0  from: dataa  to: combout " "Cell: uco\|WideOr36~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280670821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~0  from: datac  to: combout " "Cell: uco\|WideOr36~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280670821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: dataa  to: combout " "Cell: uco\|WideOr36~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280670821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: datac  to: combout " "Cell: uco\|WideOr36~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280670821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: datad  to: combout " "Cell: uco\|WideOr36~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280670821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr43~2  from: dataa  to: combout " "Cell: uco\|WideOr43~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280670821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr43~2  from: datac  to: combout " "Cell: uco\|WideOr43~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280670821 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1755280670821 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755280670823 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1755280670966 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1755280670966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -114.062 " "Worst-case setup slack is -114.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280670972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280670972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -114.062           -4681.241 UnidadeDeControle:uco\|ulaOP\[1\]  " " -114.062           -4681.241 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280670972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.684            -285.543 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "  -24.684            -285.543 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280670972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.218           -1665.142 clock_divider:comb_3\|clock_out  " "   -8.218           -1665.142 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280670972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.881             -92.921 pc\[0\]  " "   -5.881             -92.921 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280670972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.042             -46.008 clock  " "   -5.042             -46.008 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280670972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755280670972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.112 " "Worst-case hold slack is -0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280671056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280671056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.112              -0.393 UnidadeDeControle:uco\|ulaOP\[1\]  " "   -0.112              -0.393 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280671056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 pc\[0\]  " "    0.060               0.000 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280671056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 clock_divider:comb_3\|clock_out  " "    0.191               0.000 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280671056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.044               0.000 clock  " "    1.044               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280671056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.249               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "    2.249               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280671056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755280671056 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755280671063 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755280671071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280671078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280671078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.073 clock  " "   -3.000             -36.073 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280671078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -382.930 clock_divider:comb_3\|clock_out  " "   -1.285            -382.930 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280671078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.612             -57.064 pc\[0\]  " "   -0.612             -57.064 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280671078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 UnidadeDeControle:uco\|ulaOP\[1\]  " "    0.387               0.000 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280671078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "    0.408               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280671078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755280671078 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1755280674979 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~0  from: dataa  to: combout " "Cell: inst\|Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280675222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~0  from: dataa  to: combout " "Cell: uco\|WideOr13~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280675222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~0  from: datac  to: combout " "Cell: uco\|WideOr13~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280675222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~1  from: datab  to: combout " "Cell: uco\|WideOr13~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280675222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~1  from: datac  to: combout " "Cell: uco\|WideOr13~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280675222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~0  from: datab  to: combout " "Cell: uco\|WideOr17~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280675222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~0  from: datac  to: combout " "Cell: uco\|WideOr17~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280675222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~1  from: datab  to: combout " "Cell: uco\|WideOr17~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280675222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~1  from: datac  to: combout " "Cell: uco\|WideOr17~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280675222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr30~0  from: dataa  to: combout " "Cell: uco\|WideOr30~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280675222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr30~0  from: datac  to: combout " "Cell: uco\|WideOr30~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280675222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: datab  to: combout " "Cell: uco\|WideOr33~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280675222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: datac  to: combout " "Cell: uco\|WideOr33~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280675222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: datad  to: combout " "Cell: uco\|WideOr33~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280675222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr34~0  from: dataa  to: combout " "Cell: uco\|WideOr34~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280675222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr34~0  from: datac  to: combout " "Cell: uco\|WideOr34~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280675222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~0  from: dataa  to: combout " "Cell: uco\|WideOr36~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280675222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~0  from: datac  to: combout " "Cell: uco\|WideOr36~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280675222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: dataa  to: combout " "Cell: uco\|WideOr36~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280675222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: datac  to: combout " "Cell: uco\|WideOr36~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280675222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: datad  to: combout " "Cell: uco\|WideOr36~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280675222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr43~2  from: dataa  to: combout " "Cell: uco\|WideOr43~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280675222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr43~2  from: datac  to: combout " "Cell: uco\|WideOr43~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755280675222 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1755280675222 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755280675224 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1755280675327 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1755280675327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -62.234 " "Worst-case setup slack is -62.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280675341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280675341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -62.234           -2517.145 UnidadeDeControle:uco\|ulaOP\[1\]  " "  -62.234           -2517.145 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280675341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.810            -147.191 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "  -12.810            -147.191 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280675341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.367            -834.434 clock_divider:comb_3\|clock_out  " "   -4.367            -834.434 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280675341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.968             -44.847 pc\[0\]  " "   -2.968             -44.847 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280675341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.879             -21.819 clock  " "   -2.879             -21.819 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280675341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755280675341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.155 " "Worst-case hold slack is -0.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280675476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280675476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.155              -1.311 UnidadeDeControle:uco\|ulaOP\[1\]  " "   -0.155              -1.311 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280675476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.016              -0.016 clock_divider:comb_3\|clock_out  " "   -0.016              -0.016 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280675476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004               0.000 pc\[0\]  " "    0.004               0.000 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280675476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 clock  " "    0.450               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280675476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.392               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "    1.392               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280675476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755280675476 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755280675487 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755280675499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280675508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280675508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.549 clock  " "   -3.000             -17.549 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280675508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -298.000 clock_divider:comb_3\|clock_out  " "   -1.000            -298.000 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280675508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.236              -4.828 pc\[0\]  " "   -0.236              -4.828 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280675508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 UnidadeDeControle:uco\|ulaOP\[1\]  " "    0.235               0.000 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280675508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "    0.335               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755280675508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755280675508 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1755280680559 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1755280680571 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4951 " "Peak virtual memory: 4951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755280680859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 15 14:58:00 2025 " "Processing ended: Fri Aug 15 14:58:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755280680859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755280680859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755280680859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1755280680859 ""}
