<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>sdhci-internal.h source code [codebrowser/hw/sd/sdhci-internal.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'codebrowser/hw/sd/sdhci-internal.h'; var root_path = '../../..'; var data_path = '../../../../data';</script>
<script src='../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>codebrowser</a>/<a href='..'>hw</a>/<a href='./'>sd</a>/<a href='sdhci-internal.h.html'>sdhci-internal.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * SD Association Host Standard Specification v2.0 controller emulation</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2011 Samsung Electronics Co., Ltd.</i></td></tr>
<tr><th id="5">5</th><td><i> * Mitsyanko Igor &lt;i.mitsyanko@samsung.com&gt;</i></td></tr>
<tr><th id="6">6</th><td><i> * Peter A.G. Crosthwaite &lt;peter.crosthwaite@petalogix.com&gt;</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * Based on MMC controller for Samsung S5PC1xx-based board emulation</i></td></tr>
<tr><th id="9">9</th><td><i> * by Alexey Merkulov and Vladimir Monakhov.</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * This program is free software; you can redistribute it and/or modify it</i></td></tr>
<tr><th id="12">12</th><td><i> * under the terms of the GNU General Public License as published by the</i></td></tr>
<tr><th id="13">13</th><td><i> * Free Software Foundation; either version 2 of the License, or (at your</i></td></tr>
<tr><th id="14">14</th><td><i> * option) any later version.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * This program is distributed in the hope that it will be useful,</i></td></tr>
<tr><th id="17">17</th><td><i> * but WITHOUT ANY WARRANTY; without even the implied warranty of</i></td></tr>
<tr><th id="18">18</th><td><i> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.</i></td></tr>
<tr><th id="19">19</th><td><i> * See the GNU General Public License for more details.</i></td></tr>
<tr><th id="20">20</th><td><i> *</i></td></tr>
<tr><th id="21">21</th><td><i> * You should have received a copy of the GNU General Public License along</i></td></tr>
<tr><th id="22">22</th><td><i> * with this program; if not, see &lt;<a href="http://www.gnu.org/licenses/">http://www.gnu.org/licenses/</a>&gt;.</i></td></tr>
<tr><th id="23">23</th><td><i> */</i></td></tr>
<tr><th id="24">24</th><td><u>#<span data-ppcond="24">ifndef</span> <span class="macro" data-ref="_M/SDHCI_INTERNAL_H">SDHCI_INTERNAL_H</span></u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/SDHCI_INTERNAL_H" data-ref="_M/SDHCI_INTERNAL_H">SDHCI_INTERNAL_H</dfn></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/hw/sd/sdhci.h.html">"hw/sd/sdhci.h"</a></u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><i>/* R/W SDMA System Address register 0x0 */</i></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/SDHC_SYSAD" data-ref="_M/SDHC_SYSAD">SDHC_SYSAD</dfn>                     0x00</u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/* R/W Host DMA Buffer Boundary and Transfer Block Size Register 0x0 */</i></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/SDHC_BLKSIZE" data-ref="_M/SDHC_BLKSIZE">SDHC_BLKSIZE</dfn>                   0x04</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/* R/W Blocks count for current transfer 0x0 */</i></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/SDHC_BLKCNT" data-ref="_M/SDHC_BLKCNT">SDHC_BLKCNT</dfn>                    0x06</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><i>/* R/W Command Argument Register 0x0 */</i></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/SDHC_ARGUMENT" data-ref="_M/SDHC_ARGUMENT">SDHC_ARGUMENT</dfn>                  0x08</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>/* R/W Transfer Mode Setting Register 0x0 */</i></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/SDHC_TRNMOD" data-ref="_M/SDHC_TRNMOD">SDHC_TRNMOD</dfn>                    0x0C</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/SDHC_TRNS_DMA" data-ref="_M/SDHC_TRNS_DMA">SDHC_TRNS_DMA</dfn>                  0x0001</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/SDHC_TRNS_BLK_CNT_EN" data-ref="_M/SDHC_TRNS_BLK_CNT_EN">SDHC_TRNS_BLK_CNT_EN</dfn>           0x0002</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/SDHC_TRNS_ACMD12" data-ref="_M/SDHC_TRNS_ACMD12">SDHC_TRNS_ACMD12</dfn>               0x0004</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/SDHC_TRNS_READ" data-ref="_M/SDHC_TRNS_READ">SDHC_TRNS_READ</dfn>                 0x0010</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/SDHC_TRNS_MULTI" data-ref="_M/SDHC_TRNS_MULTI">SDHC_TRNS_MULTI</dfn>                0x0020</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><i>/* R/W Command Register 0x0 */</i></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/SDHC_CMDREG" data-ref="_M/SDHC_CMDREG">SDHC_CMDREG</dfn>                    0x0E</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/SDHC_CMD_RSP_WITH_BUSY" data-ref="_M/SDHC_CMD_RSP_WITH_BUSY">SDHC_CMD_RSP_WITH_BUSY</dfn>         (3 &lt;&lt; 0)</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/SDHC_CMD_DATA_PRESENT" data-ref="_M/SDHC_CMD_DATA_PRESENT">SDHC_CMD_DATA_PRESENT</dfn>          (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/SDHC_CMD_SUSPEND" data-ref="_M/SDHC_CMD_SUSPEND">SDHC_CMD_SUSPEND</dfn>               (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/SDHC_CMD_RESUME" data-ref="_M/SDHC_CMD_RESUME">SDHC_CMD_RESUME</dfn>                (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/SDHC_CMD_ABORT" data-ref="_M/SDHC_CMD_ABORT">SDHC_CMD_ABORT</dfn>                 ((1 &lt;&lt; 6)|(1 &lt;&lt; 7))</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/SDHC_CMD_TYPE_MASK" data-ref="_M/SDHC_CMD_TYPE_MASK">SDHC_CMD_TYPE_MASK</dfn>             ((1 &lt;&lt; 6)|(1 &lt;&lt; 7))</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/SDHC_COMMAND_TYPE" data-ref="_M/SDHC_COMMAND_TYPE">SDHC_COMMAND_TYPE</dfn>(x)           ((x) &amp; SDHC_CMD_TYPE_MASK)</u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><i>/* ROC Response Register 0 0x0 */</i></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/SDHC_RSPREG0" data-ref="_M/SDHC_RSPREG0">SDHC_RSPREG0</dfn>                   0x10</u></td></tr>
<tr><th id="61">61</th><td><i>/* ROC Response Register 1 0x0 */</i></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/SDHC_RSPREG1" data-ref="_M/SDHC_RSPREG1">SDHC_RSPREG1</dfn>                   0x14</u></td></tr>
<tr><th id="63">63</th><td><i>/* ROC Response Register 2 0x0 */</i></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/SDHC_RSPREG2" data-ref="_M/SDHC_RSPREG2">SDHC_RSPREG2</dfn>                   0x18</u></td></tr>
<tr><th id="65">65</th><td><i>/* ROC Response Register 3 0x0 */</i></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/SDHC_RSPREG3" data-ref="_M/SDHC_RSPREG3">SDHC_RSPREG3</dfn>                   0x1C</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><i>/* R/W Buffer Data Register 0x0 */</i></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/SDHC_BDATA" data-ref="_M/SDHC_BDATA">SDHC_BDATA</dfn>                     0x20</u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><i>/* R/ROC Present State Register 0x000A0000 */</i></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/SDHC_PRNSTS" data-ref="_M/SDHC_PRNSTS">SDHC_PRNSTS</dfn>                    0x24</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/SDHC_CMD_INHIBIT" data-ref="_M/SDHC_CMD_INHIBIT">SDHC_CMD_INHIBIT</dfn>               0x00000001</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/SDHC_DATA_INHIBIT" data-ref="_M/SDHC_DATA_INHIBIT">SDHC_DATA_INHIBIT</dfn>              0x00000002</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/SDHC_DAT_LINE_ACTIVE" data-ref="_M/SDHC_DAT_LINE_ACTIVE">SDHC_DAT_LINE_ACTIVE</dfn>           0x00000004</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/SDHC_DOING_WRITE" data-ref="_M/SDHC_DOING_WRITE">SDHC_DOING_WRITE</dfn>               0x00000100</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/SDHC_DOING_READ" data-ref="_M/SDHC_DOING_READ">SDHC_DOING_READ</dfn>                0x00000200</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/SDHC_SPACE_AVAILABLE" data-ref="_M/SDHC_SPACE_AVAILABLE">SDHC_SPACE_AVAILABLE</dfn>           0x00000400</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/SDHC_DATA_AVAILABLE" data-ref="_M/SDHC_DATA_AVAILABLE">SDHC_DATA_AVAILABLE</dfn>            0x00000800</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/SDHC_CARD_PRESENT" data-ref="_M/SDHC_CARD_PRESENT">SDHC_CARD_PRESENT</dfn>              0x00010000</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/SDHC_CARD_DETECT" data-ref="_M/SDHC_CARD_DETECT">SDHC_CARD_DETECT</dfn>               0x00040000</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/SDHC_WRITE_PROTECT" data-ref="_M/SDHC_WRITE_PROTECT">SDHC_WRITE_PROTECT</dfn>             0x00080000</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/TRANSFERRING_DATA" data-ref="_M/TRANSFERRING_DATA">TRANSFERRING_DATA</dfn>(x)           \</u></td></tr>
<tr><th id="84">84</th><td><u>    ((x) &amp; (SDHC_DOING_READ | SDHC_DOING_WRITE))</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><i>/* R/W Host control Register 0x0 */</i></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/SDHC_HOSTCTL" data-ref="_M/SDHC_HOSTCTL">SDHC_HOSTCTL</dfn>                   0x28</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/SDHC_CTRL_DMA_CHECK_MASK" data-ref="_M/SDHC_CTRL_DMA_CHECK_MASK">SDHC_CTRL_DMA_CHECK_MASK</dfn>       0x18</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/SDHC_CTRL_SDMA" data-ref="_M/SDHC_CTRL_SDMA">SDHC_CTRL_SDMA</dfn>                 0x00</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/SDHC_CTRL_ADMA1_32" data-ref="_M/SDHC_CTRL_ADMA1_32">SDHC_CTRL_ADMA1_32</dfn>             0x08</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/SDHC_CTRL_ADMA2_32" data-ref="_M/SDHC_CTRL_ADMA2_32">SDHC_CTRL_ADMA2_32</dfn>             0x10</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/SDHC_CTRL_ADMA2_64" data-ref="_M/SDHC_CTRL_ADMA2_64">SDHC_CTRL_ADMA2_64</dfn>             0x18</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/SDHC_DMA_TYPE" data-ref="_M/SDHC_DMA_TYPE">SDHC_DMA_TYPE</dfn>(x)               ((x) &amp; SDHC_CTRL_DMA_CHECK_MASK)</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><i>/* R/W Power Control Register 0x0 */</i></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/SDHC_PWRCON" data-ref="_M/SDHC_PWRCON">SDHC_PWRCON</dfn>                    0x29</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/SDHC_POWER_ON" data-ref="_M/SDHC_POWER_ON">SDHC_POWER_ON</dfn>                  (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><i>/* R/W Block Gap Control Register 0x0 */</i></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/SDHC_BLKGAP" data-ref="_M/SDHC_BLKGAP">SDHC_BLKGAP</dfn>                    0x2A</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/SDHC_STOP_AT_GAP_REQ" data-ref="_M/SDHC_STOP_AT_GAP_REQ">SDHC_STOP_AT_GAP_REQ</dfn>           0x01</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/SDHC_CONTINUE_REQ" data-ref="_M/SDHC_CONTINUE_REQ">SDHC_CONTINUE_REQ</dfn>              0x02</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><i>/* R/W WakeUp Control Register 0x0 */</i></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/SDHC_WAKCON" data-ref="_M/SDHC_WAKCON">SDHC_WAKCON</dfn>                    0x2B</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/SDHC_WKUP_ON_INS" data-ref="_M/SDHC_WKUP_ON_INS">SDHC_WKUP_ON_INS</dfn>               (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/SDHC_WKUP_ON_RMV" data-ref="_M/SDHC_WKUP_ON_RMV">SDHC_WKUP_ON_RMV</dfn>               (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><i>/* CLKCON */</i></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/SDHC_CLKCON" data-ref="_M/SDHC_CLKCON">SDHC_CLKCON</dfn>                    0x2C</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/SDHC_CLOCK_INT_STABLE" data-ref="_M/SDHC_CLOCK_INT_STABLE">SDHC_CLOCK_INT_STABLE</dfn>          0x0002</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/SDHC_CLOCK_INT_EN" data-ref="_M/SDHC_CLOCK_INT_EN">SDHC_CLOCK_INT_EN</dfn>              0x0001</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/SDHC_CLOCK_SDCLK_EN" data-ref="_M/SDHC_CLOCK_SDCLK_EN">SDHC_CLOCK_SDCLK_EN</dfn>            (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/SDHC_CLOCK_CHK_MASK" data-ref="_M/SDHC_CLOCK_CHK_MASK">SDHC_CLOCK_CHK_MASK</dfn>            0x0007</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/SDHC_CLOCK_IS_ON" data-ref="_M/SDHC_CLOCK_IS_ON">SDHC_CLOCK_IS_ON</dfn>(x)            \</u></td></tr>
<tr><th id="116">116</th><td><u>    (((x) &amp; SDHC_CLOCK_CHK_MASK) == SDHC_CLOCK_CHK_MASK)</u></td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><i>/* R/W Timeout Control Register 0x0 */</i></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/SDHC_TIMEOUTCON" data-ref="_M/SDHC_TIMEOUTCON">SDHC_TIMEOUTCON</dfn>                0x2E</u></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><i>/* R/W Software Reset Register 0x0 */</i></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/SDHC_SWRST" data-ref="_M/SDHC_SWRST">SDHC_SWRST</dfn>                     0x2F</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/SDHC_RESET_ALL" data-ref="_M/SDHC_RESET_ALL">SDHC_RESET_ALL</dfn>                 0x01</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/SDHC_RESET_CMD" data-ref="_M/SDHC_RESET_CMD">SDHC_RESET_CMD</dfn>                 0x02</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/SDHC_RESET_DATA" data-ref="_M/SDHC_RESET_DATA">SDHC_RESET_DATA</dfn>                0x04</u></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><i>/* ROC/RW1C Normal Interrupt Status Register 0x0 */</i></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/SDHC_NORINTSTS" data-ref="_M/SDHC_NORINTSTS">SDHC_NORINTSTS</dfn>                 0x30</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/SDHC_NIS_ERR" data-ref="_M/SDHC_NIS_ERR">SDHC_NIS_ERR</dfn>                   0x8000</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/SDHC_NIS_CMDCMP" data-ref="_M/SDHC_NIS_CMDCMP">SDHC_NIS_CMDCMP</dfn>                0x0001</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/SDHC_NIS_TRSCMP" data-ref="_M/SDHC_NIS_TRSCMP">SDHC_NIS_TRSCMP</dfn>                0x0002</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/SDHC_NIS_BLKGAP" data-ref="_M/SDHC_NIS_BLKGAP">SDHC_NIS_BLKGAP</dfn>                0x0004</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/SDHC_NIS_DMA" data-ref="_M/SDHC_NIS_DMA">SDHC_NIS_DMA</dfn>                   0x0008</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/SDHC_NIS_WBUFRDY" data-ref="_M/SDHC_NIS_WBUFRDY">SDHC_NIS_WBUFRDY</dfn>               0x0010</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/SDHC_NIS_RBUFRDY" data-ref="_M/SDHC_NIS_RBUFRDY">SDHC_NIS_RBUFRDY</dfn>               0x0020</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/SDHC_NIS_INSERT" data-ref="_M/SDHC_NIS_INSERT">SDHC_NIS_INSERT</dfn>                0x0040</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/SDHC_NIS_REMOVE" data-ref="_M/SDHC_NIS_REMOVE">SDHC_NIS_REMOVE</dfn>                0x0080</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/SDHC_NIS_CARDINT" data-ref="_M/SDHC_NIS_CARDINT">SDHC_NIS_CARDINT</dfn>               0x0100</u></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><i>/* ROC/RW1C Error Interrupt Status Register 0x0 */</i></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/SDHC_ERRINTSTS" data-ref="_M/SDHC_ERRINTSTS">SDHC_ERRINTSTS</dfn>                 0x32</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/SDHC_EIS_CMDTIMEOUT" data-ref="_M/SDHC_EIS_CMDTIMEOUT">SDHC_EIS_CMDTIMEOUT</dfn>            0x0001</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/SDHC_EIS_BLKGAP" data-ref="_M/SDHC_EIS_BLKGAP">SDHC_EIS_BLKGAP</dfn>                0x0004</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/SDHC_EIS_CMDIDX" data-ref="_M/SDHC_EIS_CMDIDX">SDHC_EIS_CMDIDX</dfn>                0x0008</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/SDHC_EIS_CMD12ERR" data-ref="_M/SDHC_EIS_CMD12ERR">SDHC_EIS_CMD12ERR</dfn>              0x0100</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/SDHC_EIS_ADMAERR" data-ref="_M/SDHC_EIS_ADMAERR">SDHC_EIS_ADMAERR</dfn>               0x0200</u></td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><i>/* R/W Normal Interrupt Status Enable Register 0x0 */</i></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/SDHC_NORINTSTSEN" data-ref="_M/SDHC_NORINTSTSEN">SDHC_NORINTSTSEN</dfn>               0x34</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/SDHC_NISEN_CMDCMP" data-ref="_M/SDHC_NISEN_CMDCMP">SDHC_NISEN_CMDCMP</dfn>              0x0001</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/SDHC_NISEN_TRSCMP" data-ref="_M/SDHC_NISEN_TRSCMP">SDHC_NISEN_TRSCMP</dfn>              0x0002</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/SDHC_NISEN_DMA" data-ref="_M/SDHC_NISEN_DMA">SDHC_NISEN_DMA</dfn>                 0x0008</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/SDHC_NISEN_WBUFRDY" data-ref="_M/SDHC_NISEN_WBUFRDY">SDHC_NISEN_WBUFRDY</dfn>             0x0010</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/SDHC_NISEN_RBUFRDY" data-ref="_M/SDHC_NISEN_RBUFRDY">SDHC_NISEN_RBUFRDY</dfn>             0x0020</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/SDHC_NISEN_INSERT" data-ref="_M/SDHC_NISEN_INSERT">SDHC_NISEN_INSERT</dfn>              0x0040</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/SDHC_NISEN_REMOVE" data-ref="_M/SDHC_NISEN_REMOVE">SDHC_NISEN_REMOVE</dfn>              0x0080</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/SDHC_NISEN_CARDINT" data-ref="_M/SDHC_NISEN_CARDINT">SDHC_NISEN_CARDINT</dfn>             0x0100</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><i>/* R/W Error Interrupt Status Enable Register 0x0 */</i></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/SDHC_ERRINTSTSEN" data-ref="_M/SDHC_ERRINTSTSEN">SDHC_ERRINTSTSEN</dfn>               0x36</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/SDHC_EISEN_CMDTIMEOUT" data-ref="_M/SDHC_EISEN_CMDTIMEOUT">SDHC_EISEN_CMDTIMEOUT</dfn>          0x0001</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/SDHC_EISEN_BLKGAP" data-ref="_M/SDHC_EISEN_BLKGAP">SDHC_EISEN_BLKGAP</dfn>              0x0004</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/SDHC_EISEN_CMDIDX" data-ref="_M/SDHC_EISEN_CMDIDX">SDHC_EISEN_CMDIDX</dfn>              0x0008</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/SDHC_EISEN_ADMAERR" data-ref="_M/SDHC_EISEN_ADMAERR">SDHC_EISEN_ADMAERR</dfn>             0x0200</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><i>/* R/W Normal Interrupt Signal Enable Register 0x0 */</i></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/SDHC_NORINTSIGEN" data-ref="_M/SDHC_NORINTSIGEN">SDHC_NORINTSIGEN</dfn>               0x38</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/SDHC_NORINTSIG_INSERT" data-ref="_M/SDHC_NORINTSIG_INSERT">SDHC_NORINTSIG_INSERT</dfn>          (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/SDHC_NORINTSIG_REMOVE" data-ref="_M/SDHC_NORINTSIG_REMOVE">SDHC_NORINTSIG_REMOVE</dfn>          (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><i>/* R/W Error Interrupt Signal Enable Register 0x0 */</i></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/SDHC_ERRINTSIGEN" data-ref="_M/SDHC_ERRINTSIGEN">SDHC_ERRINTSIGEN</dfn>               0x3A</u></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><i>/* ROC Auto CMD12 error status register 0x0 */</i></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/SDHC_ACMD12ERRSTS" data-ref="_M/SDHC_ACMD12ERRSTS">SDHC_ACMD12ERRSTS</dfn>              0x3C</u></td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><i>/* HWInit Capabilities Register 0x05E80080 */</i></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/SDHC_CAPAREG" data-ref="_M/SDHC_CAPAREG">SDHC_CAPAREG</dfn>                   0x40</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/SDHC_CAN_DO_DMA" data-ref="_M/SDHC_CAN_DO_DMA">SDHC_CAN_DO_DMA</dfn>                0x00400000</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/SDHC_CAN_DO_ADMA2" data-ref="_M/SDHC_CAN_DO_ADMA2">SDHC_CAN_DO_ADMA2</dfn>              0x00080000</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/SDHC_CAN_DO_ADMA1" data-ref="_M/SDHC_CAN_DO_ADMA1">SDHC_CAN_DO_ADMA1</dfn>              0x00100000</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/SDHC_64_BIT_BUS_SUPPORT" data-ref="_M/SDHC_64_BIT_BUS_SUPPORT">SDHC_64_BIT_BUS_SUPPORT</dfn>        (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/SDHC_CAPAB_BLOCKSIZE" data-ref="_M/SDHC_CAPAB_BLOCKSIZE">SDHC_CAPAB_BLOCKSIZE</dfn>(x)        (((x) &gt;&gt; 16) &amp; 0x3)</u></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><i>/* HWInit Maximum Current Capabilities Register 0x0 */</i></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/SDHC_MAXCURR" data-ref="_M/SDHC_MAXCURR">SDHC_MAXCURR</dfn>                   0x48</u></td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><i>/* W Force Event Auto CMD12 Error Interrupt Register 0x0000 */</i></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/SDHC_FEAER" data-ref="_M/SDHC_FEAER">SDHC_FEAER</dfn>                     0x50</u></td></tr>
<tr><th id="190">190</th><td><i>/* W Force Event Error Interrupt Register Error Interrupt 0x0000 */</i></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/SDHC_FEERR" data-ref="_M/SDHC_FEERR">SDHC_FEERR</dfn>                     0x52</u></td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><i>/* R/W ADMA Error Status Register 0x00 */</i></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/SDHC_ADMAERR" data-ref="_M/SDHC_ADMAERR">SDHC_ADMAERR</dfn>                   0x54</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/SDHC_ADMAERR_LENGTH_MISMATCH" data-ref="_M/SDHC_ADMAERR_LENGTH_MISMATCH">SDHC_ADMAERR_LENGTH_MISMATCH</dfn>   (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/SDHC_ADMAERR_STATE_ST_STOP" data-ref="_M/SDHC_ADMAERR_STATE_ST_STOP">SDHC_ADMAERR_STATE_ST_STOP</dfn>     (0 &lt;&lt; 0)</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/SDHC_ADMAERR_STATE_ST_FDS" data-ref="_M/SDHC_ADMAERR_STATE_ST_FDS">SDHC_ADMAERR_STATE_ST_FDS</dfn>      (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/SDHC_ADMAERR_STATE_ST_TFR" data-ref="_M/SDHC_ADMAERR_STATE_ST_TFR">SDHC_ADMAERR_STATE_ST_TFR</dfn>      (3 &lt;&lt; 0)</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/SDHC_ADMAERR_STATE_MASK" data-ref="_M/SDHC_ADMAERR_STATE_MASK">SDHC_ADMAERR_STATE_MASK</dfn>        (3 &lt;&lt; 0)</u></td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><i>/* R/W ADMA System Address Register 0x00 */</i></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/SDHC_ADMASYSADDR" data-ref="_M/SDHC_ADMASYSADDR">SDHC_ADMASYSADDR</dfn>               0x58</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/SDHC_ADMA_ATTR_SET_LEN" data-ref="_M/SDHC_ADMA_ATTR_SET_LEN">SDHC_ADMA_ATTR_SET_LEN</dfn>         (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/SDHC_ADMA_ATTR_ACT_TRAN" data-ref="_M/SDHC_ADMA_ATTR_ACT_TRAN">SDHC_ADMA_ATTR_ACT_TRAN</dfn>        (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/SDHC_ADMA_ATTR_ACT_LINK" data-ref="_M/SDHC_ADMA_ATTR_ACT_LINK">SDHC_ADMA_ATTR_ACT_LINK</dfn>        (3 &lt;&lt; 4)</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/SDHC_ADMA_ATTR_INT" data-ref="_M/SDHC_ADMA_ATTR_INT">SDHC_ADMA_ATTR_INT</dfn>             (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/SDHC_ADMA_ATTR_END" data-ref="_M/SDHC_ADMA_ATTR_END">SDHC_ADMA_ATTR_END</dfn>             (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/SDHC_ADMA_ATTR_VALID" data-ref="_M/SDHC_ADMA_ATTR_VALID">SDHC_ADMA_ATTR_VALID</dfn>           (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/SDHC_ADMA_ATTR_ACT_MASK" data-ref="_M/SDHC_ADMA_ATTR_ACT_MASK">SDHC_ADMA_ATTR_ACT_MASK</dfn>        ((1 &lt;&lt; 4)|(1 &lt;&lt; 5))</u></td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><i>/* Slot interrupt status */</i></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/SDHC_SLOT_INT_STATUS" data-ref="_M/SDHC_SLOT_INT_STATUS">SDHC_SLOT_INT_STATUS</dfn>            0xFC</u></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><i>/* HWInit Host Controller Version Register 0x0401 */</i></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/SDHC_HCVER" data-ref="_M/SDHC_HCVER">SDHC_HCVER</dfn>                      0xFE</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/SD_HOST_SPECv2_VERS" data-ref="_M/SD_HOST_SPECv2_VERS">SD_HOST_SPECv2_VERS</dfn>             0x2401</u></td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/SDHC_REGISTERS_MAP_SIZE" data-ref="_M/SDHC_REGISTERS_MAP_SIZE">SDHC_REGISTERS_MAP_SIZE</dfn>         0x100</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/SDHC_INSERTION_DELAY" data-ref="_M/SDHC_INSERTION_DELAY">SDHC_INSERTION_DELAY</dfn>            (NANOSECONDS_PER_SECOND)</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/SDHC_TRANSFER_DELAY" data-ref="_M/SDHC_TRANSFER_DELAY">SDHC_TRANSFER_DELAY</dfn>             100</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/SDHC_ADMA_DESCS_PER_DELAY" data-ref="_M/SDHC_ADMA_DESCS_PER_DELAY">SDHC_ADMA_DESCS_PER_DELAY</dfn>       5</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/SDHC_CMD_RESPONSE" data-ref="_M/SDHC_CMD_RESPONSE">SDHC_CMD_RESPONSE</dfn>               (3 &lt;&lt; 0)</u></td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><b>enum</b> {</td></tr>
<tr><th id="225">225</th><td>    <dfn class="enum" id="sdhc_not_stopped" title='sdhc_not_stopped' data-ref="sdhc_not_stopped">sdhc_not_stopped</dfn> = <var>0</var>, <i>/* normal SDHC state */</i></td></tr>
<tr><th id="226">226</th><td>    <dfn class="enum" id="sdhc_gap_read" title='sdhc_gap_read' data-ref="sdhc_gap_read">sdhc_gap_read</dfn>   = <var>1</var>,  <i>/* SDHC stopped at block gap during read operation */</i></td></tr>
<tr><th id="227">227</th><td>    <dfn class="enum" id="sdhc_gap_write" title='sdhc_gap_write' data-ref="sdhc_gap_write">sdhc_gap_write</dfn>  = <var>2</var>   <i>/* SDHC stopped at block gap during write operation */</i></td></tr>
<tr><th id="228">228</th><td>};</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><b>extern</b> <em>const</em> <a class="typedef" href="../../include/migration/vmstate.h.html#VMStateDescription" title='VMStateDescription' data-type='struct VMStateDescription' data-ref="VMStateDescription">VMStateDescription</a> <dfn class="decl" id="sdhci_vmstate" title='sdhci_vmstate' data-ref="sdhci_vmstate">sdhci_vmstate</dfn>;</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><u>#<span data-ppcond="24">endif</span></u></td></tr>
<tr><th id="233">233</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='sdhci.c.html'>codebrowser/hw/sd/sdhci.c</a><br/>Generated on <em>2017-Aug-28</em> from project codebrowser revision <em>v2.10.0-rc0-7-g6be37cc</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
