\doxysubsection{Stm32g431xx}
\hypertarget{group__stm32g431xx}{}\label{group__stm32g431xx}\index{Stm32g431xx@{Stm32g431xx}}
\doxysubsubsubsection*{Topics}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s}{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}}
\item 
\mbox{\hyperlink{group___peripheral__interrupt__number__definition}{Peripheral\+\_\+interrupt\+\_\+number\+\_\+definition}}
\item 
\mbox{\hyperlink{group___peripheral__registers__structures}{Peripheral\+\_\+registers\+\_\+structures}}
\item 
\mbox{\hyperlink{group___peripheral__memory__map}{Peripheral\+\_\+memory\+\_\+map}}
\item 
\mbox{\hyperlink{group___peripheral__declaration}{Peripheral\+\_\+declaration}}
\item 
\mbox{\hyperlink{group___exported__constants}{Exported\+\_\+constants}}
\item 
\mbox{\hyperlink{group___exported__macros}{Exported\+\_\+macros}}
\end{DoxyCompactItemize}
\doxysubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__stm32g431xx_ga9d411183d22e24eb9fc27d137bbd2f30}{TIM7\+\_\+\+DAC\+\_\+\+IRQn}}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{TIM7\+\_\+\+IRQn}}
\item 
\#define \mbox{\hyperlink{group__stm32g431xx_ga261d7a2eecfd2b7ed663920bb4ca3388}{COMP4\+\_\+5\+\_\+6\+\_\+\+IRQn}}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a82d7c395cf638ee625655e93cd250ebe}{COMP4\+\_\+\+IRQn}}
\item 
\#define \mbox{\hyperlink{group__stm32g431xx_ga7149fb41d83c1049926a7480a58a2dd8}{TIM7\+\_\+\+DAC\+\_\+\+IRQHandler}}~TIM7\+\_\+\+IRQHandler
\item 
\#define \mbox{\hyperlink{group__stm32g431xx_ga14fb16f687236c66ba6e6263ba776135}{COMP4\+\_\+5\+\_\+6\+\_\+\+IRQHandler}}~COMP4\+\_\+\+IRQHandler
\end{DoxyCompactItemize}


\doxysubsubsection{Description détaillée}


\doxysubsubsection{Documentation des macros}
\Hypertarget{group__stm32g431xx_ga14fb16f687236c66ba6e6263ba776135}\index{Stm32g431xx@{Stm32g431xx}!COMP4\_5\_6\_IRQHandler@{COMP4\_5\_6\_IRQHandler}}
\index{COMP4\_5\_6\_IRQHandler@{COMP4\_5\_6\_IRQHandler}!Stm32g431xx@{Stm32g431xx}}
\doxysubsubsubsection{\texorpdfstring{COMP4\_5\_6\_IRQHandler}{COMP4\_5\_6\_IRQHandler}}
{\footnotesize\ttfamily \label{group__stm32g431xx_ga14fb16f687236c66ba6e6263ba776135} 
\#define COMP4\+\_\+5\+\_\+6\+\_\+\+IRQHandler~COMP4\+\_\+\+IRQHandler}

\Hypertarget{group__stm32g431xx_ga261d7a2eecfd2b7ed663920bb4ca3388}\index{Stm32g431xx@{Stm32g431xx}!COMP4\_5\_6\_IRQn@{COMP4\_5\_6\_IRQn}}
\index{COMP4\_5\_6\_IRQn@{COMP4\_5\_6\_IRQn}!Stm32g431xx@{Stm32g431xx}}
\doxysubsubsubsection{\texorpdfstring{COMP4\_5\_6\_IRQn}{COMP4\_5\_6\_IRQn}}
{\footnotesize\ttfamily \label{group__stm32g431xx_ga261d7a2eecfd2b7ed663920bb4ca3388} 
\#define COMP4\+\_\+5\+\_\+6\+\_\+\+IRQn~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a82d7c395cf638ee625655e93cd250ebe}{COMP4\+\_\+\+IRQn}}}

\Hypertarget{group__stm32g431xx_ga7149fb41d83c1049926a7480a58a2dd8}\index{Stm32g431xx@{Stm32g431xx}!TIM7\_DAC\_IRQHandler@{TIM7\_DAC\_IRQHandler}}
\index{TIM7\_DAC\_IRQHandler@{TIM7\_DAC\_IRQHandler}!Stm32g431xx@{Stm32g431xx}}
\doxysubsubsubsection{\texorpdfstring{TIM7\_DAC\_IRQHandler}{TIM7\_DAC\_IRQHandler}}
{\footnotesize\ttfamily \label{group__stm32g431xx_ga7149fb41d83c1049926a7480a58a2dd8} 
\#define TIM7\+\_\+\+DAC\+\_\+\+IRQHandler~TIM7\+\_\+\+IRQHandler}

\Hypertarget{group__stm32g431xx_ga9d411183d22e24eb9fc27d137bbd2f30}\index{Stm32g431xx@{Stm32g431xx}!TIM7\_DAC\_IRQn@{TIM7\_DAC\_IRQn}}
\index{TIM7\_DAC\_IRQn@{TIM7\_DAC\_IRQn}!Stm32g431xx@{Stm32g431xx}}
\doxysubsubsubsection{\texorpdfstring{TIM7\_DAC\_IRQn}{TIM7\_DAC\_IRQn}}
{\footnotesize\ttfamily \label{group__stm32g431xx_ga9d411183d22e24eb9fc27d137bbd2f30} 
\#define TIM7\+\_\+\+DAC\+\_\+\+IRQn~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{TIM7\+\_\+\+IRQn}}}

\input{group___configuration__section__for___c_m_s_i_s}
\input{group___peripheral__interrupt__number__definition}
\input{group___peripheral__registers__structures}
\input{group___peripheral__memory__map}
\input{group___peripheral__declaration}
\input{group___exported__constants}
\input{group___exported__macros}
