<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/RISCV/MCTargetDesc/RISCVFixupKinds.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_fc62c913e8b7bfce256a9466d87d79c7.html">RISCV</a></li><li class="navelem"><a class="el" href="dir_72076151150f9c89e8fe93bb4df5dbe1.html">MCTargetDesc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RISCVFixupKinds.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RISCVFixupKinds_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- RISCVFixupKinds.h - RISCV Specific Fixup Entries --------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_RISCV_MCTARGETDESC_RISCVFIXUPKINDS_H</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_RISCV_MCTARGETDESC_RISCVFIXUPKINDS_H</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCFixup_8h.html">llvm/MC/MCFixup.h</a>&quot;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#undef RISCV</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html">   17</a></span>&#160;<span class="keyword">namespace </span>RISCV {</div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149">   18</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149">Fixups</a> {</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;  <span class="comment">// fixup_riscv_hi20 - 20-bit fixup corresponding to hi(foo) for</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;  <span class="comment">// instructions like lui</span></div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a1ebb3c0abab31295b4d2eb846560a7bb">   21</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a1ebb3c0abab31295b4d2eb846560a7bb">fixup_riscv_hi20</a> = <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a02772a67f2052ae04bb9ef1ff9dc3cf8">FirstTargetFixupKind</a>,</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;  <span class="comment">// fixup_riscv_lo12_i - 12-bit fixup corresponding to lo(foo) for</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;  <span class="comment">// instructions like addi</span></div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a8a2e61994b3021df5ad535363254b705">   24</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a8a2e61994b3021df5ad535363254b705">fixup_riscv_lo12_i</a>,</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;  <span class="comment">// fixup_riscv_lo12_s - 12-bit fixup corresponding to lo(foo) for</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;  <span class="comment">// the S-type store instructions</span></div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149ab67201b0aad523fe1a9cdcfa3996cd8a">   27</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149ab67201b0aad523fe1a9cdcfa3996cd8a">fixup_riscv_lo12_s</a>,</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  <span class="comment">// fixup_riscv_pcrel_hi20 - 20-bit fixup corresponding to pcrel_hi(foo) for</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  <span class="comment">// instructions like auipc</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149ad37e08bb2772b97fd5c82cc64b92b8c9">   30</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149ad37e08bb2772b97fd5c82cc64b92b8c9">fixup_riscv_pcrel_hi20</a>,</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="comment">// fixup_riscv_pcrel_lo12_i - 12-bit fixup corresponding to pcrel_lo(foo) for</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <span class="comment">// instructions like addi</span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a25f04a3aac7dcd8105cd6199add50589">   33</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a25f04a3aac7dcd8105cd6199add50589">fixup_riscv_pcrel_lo12_i</a>,</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="comment">// fixup_riscv_pcrel_lo12_s - 12-bit fixup corresponding to pcrel_lo(foo) for</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <span class="comment">// the S-type store instructions</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a352fb7bc558f75c5d77993daf797ea1c">   36</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a352fb7bc558f75c5d77993daf797ea1c">fixup_riscv_pcrel_lo12_s</a>,</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="comment">// fixup_riscv_got_hi20 - 20-bit fixup corresponding to got_pcrel_hi(foo) for</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  <span class="comment">// instructions like auipc</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a4ff796b91dfd8a1d885eed8bf90d7cf7">   39</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a4ff796b91dfd8a1d885eed8bf90d7cf7">fixup_riscv_got_hi20</a>,</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <span class="comment">// fixup_riscv_tprel_hi20 - 20-bit fixup corresponding to tprel_hi(foo) for</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="comment">// instructions like lui</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a2f31aaf6d6645f72b9b48260e7297112">   42</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a2f31aaf6d6645f72b9b48260e7297112">fixup_riscv_tprel_hi20</a>,</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="comment">// fixup_riscv_tprel_lo12_i - 12-bit fixup corresponding to tprel_lo(foo) for</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="comment">// instructions like addi</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a649d0d8789e34184b131eec00e540e39">   45</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a649d0d8789e34184b131eec00e540e39">fixup_riscv_tprel_lo12_i</a>,</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="comment">// fixup_riscv_tprel_lo12_s - 12-bit fixup corresponding to tprel_lo(foo) for</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="comment">// the S-type store instructions</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a0c02afb112894ac62bc5f4d4ce99f0ee">   48</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a0c02afb112894ac62bc5f4d4ce99f0ee">fixup_riscv_tprel_lo12_s</a>,</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="comment">// fixup_riscv_tprel_add - A fixup corresponding to %tprel_add(foo) for the</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="comment">// add_tls instruction. Used to provide a hint to the linker.</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a8a4b86f25fcb0c3c748f0e70066b9f7a">   51</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a8a4b86f25fcb0c3c748f0e70066b9f7a">fixup_riscv_tprel_add</a>,</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="comment">// fixup_riscv_tls_got_hi20 - 20-bit fixup corresponding to</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="comment">// tls_ie_pcrel_hi(foo) for instructions like auipc</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a13b9024d713be1b06a31431a40316038">   54</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a13b9024d713be1b06a31431a40316038">fixup_riscv_tls_got_hi20</a>,</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="comment">// fixup_riscv_tls_gd_hi20 - 20-bit fixup corresponding to</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="comment">// tls_gd_pcrel_hi(foo) for instructions like auipc</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a1dcfb88aadd66136c03e2620a6ff91dd">   57</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a1dcfb88aadd66136c03e2620a6ff91dd">fixup_riscv_tls_gd_hi20</a>,</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="comment">// fixup_riscv_jal - 20-bit fixup for symbol references in the jal</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="comment">// instruction</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149af5d53b8db9782487831bb12e66c9061c">   60</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149af5d53b8db9782487831bb12e66c9061c">fixup_riscv_jal</a>,</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="comment">// fixup_riscv_branch - 12-bit fixup for symbol references in the branch</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="comment">// instructions</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149ad266f94de8002bb828840b8f22972ea8">   63</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149ad266f94de8002bb828840b8f22972ea8">fixup_riscv_branch</a>,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="comment">// fixup_riscv_rvc_jump - 11-bit fixup for symbol references in the</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="comment">// compressed jump instruction</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a9f4ce31fb99c4613c6f173ce268f9725">   66</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a9f4ce31fb99c4613c6f173ce268f9725">fixup_riscv_rvc_jump</a>,</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="comment">// fixup_riscv_rvc_branch - 8-bit fixup for symbol references in the</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="comment">// compressed branch instruction</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149ad0ebbd5ab44960cdc83796e80006aaaa">   69</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149ad0ebbd5ab44960cdc83796e80006aaaa">fixup_riscv_rvc_branch</a>,</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="comment">// fixup_riscv_call - A fixup representing a call attached to the auipc</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="comment">// instruction in a pair composed of adjacent auipc+jalr instructions.</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a88ebf98dfcb9792c5ff93e1aaeae2795">   72</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a88ebf98dfcb9792c5ff93e1aaeae2795">fixup_riscv_call</a>,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="comment">// fixup_riscv_call_plt - A fixup representing a procedure linkage table call</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="comment">// attached to the auipc instruction in a pair composed of adjacent auipc+jalr</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="comment">// instructions.</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a173779bb566468845e601a108fdd0ad4">   76</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a173779bb566468845e601a108fdd0ad4">fixup_riscv_call_plt</a>,</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="comment">// fixup_riscv_relax - Used to generate an R_RISCV_RELAX relocation type,</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="comment">// which indicates the linker may relax the instruction pair.</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a3a04590e7d054034a15f0c7c64180129">   79</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a3a04590e7d054034a15f0c7c64180129">fixup_riscv_relax</a>,</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="comment">// fixup_riscv_align - Used to generate an R_RISCV_ALIGN relocation type,</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="comment">// which indicates the linker should fixup the alignment after linker</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="comment">// relaxation.</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a63305955ac569a08596601f41364158c">   83</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a63305955ac569a08596601f41364158c">fixup_riscv_align</a>,</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="comment">// fixup_riscv_invalid - used as a sentinel and a marker, must be last fixup</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a012738aab307f8753a834e12a5551890">   86</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a012738aab307f8753a834e12a5551890">fixup_riscv_invalid</a>,</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a8a051219a274fe1213d1b7c3512d3a31">   87</a></span>&#160;  <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a8a051219a274fe1213d1b7c3512d3a31">NumTargetFixupKinds</a> = <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a012738aab307f8753a834e12a5551890">fixup_riscv_invalid</a> - <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a02772a67f2052ae04bb9ef1ff9dc3cf8">FirstTargetFixupKind</a></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;};</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;} <span class="comment">// end namespace RISCV</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a1dcfb88aadd66136c03e2620a6ff91dd"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a1dcfb88aadd66136c03e2620a6ff91dd">llvm::RISCV::fixup_riscv_tls_gd_hi20</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00057">RISCVFixupKinds.h:57</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149ad0ebbd5ab44960cdc83796e80006aaaa"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149ad0ebbd5ab44960cdc83796e80006aaaa">llvm::RISCV::fixup_riscv_rvc_branch</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00069">RISCVFixupKinds.h:69</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a63305955ac569a08596601f41364158c"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a63305955ac569a08596601f41364158c">llvm::RISCV::fixup_riscv_align</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00083">RISCVFixupKinds.h:83</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149ad37e08bb2772b97fd5c82cc64b92b8c9"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149ad37e08bb2772b97fd5c82cc64b92b8c9">llvm::RISCV::fixup_riscv_pcrel_hi20</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00030">RISCVFixupKinds.h:30</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a1ebb3c0abab31295b4d2eb846560a7bb"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a1ebb3c0abab31295b4d2eb846560a7bb">llvm::RISCV::fixup_riscv_hi20</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00021">RISCVFixupKinds.h:21</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a2f31aaf6d6645f72b9b48260e7297112"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a2f31aaf6d6645f72b9b48260e7297112">llvm::RISCV::fixup_riscv_tprel_hi20</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00042">RISCVFixupKinds.h:42</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58a02772a67f2052ae04bb9ef1ff9dc3cf8"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58a02772a67f2052ae04bb9ef1ff9dc3cf8">llvm::FirstTargetFixupKind</a></div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00056">MCFixup.h:56</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a012738aab307f8753a834e12a5551890"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a012738aab307f8753a834e12a5551890">llvm::RISCV::fixup_riscv_invalid</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00086">RISCVFixupKinds.h:86</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a173779bb566468845e601a108fdd0ad4"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a173779bb566468845e601a108fdd0ad4">llvm::RISCV::fixup_riscv_call_plt</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00076">RISCVFixupKinds.h:76</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a13b9024d713be1b06a31431a40316038"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a13b9024d713be1b06a31431a40316038">llvm::RISCV::fixup_riscv_tls_got_hi20</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00054">RISCVFixupKinds.h:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a8a051219a274fe1213d1b7c3512d3a31"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a8a051219a274fe1213d1b7c3512d3a31">llvm::RISCV::NumTargetFixupKinds</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00087">RISCVFixupKinds.h:87</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a4ff796b91dfd8a1d885eed8bf90d7cf7"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a4ff796b91dfd8a1d885eed8bf90d7cf7">llvm::RISCV::fixup_riscv_got_hi20</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00039">RISCVFixupKinds.h:39</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a88ebf98dfcb9792c5ff93e1aaeae2795"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a88ebf98dfcb9792c5ff93e1aaeae2795">llvm::RISCV::fixup_riscv_call</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00072">RISCVFixupKinds.h:72</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149ab67201b0aad523fe1a9cdcfa3996cd8a"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149ab67201b0aad523fe1a9cdcfa3996cd8a">llvm::RISCV::fixup_riscv_lo12_s</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00027">RISCVFixupKinds.h:27</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a8a2e61994b3021df5ad535363254b705"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a8a2e61994b3021df5ad535363254b705">llvm::RISCV::fixup_riscv_lo12_i</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00024">RISCVFixupKinds.h:24</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a25f04a3aac7dcd8105cd6199add50589"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a25f04a3aac7dcd8105cd6199add50589">llvm::RISCV::fixup_riscv_pcrel_lo12_i</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00033">RISCVFixupKinds.h:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a8a4b86f25fcb0c3c748f0e70066b9f7a"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a8a4b86f25fcb0c3c748f0e70066b9f7a">llvm::RISCV::fixup_riscv_tprel_add</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00051">RISCVFixupKinds.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a9f4ce31fb99c4613c6f173ce268f9725"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a9f4ce31fb99c4613c6f173ce268f9725">llvm::RISCV::fixup_riscv_rvc_jump</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00066">RISCVFixupKinds.h:66</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a3a04590e7d054034a15f0c7c64180129"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a3a04590e7d054034a15f0c7c64180129">llvm::RISCV::fixup_riscv_relax</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00079">RISCVFixupKinds.h:79</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149af5d53b8db9782487831bb12e66c9061c"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149af5d53b8db9782487831bb12e66c9061c">llvm::RISCV::fixup_riscv_jal</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00060">RISCVFixupKinds.h:60</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a649d0d8789e34184b131eec00e540e39"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a649d0d8789e34184b131eec00e540e39">llvm::RISCV::fixup_riscv_tprel_lo12_i</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00045">RISCVFixupKinds.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a0c02afb112894ac62bc5f4d4ce99f0ee"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a0c02afb112894ac62bc5f4d4ce99f0ee">llvm::RISCV::fixup_riscv_tprel_lo12_s</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00048">RISCVFixupKinds.h:48</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a352fb7bc558f75c5d77993daf797ea1c"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a352fb7bc558f75c5d77993daf797ea1c">llvm::RISCV::fixup_riscv_pcrel_lo12_s</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00036">RISCVFixupKinds.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149ad266f94de8002bb828840b8f22972ea8"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149ad266f94de8002bb828840b8f22972ea8">llvm::RISCV::fixup_riscv_branch</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00063">RISCVFixupKinds.h:63</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149">llvm::RISCV::Fixups</a></div><div class="ttdeci">Fixups</div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00018">RISCVFixupKinds.h:18</a></div></div>
<div class="ttc" id="MCFixup_8h_html"><div class="ttname"><a href="MCFixup_8h.html">MCFixup.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:12:44 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
